
GrzalekV4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f7d0  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001494  0800fa20  0800fa20  00010a20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010eb4  08010eb4  000121d4  2**0
                  CONTENTS
  4 .ARM          00000008  08010eb4  08010eb4  00011eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010ebc  08010ebc  000121d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ebc  08010ebc  00011ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010ec0  08010ec0  00011ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08010ec4  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  200001d4  08011098  000121d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  08011098  0001249c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000121d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021029  00000000  00000000  0001220a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003343  00000000  00000000  00033233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e8  00000000  00000000  00036578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000112b  00000000  00000000  00037b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00008617  00000000  00000000  00038c8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d7bc  00000000  00000000  000412a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001551f0  00000000  00000000  0005ea5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b3c4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007680  00000000  00000000  001b3c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001bb314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	0800fa08 	.word	0x0800fa08

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	0800fa08 	.word	0x0800fa08

08000290 <strcmp>:
 8000290:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000294:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000298:	2a01      	cmp	r2, #1
 800029a:	bf28      	it	cs
 800029c:	429a      	cmpcs	r2, r3
 800029e:	d0f7      	beq.n	8000290 <strcmp>
 80002a0:	1ad0      	subs	r0, r2, r3
 80002a2:	4770      	bx	lr

080002a4 <strlen>:
 80002a4:	4603      	mov	r3, r0
 80002a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002aa:	2a00      	cmp	r2, #0
 80002ac:	d1fb      	bne.n	80002a6 <strlen+0x2>
 80002ae:	1a18      	subs	r0, r3, r0
 80002b0:	3801      	subs	r0, #1
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_drsub>:
 80002b4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b8:	e002      	b.n	80002c0 <__adddf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_dsub>:
 80002bc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002c0 <__adddf3>:
 80002c0:	b530      	push	{r4, r5, lr}
 80002c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ca:	ea94 0f05 	teq	r4, r5
 80002ce:	bf08      	it	eq
 80002d0:	ea90 0f02 	teqeq	r0, r2
 80002d4:	bf1f      	itttt	ne
 80002d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e6:	f000 80e2 	beq.w	80004ae <__adddf3+0x1ee>
 80002ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f2:	bfb8      	it	lt
 80002f4:	426d      	neglt	r5, r5
 80002f6:	dd0c      	ble.n	8000312 <__adddf3+0x52>
 80002f8:	442c      	add	r4, r5
 80002fa:	ea80 0202 	eor.w	r2, r0, r2
 80002fe:	ea81 0303 	eor.w	r3, r1, r3
 8000302:	ea82 0000 	eor.w	r0, r2, r0
 8000306:	ea83 0101 	eor.w	r1, r3, r1
 800030a:	ea80 0202 	eor.w	r2, r0, r2
 800030e:	ea81 0303 	eor.w	r3, r1, r3
 8000312:	2d36      	cmp	r5, #54	@ 0x36
 8000314:	bf88      	it	hi
 8000316:	bd30      	pophi	{r4, r5, pc}
 8000318:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800031c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000320:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000324:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x70>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000334:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000338:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x84>
 800033e:	4252      	negs	r2, r2
 8000340:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000344:	ea94 0f05 	teq	r4, r5
 8000348:	f000 80a7 	beq.w	800049a <__adddf3+0x1da>
 800034c:	f1a4 0401 	sub.w	r4, r4, #1
 8000350:	f1d5 0e20 	rsbs	lr, r5, #32
 8000354:	db0d      	blt.n	8000372 <__adddf3+0xb2>
 8000356:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035a:	fa22 f205 	lsr.w	r2, r2, r5
 800035e:	1880      	adds	r0, r0, r2
 8000360:	f141 0100 	adc.w	r1, r1, #0
 8000364:	fa03 f20e 	lsl.w	r2, r3, lr
 8000368:	1880      	adds	r0, r0, r2
 800036a:	fa43 f305 	asr.w	r3, r3, r5
 800036e:	4159      	adcs	r1, r3
 8000370:	e00e      	b.n	8000390 <__adddf3+0xd0>
 8000372:	f1a5 0520 	sub.w	r5, r5, #32
 8000376:	f10e 0e20 	add.w	lr, lr, #32
 800037a:	2a01      	cmp	r2, #1
 800037c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000380:	bf28      	it	cs
 8000382:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	18c0      	adds	r0, r0, r3
 800038c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000390:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000394:	d507      	bpl.n	80003a6 <__adddf3+0xe6>
 8000396:	f04f 0e00 	mov.w	lr, #0
 800039a:	f1dc 0c00 	rsbs	ip, ip, #0
 800039e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003aa:	d31b      	bcc.n	80003e4 <__adddf3+0x124>
 80003ac:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003b0:	d30c      	bcc.n	80003cc <__adddf3+0x10c>
 80003b2:	0849      	lsrs	r1, r1, #1
 80003b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003bc:	f104 0401 	add.w	r4, r4, #1
 80003c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c8:	f080 809a 	bcs.w	8000500 <__adddf3+0x240>
 80003cc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003d0:	bf08      	it	eq
 80003d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d6:	f150 0000 	adcs.w	r0, r0, #0
 80003da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003de:	ea41 0105 	orr.w	r1, r1, r5
 80003e2:	bd30      	pop	{r4, r5, pc}
 80003e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e8:	4140      	adcs	r0, r0
 80003ea:	eb41 0101 	adc.w	r1, r1, r1
 80003ee:	3c01      	subs	r4, #1
 80003f0:	bf28      	it	cs
 80003f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f6:	d2e9      	bcs.n	80003cc <__adddf3+0x10c>
 80003f8:	f091 0f00 	teq	r1, #0
 80003fc:	bf04      	itt	eq
 80003fe:	4601      	moveq	r1, r0
 8000400:	2000      	moveq	r0, #0
 8000402:	fab1 f381 	clz	r3, r1
 8000406:	bf08      	it	eq
 8000408:	3320      	addeq	r3, #32
 800040a:	f1a3 030b 	sub.w	r3, r3, #11
 800040e:	f1b3 0220 	subs.w	r2, r3, #32
 8000412:	da0c      	bge.n	800042e <__adddf3+0x16e>
 8000414:	320c      	adds	r2, #12
 8000416:	dd08      	ble.n	800042a <__adddf3+0x16a>
 8000418:	f102 0c14 	add.w	ip, r2, #20
 800041c:	f1c2 020c 	rsb	r2, r2, #12
 8000420:	fa01 f00c 	lsl.w	r0, r1, ip
 8000424:	fa21 f102 	lsr.w	r1, r1, r2
 8000428:	e00c      	b.n	8000444 <__adddf3+0x184>
 800042a:	f102 0214 	add.w	r2, r2, #20
 800042e:	bfd8      	it	le
 8000430:	f1c2 0c20 	rsble	ip, r2, #32
 8000434:	fa01 f102 	lsl.w	r1, r1, r2
 8000438:	fa20 fc0c 	lsr.w	ip, r0, ip
 800043c:	bfdc      	itt	le
 800043e:	ea41 010c 	orrle.w	r1, r1, ip
 8000442:	4090      	lslle	r0, r2
 8000444:	1ae4      	subs	r4, r4, r3
 8000446:	bfa2      	ittt	ge
 8000448:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800044c:	4329      	orrge	r1, r5
 800044e:	bd30      	popge	{r4, r5, pc}
 8000450:	ea6f 0404 	mvn.w	r4, r4
 8000454:	3c1f      	subs	r4, #31
 8000456:	da1c      	bge.n	8000492 <__adddf3+0x1d2>
 8000458:	340c      	adds	r4, #12
 800045a:	dc0e      	bgt.n	800047a <__adddf3+0x1ba>
 800045c:	f104 0414 	add.w	r4, r4, #20
 8000460:	f1c4 0220 	rsb	r2, r4, #32
 8000464:	fa20 f004 	lsr.w	r0, r0, r4
 8000468:	fa01 f302 	lsl.w	r3, r1, r2
 800046c:	ea40 0003 	orr.w	r0, r0, r3
 8000470:	fa21 f304 	lsr.w	r3, r1, r4
 8000474:	ea45 0103 	orr.w	r1, r5, r3
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f1c4 040c 	rsb	r4, r4, #12
 800047e:	f1c4 0220 	rsb	r2, r4, #32
 8000482:	fa20 f002 	lsr.w	r0, r0, r2
 8000486:	fa01 f304 	lsl.w	r3, r1, r4
 800048a:	ea40 0003 	orr.w	r0, r0, r3
 800048e:	4629      	mov	r1, r5
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	fa21 f004 	lsr.w	r0, r1, r4
 8000496:	4629      	mov	r1, r5
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	f094 0f00 	teq	r4, #0
 800049e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004a2:	bf06      	itte	eq
 80004a4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a8:	3401      	addeq	r4, #1
 80004aa:	3d01      	subne	r5, #1
 80004ac:	e74e      	b.n	800034c <__adddf3+0x8c>
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf18      	it	ne
 80004b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b8:	d029      	beq.n	800050e <__adddf3+0x24e>
 80004ba:	ea94 0f05 	teq	r4, r5
 80004be:	bf08      	it	eq
 80004c0:	ea90 0f02 	teqeq	r0, r2
 80004c4:	d005      	beq.n	80004d2 <__adddf3+0x212>
 80004c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ca:	bf04      	itt	eq
 80004cc:	4619      	moveq	r1, r3
 80004ce:	4610      	moveq	r0, r2
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea91 0f03 	teq	r1, r3
 80004d6:	bf1e      	ittt	ne
 80004d8:	2100      	movne	r1, #0
 80004da:	2000      	movne	r0, #0
 80004dc:	bd30      	popne	{r4, r5, pc}
 80004de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e2:	d105      	bne.n	80004f0 <__adddf3+0x230>
 80004e4:	0040      	lsls	r0, r0, #1
 80004e6:	4149      	adcs	r1, r1
 80004e8:	bf28      	it	cs
 80004ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f4:	bf3c      	itt	cc
 80004f6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004fa:	bd30      	popcc	{r4, r5, pc}
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000500:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000504:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000512:	bf1a      	itte	ne
 8000514:	4619      	movne	r1, r3
 8000516:	4610      	movne	r0, r2
 8000518:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800051c:	bf1c      	itt	ne
 800051e:	460b      	movne	r3, r1
 8000520:	4602      	movne	r2, r0
 8000522:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000526:	bf06      	itte	eq
 8000528:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800052c:	ea91 0f03 	teqeq	r1, r3
 8000530:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	bf00      	nop

08000538 <__aeabi_ui2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054c:	f04f 0500 	mov.w	r5, #0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e750      	b.n	80003f8 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_i2d>:
 8000558:	f090 0f00 	teq	r0, #0
 800055c:	bf04      	itt	eq
 800055e:	2100      	moveq	r1, #0
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000568:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000570:	bf48      	it	mi
 8000572:	4240      	negmi	r0, r0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e73e      	b.n	80003f8 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_f2d>:
 800057c:	0042      	lsls	r2, r0, #1
 800057e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000582:	ea4f 0131 	mov.w	r1, r1, rrx
 8000586:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058a:	bf1f      	itttt	ne
 800058c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000590:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000594:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000598:	4770      	bxne	lr
 800059a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059e:	bf08      	it	eq
 80005a0:	4770      	bxeq	lr
 80005a2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a6:	bf04      	itt	eq
 80005a8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005ac:	4770      	bxeq	lr
 80005ae:	b530      	push	{r4, r5, lr}
 80005b0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005bc:	e71c      	b.n	80003f8 <__adddf3+0x138>
 80005be:	bf00      	nop

080005c0 <__aeabi_ul2d>:
 80005c0:	ea50 0201 	orrs.w	r2, r0, r1
 80005c4:	bf08      	it	eq
 80005c6:	4770      	bxeq	lr
 80005c8:	b530      	push	{r4, r5, lr}
 80005ca:	f04f 0500 	mov.w	r5, #0
 80005ce:	e00a      	b.n	80005e6 <__aeabi_l2d+0x16>

080005d0 <__aeabi_l2d>:
 80005d0:	ea50 0201 	orrs.w	r2, r0, r1
 80005d4:	bf08      	it	eq
 80005d6:	4770      	bxeq	lr
 80005d8:	b530      	push	{r4, r5, lr}
 80005da:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005de:	d502      	bpl.n	80005e6 <__aeabi_l2d+0x16>
 80005e0:	4240      	negs	r0, r0
 80005e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ea:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f2:	f43f aed8 	beq.w	80003a6 <__adddf3+0xe6>
 80005f6:	f04f 0203 	mov.w	r2, #3
 80005fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fe:	bf18      	it	ne
 8000600:	3203      	addne	r2, #3
 8000602:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000606:	bf18      	it	ne
 8000608:	3203      	addne	r2, #3
 800060a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060e:	f1c2 0320 	rsb	r3, r2, #32
 8000612:	fa00 fc03 	lsl.w	ip, r0, r3
 8000616:	fa20 f002 	lsr.w	r0, r0, r2
 800061a:	fa01 fe03 	lsl.w	lr, r1, r3
 800061e:	ea40 000e 	orr.w	r0, r0, lr
 8000622:	fa21 f102 	lsr.w	r1, r1, r2
 8000626:	4414      	add	r4, r2
 8000628:	e6bd      	b.n	80003a6 <__adddf3+0xe6>
 800062a:	bf00      	nop

0800062c <__aeabi_dmul>:
 800062c:	b570      	push	{r4, r5, r6, lr}
 800062e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000632:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000636:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063a:	bf1d      	ittte	ne
 800063c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000640:	ea94 0f0c 	teqne	r4, ip
 8000644:	ea95 0f0c 	teqne	r5, ip
 8000648:	f000 f8de 	bleq	8000808 <__aeabi_dmul+0x1dc>
 800064c:	442c      	add	r4, r5
 800064e:	ea81 0603 	eor.w	r6, r1, r3
 8000652:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000656:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065e:	bf18      	it	ne
 8000660:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800066c:	d038      	beq.n	80006e0 <__aeabi_dmul+0xb4>
 800066e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000672:	f04f 0500 	mov.w	r5, #0
 8000676:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000682:	f04f 0600 	mov.w	r6, #0
 8000686:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068a:	f09c 0f00 	teq	ip, #0
 800068e:	bf18      	it	ne
 8000690:	f04e 0e01 	orrne.w	lr, lr, #1
 8000694:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000698:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800069c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006a0:	d204      	bcs.n	80006ac <__aeabi_dmul+0x80>
 80006a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a6:	416d      	adcs	r5, r5
 80006a8:	eb46 0606 	adc.w	r6, r6, r6
 80006ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c4:	bf88      	it	hi
 80006c6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006ca:	d81e      	bhi.n	800070a <__aeabi_dmul+0xde>
 80006cc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006d0:	bf08      	it	eq
 80006d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d6:	f150 0000 	adcs.w	r0, r0, #0
 80006da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e4:	ea46 0101 	orr.w	r1, r6, r1
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	ea81 0103 	eor.w	r1, r1, r3
 80006f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f4:	bfc2      	ittt	gt
 80006f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000704:	f04f 0e00 	mov.w	lr, #0
 8000708:	3c01      	subs	r4, #1
 800070a:	f300 80ab 	bgt.w	8000864 <__aeabi_dmul+0x238>
 800070e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000712:	bfde      	ittt	le
 8000714:	2000      	movle	r0, #0
 8000716:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800071a:	bd70      	pople	{r4, r5, r6, pc}
 800071c:	f1c4 0400 	rsb	r4, r4, #0
 8000720:	3c20      	subs	r4, #32
 8000722:	da35      	bge.n	8000790 <__aeabi_dmul+0x164>
 8000724:	340c      	adds	r4, #12
 8000726:	dc1b      	bgt.n	8000760 <__aeabi_dmul+0x134>
 8000728:	f104 0414 	add.w	r4, r4, #20
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f305 	lsl.w	r3, r0, r5
 8000734:	fa20 f004 	lsr.w	r0, r0, r4
 8000738:	fa01 f205 	lsl.w	r2, r1, r5
 800073c:	ea40 0002 	orr.w	r0, r0, r2
 8000740:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000744:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	fa21 f604 	lsr.w	r6, r1, r4
 8000750:	eb42 0106 	adc.w	r1, r2, r6
 8000754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000758:	bf08      	it	eq
 800075a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075e:	bd70      	pop	{r4, r5, r6, pc}
 8000760:	f1c4 040c 	rsb	r4, r4, #12
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f304 	lsl.w	r3, r0, r4
 800076c:	fa20 f005 	lsr.w	r0, r0, r5
 8000770:	fa01 f204 	lsl.w	r2, r1, r4
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	f141 0100 	adc.w	r1, r1, #0
 8000784:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000788:	bf08      	it	eq
 800078a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078e:	bd70      	pop	{r4, r5, r6, pc}
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f205 	lsl.w	r2, r0, r5
 8000798:	ea4e 0e02 	orr.w	lr, lr, r2
 800079c:	fa20 f304 	lsr.w	r3, r0, r4
 80007a0:	fa01 f205 	lsl.w	r2, r1, r5
 80007a4:	ea43 0302 	orr.w	r3, r3, r2
 80007a8:	fa21 f004 	lsr.w	r0, r1, r4
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	fa21 f204 	lsr.w	r2, r1, r4
 80007b4:	ea20 0002 	bic.w	r0, r0, r2
 80007b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c0:	bf08      	it	eq
 80007c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c6:	bd70      	pop	{r4, r5, r6, pc}
 80007c8:	f094 0f00 	teq	r4, #0
 80007cc:	d10f      	bne.n	80007ee <__aeabi_dmul+0x1c2>
 80007ce:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007d2:	0040      	lsls	r0, r0, #1
 80007d4:	eb41 0101 	adc.w	r1, r1, r1
 80007d8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3c01      	subeq	r4, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1a6>
 80007e2:	ea41 0106 	orr.w	r1, r1, r6
 80007e6:	f095 0f00 	teq	r5, #0
 80007ea:	bf18      	it	ne
 80007ec:	4770      	bxne	lr
 80007ee:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007f2:	0052      	lsls	r2, r2, #1
 80007f4:	eb43 0303 	adc.w	r3, r3, r3
 80007f8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007fc:	bf08      	it	eq
 80007fe:	3d01      	subeq	r5, #1
 8000800:	d0f7      	beq.n	80007f2 <__aeabi_dmul+0x1c6>
 8000802:	ea43 0306 	orr.w	r3, r3, r6
 8000806:	4770      	bx	lr
 8000808:	ea94 0f0c 	teq	r4, ip
 800080c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000810:	bf18      	it	ne
 8000812:	ea95 0f0c 	teqne	r5, ip
 8000816:	d00c      	beq.n	8000832 <__aeabi_dmul+0x206>
 8000818:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081c:	bf18      	it	ne
 800081e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000822:	d1d1      	bne.n	80007c8 <__aeabi_dmul+0x19c>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000836:	bf06      	itte	eq
 8000838:	4610      	moveq	r0, r2
 800083a:	4619      	moveq	r1, r3
 800083c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000840:	d019      	beq.n	8000876 <__aeabi_dmul+0x24a>
 8000842:	ea94 0f0c 	teq	r4, ip
 8000846:	d102      	bne.n	800084e <__aeabi_dmul+0x222>
 8000848:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800084c:	d113      	bne.n	8000876 <__aeabi_dmul+0x24a>
 800084e:	ea95 0f0c 	teq	r5, ip
 8000852:	d105      	bne.n	8000860 <__aeabi_dmul+0x234>
 8000854:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000858:	bf1c      	itt	ne
 800085a:	4610      	movne	r0, r2
 800085c:	4619      	movne	r1, r3
 800085e:	d10a      	bne.n	8000876 <__aeabi_dmul+0x24a>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000870:	f04f 0000 	mov.w	r0, #0
 8000874:	bd70      	pop	{r4, r5, r6, pc}
 8000876:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800087a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087e:	bd70      	pop	{r4, r5, r6, pc}

08000880 <__aeabi_ddiv>:
 8000880:	b570      	push	{r4, r5, r6, lr}
 8000882:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000886:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800088a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088e:	bf1d      	ittte	ne
 8000890:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000894:	ea94 0f0c 	teqne	r4, ip
 8000898:	ea95 0f0c 	teqne	r5, ip
 800089c:	f000 f8a7 	bleq	80009ee <__aeabi_ddiv+0x16e>
 80008a0:	eba4 0405 	sub.w	r4, r4, r5
 80008a4:	ea81 0e03 	eor.w	lr, r1, r3
 80008a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b0:	f000 8088 	beq.w	80009c4 <__aeabi_ddiv+0x144>
 80008b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d8:	429d      	cmp	r5, r3
 80008da:	bf08      	it	eq
 80008dc:	4296      	cmpeq	r6, r2
 80008de:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008e2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e6:	d202      	bcs.n	80008ee <__aeabi_ddiv+0x6e>
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	1ab6      	subs	r6, r6, r2
 80008f0:	eb65 0503 	sbc.w	r5, r5, r3
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fe:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000902:	ebb6 0e02 	subs.w	lr, r6, r2
 8000906:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090a:	bf22      	ittt	cs
 800090c:	1ab6      	subcs	r6, r6, r2
 800090e:	4675      	movcs	r5, lr
 8000910:	ea40 000c 	orrcs.w	r0, r0, ip
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	ebb6 0e02 	subs.w	lr, r6, r2
 800091e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000922:	bf22      	ittt	cs
 8000924:	1ab6      	subcs	r6, r6, r2
 8000926:	4675      	movcs	r5, lr
 8000928:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800092c:	085b      	lsrs	r3, r3, #1
 800092e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000932:	ebb6 0e02 	subs.w	lr, r6, r2
 8000936:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093a:	bf22      	ittt	cs
 800093c:	1ab6      	subcs	r6, r6, r2
 800093e:	4675      	movcs	r5, lr
 8000940:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000944:	085b      	lsrs	r3, r3, #1
 8000946:	ea4f 0232 	mov.w	r2, r2, rrx
 800094a:	ebb6 0e02 	subs.w	lr, r6, r2
 800094e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000952:	bf22      	ittt	cs
 8000954:	1ab6      	subcs	r6, r6, r2
 8000956:	4675      	movcs	r5, lr
 8000958:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800095c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000960:	d018      	beq.n	8000994 <__aeabi_ddiv+0x114>
 8000962:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000966:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000972:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000976:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097e:	d1c0      	bne.n	8000902 <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	d10b      	bne.n	800099e <__aeabi_ddiv+0x11e>
 8000986:	ea41 0100 	orr.w	r1, r1, r0
 800098a:	f04f 0000 	mov.w	r0, #0
 800098e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000992:	e7b6      	b.n	8000902 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	bf04      	itt	eq
 800099a:	4301      	orreq	r1, r0
 800099c:	2000      	moveq	r0, #0
 800099e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009a2:	bf88      	it	hi
 80009a4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a8:	f63f aeaf 	bhi.w	800070a <__aeabi_dmul+0xde>
 80009ac:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b0:	bf04      	itt	eq
 80009b2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ba:	f150 0000 	adcs.w	r0, r0, #0
 80009be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d0:	bfc2      	ittt	gt
 80009d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009da:	bd70      	popgt	{r4, r5, r6, pc}
 80009dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009e0:	f04f 0e00 	mov.w	lr, #0
 80009e4:	3c01      	subs	r4, #1
 80009e6:	e690      	b.n	800070a <__aeabi_dmul+0xde>
 80009e8:	ea45 0e06 	orr.w	lr, r5, r6
 80009ec:	e68d      	b.n	800070a <__aeabi_dmul+0xde>
 80009ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f2:	ea94 0f0c 	teq	r4, ip
 80009f6:	bf08      	it	eq
 80009f8:	ea95 0f0c 	teqeq	r5, ip
 80009fc:	f43f af3b 	beq.w	8000876 <__aeabi_dmul+0x24a>
 8000a00:	ea94 0f0c 	teq	r4, ip
 8000a04:	d10a      	bne.n	8000a1c <__aeabi_ddiv+0x19c>
 8000a06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0a:	f47f af34 	bne.w	8000876 <__aeabi_dmul+0x24a>
 8000a0e:	ea95 0f0c 	teq	r5, ip
 8000a12:	f47f af25 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e72c      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a1c:	ea95 0f0c 	teq	r5, ip
 8000a20:	d106      	bne.n	8000a30 <__aeabi_ddiv+0x1b0>
 8000a22:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a26:	f43f aefd 	beq.w	8000824 <__aeabi_dmul+0x1f8>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e722      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3a:	f47f aec5 	bne.w	80007c8 <__aeabi_dmul+0x19c>
 8000a3e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a42:	f47f af0d 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a46:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4a:	f47f aeeb 	bne.w	8000824 <__aeabi_dmul+0x1f8>
 8000a4e:	e712      	b.n	8000876 <__aeabi_dmul+0x24a>

08000a50 <__gedf2>:
 8000a50:	f04f 3cff 	mov.w	ip, #4294967295
 8000a54:	e006      	b.n	8000a64 <__cmpdf2+0x4>
 8000a56:	bf00      	nop

08000a58 <__ledf2>:
 8000a58:	f04f 0c01 	mov.w	ip, #1
 8000a5c:	e002      	b.n	8000a64 <__cmpdf2+0x4>
 8000a5e:	bf00      	nop

08000a60 <__cmpdf2>:
 8000a60:	f04f 0c01 	mov.w	ip, #1
 8000a64:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a74:	bf18      	it	ne
 8000a76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7a:	d01b      	beq.n	8000ab4 <__cmpdf2+0x54>
 8000a7c:	b001      	add	sp, #4
 8000a7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a82:	bf0c      	ite	eq
 8000a84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a88:	ea91 0f03 	teqne	r1, r3
 8000a8c:	bf02      	ittt	eq
 8000a8e:	ea90 0f02 	teqeq	r0, r2
 8000a92:	2000      	moveq	r0, #0
 8000a94:	4770      	bxeq	lr
 8000a96:	f110 0f00 	cmn.w	r0, #0
 8000a9a:	ea91 0f03 	teq	r1, r3
 8000a9e:	bf58      	it	pl
 8000aa0:	4299      	cmppl	r1, r3
 8000aa2:	bf08      	it	eq
 8000aa4:	4290      	cmpeq	r0, r2
 8000aa6:	bf2c      	ite	cs
 8000aa8:	17d8      	asrcs	r0, r3, #31
 8000aaa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aae:	f040 0001 	orr.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__cmpdf2+0x64>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d107      	bne.n	8000ad4 <__cmpdf2+0x74>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d1d6      	bne.n	8000a7c <__cmpdf2+0x1c>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d0d3      	beq.n	8000a7c <__cmpdf2+0x1c>
 8000ad4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_cdrcmple>:
 8000adc:	4684      	mov	ip, r0
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4662      	mov	r2, ip
 8000ae2:	468c      	mov	ip, r1
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4663      	mov	r3, ip
 8000ae8:	e000      	b.n	8000aec <__aeabi_cdcmpeq>
 8000aea:	bf00      	nop

08000aec <__aeabi_cdcmpeq>:
 8000aec:	b501      	push	{r0, lr}
 8000aee:	f7ff ffb7 	bl	8000a60 <__cmpdf2>
 8000af2:	2800      	cmp	r0, #0
 8000af4:	bf48      	it	mi
 8000af6:	f110 0f00 	cmnmi.w	r0, #0
 8000afa:	bd01      	pop	{r0, pc}

08000afc <__aeabi_dcmpeq>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff fff4 	bl	8000aec <__aeabi_cdcmpeq>
 8000b04:	bf0c      	ite	eq
 8000b06:	2001      	moveq	r0, #1
 8000b08:	2000      	movne	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmplt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffea 	bl	8000aec <__aeabi_cdcmpeq>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmple>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffe0 	bl	8000aec <__aeabi_cdcmpeq>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpge>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffce 	bl	8000adc <__aeabi_cdrcmple>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpgt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffc4 	bl	8000adc <__aeabi_cdrcmple>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpun>:
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__aeabi_dcmpun+0x10>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d10a      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d102      	bne.n	8000b80 <__aeabi_dcmpun+0x20>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0001 	mov.w	r0, #1
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2iz>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d215      	bcs.n	8000bc2 <__aeabi_d2iz+0x36>
 8000b96:	d511      	bpl.n	8000bbc <__aeabi_d2iz+0x30>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d912      	bls.n	8000bc8 <__aeabi_d2iz+0x3c>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d105      	bne.n	8000bd4 <__aeabi_d2iz+0x48>
 8000bc8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	bf08      	it	eq
 8000bce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_uldivmod>:
 8000bdc:	b953      	cbnz	r3, 8000bf4 <__aeabi_uldivmod+0x18>
 8000bde:	b94a      	cbnz	r2, 8000bf4 <__aeabi_uldivmod+0x18>
 8000be0:	2900      	cmp	r1, #0
 8000be2:	bf08      	it	eq
 8000be4:	2800      	cmpeq	r0, #0
 8000be6:	bf1c      	itt	ne
 8000be8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bec:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf0:	f000 b97e 	b.w	8000ef0 <__aeabi_idiv0>
 8000bf4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bfc:	f000 f806 	bl	8000c0c <__udivmoddi4>
 8000c00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c08:	b004      	add	sp, #16
 8000c0a:	4770      	bx	lr

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c10:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c12:	460c      	mov	r4, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14d      	bne.n	8000cb4 <__udivmoddi4+0xa8>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	460f      	mov	r7, r1
 8000c1c:	4684      	mov	ip, r0
 8000c1e:	4696      	mov	lr, r2
 8000c20:	fab2 f382 	clz	r3, r2
 8000c24:	d960      	bls.n	8000ce8 <__udivmoddi4+0xdc>
 8000c26:	b14b      	cbz	r3, 8000c3c <__udivmoddi4+0x30>
 8000c28:	fa02 fe03 	lsl.w	lr, r2, r3
 8000c2c:	f1c3 0220 	rsb	r2, r3, #32
 8000c30:	409f      	lsls	r7, r3
 8000c32:	fa00 fc03 	lsl.w	ip, r0, r3
 8000c36:	fa20 f202 	lsr.w	r2, r0, r2
 8000c3a:	4317      	orrs	r7, r2
 8000c3c:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000c40:	fa1f f48e 	uxth.w	r4, lr
 8000c44:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c48:	fbb7 f1f6 	udiv	r1, r7, r6
 8000c4c:	fb06 7711 	mls	r7, r6, r1, r7
 8000c50:	fb01 f004 	mul.w	r0, r1, r4
 8000c54:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c58:	4290      	cmp	r0, r2
 8000c5a:	d908      	bls.n	8000c6e <__udivmoddi4+0x62>
 8000c5c:	eb1e 0202 	adds.w	r2, lr, r2
 8000c60:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c64:	d202      	bcs.n	8000c6c <__udivmoddi4+0x60>
 8000c66:	4290      	cmp	r0, r2
 8000c68:	f200 812d 	bhi.w	8000ec6 <__udivmoddi4+0x2ba>
 8000c6c:	4639      	mov	r1, r7
 8000c6e:	1a12      	subs	r2, r2, r0
 8000c70:	fa1f fc8c 	uxth.w	ip, ip
 8000c74:	fbb2 f0f6 	udiv	r0, r2, r6
 8000c78:	fb06 2210 	mls	r2, r6, r0, r2
 8000c7c:	fb00 f404 	mul.w	r4, r0, r4
 8000c80:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000c84:	4564      	cmp	r4, ip
 8000c86:	d908      	bls.n	8000c9a <__udivmoddi4+0x8e>
 8000c88:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000c8c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c90:	d202      	bcs.n	8000c98 <__udivmoddi4+0x8c>
 8000c92:	4564      	cmp	r4, ip
 8000c94:	f200 811a 	bhi.w	8000ecc <__udivmoddi4+0x2c0>
 8000c98:	4610      	mov	r0, r2
 8000c9a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9e:	ebac 0c04 	sub.w	ip, ip, r4
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b125      	cbz	r5, 8000cb0 <__udivmoddi4+0xa4>
 8000ca6:	fa2c f303 	lsr.w	r3, ip, r3
 8000caa:	2200      	movs	r2, #0
 8000cac:	e9c5 3200 	strd	r3, r2, [r5]
 8000cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	d905      	bls.n	8000cc4 <__udivmoddi4+0xb8>
 8000cb8:	b10d      	cbz	r5, 8000cbe <__udivmoddi4+0xb2>
 8000cba:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4608      	mov	r0, r1
 8000cc2:	e7f5      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000cc4:	fab3 f183 	clz	r1, r3
 8000cc8:	2900      	cmp	r1, #0
 8000cca:	d14d      	bne.n	8000d68 <__udivmoddi4+0x15c>
 8000ccc:	42a3      	cmp	r3, r4
 8000cce:	f0c0 80f2 	bcc.w	8000eb6 <__udivmoddi4+0x2aa>
 8000cd2:	4290      	cmp	r0, r2
 8000cd4:	f080 80ef 	bcs.w	8000eb6 <__udivmoddi4+0x2aa>
 8000cd8:	4606      	mov	r6, r0
 8000cda:	4623      	mov	r3, r4
 8000cdc:	4608      	mov	r0, r1
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d0e6      	beq.n	8000cb0 <__udivmoddi4+0xa4>
 8000ce2:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce6:	e7e3      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	f040 80a2 	bne.w	8000e32 <__udivmoddi4+0x226>
 8000cee:	1a8a      	subs	r2, r1, r2
 8000cf0:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000cf4:	fa1f f68e 	uxth.w	r6, lr
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb2 f4f7 	udiv	r4, r2, r7
 8000cfe:	fb07 2014 	mls	r0, r7, r4, r2
 8000d02:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d06:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d0a:	fb06 f004 	mul.w	r0, r6, r4
 8000d0e:	4290      	cmp	r0, r2
 8000d10:	d90f      	bls.n	8000d32 <__udivmoddi4+0x126>
 8000d12:	eb1e 0202 	adds.w	r2, lr, r2
 8000d16:	f104 38ff 	add.w	r8, r4, #4294967295
 8000d1a:	bf2c      	ite	cs
 8000d1c:	f04f 0901 	movcs.w	r9, #1
 8000d20:	f04f 0900 	movcc.w	r9, #0
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d903      	bls.n	8000d30 <__udivmoddi4+0x124>
 8000d28:	f1b9 0f00 	cmp.w	r9, #0
 8000d2c:	f000 80c8 	beq.w	8000ec0 <__udivmoddi4+0x2b4>
 8000d30:	4644      	mov	r4, r8
 8000d32:	1a12      	subs	r2, r2, r0
 8000d34:	fa1f fc8c 	uxth.w	ip, ip
 8000d38:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d3c:	fb07 2210 	mls	r2, r7, r0, r2
 8000d40:	fb00 f606 	mul.w	r6, r0, r6
 8000d44:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000d48:	4566      	cmp	r6, ip
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x152>
 8000d4c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000d50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x150>
 8000d56:	4566      	cmp	r6, ip
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2c6>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	ebac 0c06 	sub.w	ip, ip, r6
 8000d62:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d66:	e79d      	b.n	8000ca4 <__udivmoddi4+0x98>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa04 fe01 	lsl.w	lr, r4, r1
 8000d72:	fa22 f706 	lsr.w	r7, r2, r6
 8000d76:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d7a:	40f4      	lsrs	r4, r6
 8000d7c:	408a      	lsls	r2, r1
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	ea4e 030c 	orr.w	r3, lr, ip
 8000d84:	fa00 fe01 	lsl.w	lr, r0, r1
 8000d88:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d8c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d98:	fb08 4410 	mls	r4, r8, r0, r4
 8000d9c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da0:	fb00 f90c 	mul.w	r9, r0, ip
 8000da4:	45a1      	cmp	r9, r4
 8000da6:	d90e      	bls.n	8000dc6 <__udivmoddi4+0x1ba>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dae:	bf2c      	ite	cs
 8000db0:	f04f 0b01 	movcs.w	fp, #1
 8000db4:	f04f 0b00 	movcc.w	fp, #0
 8000db8:	45a1      	cmp	r9, r4
 8000dba:	d903      	bls.n	8000dc4 <__udivmoddi4+0x1b8>
 8000dbc:	f1bb 0f00 	cmp.w	fp, #0
 8000dc0:	f000 8093 	beq.w	8000eea <__udivmoddi4+0x2de>
 8000dc4:	4650      	mov	r0, sl
 8000dc6:	eba4 0409 	sub.w	r4, r4, r9
 8000dca:	fa1f f983 	uxth.w	r9, r3
 8000dce:	fbb4 f3f8 	udiv	r3, r4, r8
 8000dd2:	fb08 4413 	mls	r4, r8, r3, r4
 8000dd6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d906      	bls.n	8000df0 <__udivmoddi4+0x1e4>
 8000de2:	193c      	adds	r4, r7, r4
 8000de4:	f103 38ff 	add.w	r8, r3, #4294967295
 8000de8:	d201      	bcs.n	8000dee <__udivmoddi4+0x1e2>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d87a      	bhi.n	8000ee4 <__udivmoddi4+0x2d8>
 8000dee:	4643      	mov	r3, r8
 8000df0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df4:	eba4 040c 	sub.w	r4, r4, ip
 8000df8:	fba0 9802 	umull	r9, r8, r0, r2
 8000dfc:	4544      	cmp	r4, r8
 8000dfe:	46cc      	mov	ip, r9
 8000e00:	4643      	mov	r3, r8
 8000e02:	d302      	bcc.n	8000e0a <__udivmoddi4+0x1fe>
 8000e04:	d106      	bne.n	8000e14 <__udivmoddi4+0x208>
 8000e06:	45ce      	cmp	lr, r9
 8000e08:	d204      	bcs.n	8000e14 <__udivmoddi4+0x208>
 8000e0a:	3801      	subs	r0, #1
 8000e0c:	ebb9 0c02 	subs.w	ip, r9, r2
 8000e10:	eb68 0307 	sbc.w	r3, r8, r7
 8000e14:	b15d      	cbz	r5, 8000e2e <__udivmoddi4+0x222>
 8000e16:	ebbe 020c 	subs.w	r2, lr, ip
 8000e1a:	eb64 0403 	sbc.w	r4, r4, r3
 8000e1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e22:	fa22 f301 	lsr.w	r3, r2, r1
 8000e26:	40cc      	lsrs	r4, r1
 8000e28:	431e      	orrs	r6, r3
 8000e2a:	e9c5 6400 	strd	r6, r4, [r5]
 8000e2e:	2100      	movs	r1, #0
 8000e30:	e73e      	b.n	8000cb0 <__udivmoddi4+0xa4>
 8000e32:	fa02 fe03 	lsl.w	lr, r2, r3
 8000e36:	f1c3 0120 	rsb	r1, r3, #32
 8000e3a:	fa04 f203 	lsl.w	r2, r4, r3
 8000e3e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000e42:	40cc      	lsrs	r4, r1
 8000e44:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e48:	fa20 f101 	lsr.w	r1, r0, r1
 8000e4c:	fa1f f68e 	uxth.w	r6, lr
 8000e50:	fbb4 f0f7 	udiv	r0, r4, r7
 8000e54:	430a      	orrs	r2, r1
 8000e56:	fb07 4410 	mls	r4, r7, r0, r4
 8000e5a:	0c11      	lsrs	r1, r2, #16
 8000e5c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000e60:	fb00 f406 	mul.w	r4, r0, r6
 8000e64:	428c      	cmp	r4, r1
 8000e66:	d90e      	bls.n	8000e86 <__udivmoddi4+0x27a>
 8000e68:	eb1e 0101 	adds.w	r1, lr, r1
 8000e6c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e70:	bf2c      	ite	cs
 8000e72:	f04f 0901 	movcs.w	r9, #1
 8000e76:	f04f 0900 	movcc.w	r9, #0
 8000e7a:	428c      	cmp	r4, r1
 8000e7c:	d902      	bls.n	8000e84 <__udivmoddi4+0x278>
 8000e7e:	f1b9 0f00 	cmp.w	r9, #0
 8000e82:	d02c      	beq.n	8000ede <__udivmoddi4+0x2d2>
 8000e84:	4640      	mov	r0, r8
 8000e86:	1b09      	subs	r1, r1, r4
 8000e88:	b292      	uxth	r2, r2
 8000e8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e8e:	fb07 1114 	mls	r1, r7, r4, r1
 8000e92:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e96:	fb04 f106 	mul.w	r1, r4, r6
 8000e9a:	4291      	cmp	r1, r2
 8000e9c:	d907      	bls.n	8000eae <__udivmoddi4+0x2a2>
 8000e9e:	eb1e 0202 	adds.w	r2, lr, r2
 8000ea2:	f104 38ff 	add.w	r8, r4, #4294967295
 8000ea6:	d201      	bcs.n	8000eac <__udivmoddi4+0x2a0>
 8000ea8:	4291      	cmp	r1, r2
 8000eaa:	d815      	bhi.n	8000ed8 <__udivmoddi4+0x2cc>
 8000eac:	4644      	mov	r4, r8
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000eb4:	e721      	b.n	8000cfa <__udivmoddi4+0xee>
 8000eb6:	1a86      	subs	r6, r0, r2
 8000eb8:	eb64 0303 	sbc.w	r3, r4, r3
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	e70e      	b.n	8000cde <__udivmoddi4+0xd2>
 8000ec0:	3c02      	subs	r4, #2
 8000ec2:	4472      	add	r2, lr
 8000ec4:	e735      	b.n	8000d32 <__udivmoddi4+0x126>
 8000ec6:	3902      	subs	r1, #2
 8000ec8:	4472      	add	r2, lr
 8000eca:	e6d0      	b.n	8000c6e <__udivmoddi4+0x62>
 8000ecc:	44f4      	add	ip, lr
 8000ece:	3802      	subs	r0, #2
 8000ed0:	e6e3      	b.n	8000c9a <__udivmoddi4+0x8e>
 8000ed2:	44f4      	add	ip, lr
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x152>
 8000ed8:	3c02      	subs	r4, #2
 8000eda:	4472      	add	r2, lr
 8000edc:	e7e7      	b.n	8000eae <__udivmoddi4+0x2a2>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	4471      	add	r1, lr
 8000ee2:	e7d0      	b.n	8000e86 <__udivmoddi4+0x27a>
 8000ee4:	3b02      	subs	r3, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e782      	b.n	8000df0 <__udivmoddi4+0x1e4>
 8000eea:	3802      	subs	r0, #2
 8000eec:	443c      	add	r4, r7
 8000eee:	e76a      	b.n	8000dc6 <__udivmoddi4+0x1ba>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <__is_constant_evaluated>:
  // This can be used without checking if the compiler supports the feature.
  // The macro _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED can be used to check if
  // the compiler support is present to make this function work as expected.
  _GLIBCXX_CONSTEXPR inline bool
  __is_constant_evaluated() _GLIBCXX_NOEXCEPT
  {
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    if consteval { return true; } else { return false; }
 8000ef8:	2300      	movs	r3, #0
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    return __builtin_is_constant_evaluated();
#else
    return false;
#endif
  }
 8000efa:	4618      	mov	r0, r3
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <_ZSt21is_constant_evaluatedv>:

  /// Returns true only when called during constant evaluation.
  /// @since C++20
  constexpr inline bool
  is_constant_evaluated() noexcept
  {
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
    if consteval { return true; } else { return false; }
 8000f08:	2300      	movs	r3, #0
#else
    return __builtin_is_constant_evaluated();
#endif
  }
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	4618      	mov	r0, r3
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <_ZNSt11char_traitsIcE6assignERcRKc>:
#if __cpp_lib_three_way_comparison
      using comparison_category = strong_ordering;
#endif

      static _GLIBCXX17_CONSTEXPR void
      assign(char_type& __c1, const char_type& __c2) _GLIBCXX_NOEXCEPT
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
      {
#if __cpp_constexpr_dynamic_alloc
	if (std::__is_constant_evaluated())
 8000f36:	f7ff ffdd 	bl	8000ef4 <__is_constant_evaluated>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d004      	beq.n	8000f4a <_ZNSt11char_traitsIcE6assignERcRKc+0x1e>
	  std::construct_at(__builtin_addressof(__c1), __c2);
 8000f40:	6839      	ldr	r1, [r7, #0]
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f000 fa5c 	bl	8001400 <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	else
#endif
	__c1 = __c2;
      }
 8000f48:	e003      	b.n	8000f52 <_ZNSt11char_traitsIcE6assignERcRKc+0x26>
	__c1 = __c2;
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	781a      	ldrb	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	701a      	strb	r2, [r3, #0]
      }
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <_ZNSt11char_traitsIcE6assignEPcjc>:
#endif
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
      }

      static _GLIBCXX20_CONSTEXPR char_type*
      assign(char_type* __s, size_t __n, char_type __a)
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b084      	sub	sp, #16
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	60f8      	str	r0, [r7, #12]
 8000f62:	60b9      	str	r1, [r7, #8]
 8000f64:	4613      	mov	r3, r2
 8000f66:	71fb      	strb	r3, [r7, #7]
      {
	if (__n == 0)
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d101      	bne.n	8000f72 <_ZNSt11char_traitsIcE6assignEPcjc+0x18>
	  return __s;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	e014      	b.n	8000f9c <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 8000f72:	f7ff ffbf 	bl	8000ef4 <__is_constant_evaluated>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d007      	beq.n	8000f8c <_ZNSt11char_traitsIcE6assignEPcjc+0x32>
	  return __gnu_cxx::char_traits<char_type>::assign(__s, __n, __a);
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	68b9      	ldr	r1, [r7, #8]
 8000f82:	68f8      	ldr	r0, [r7, #12]
 8000f84:	f000 fa52 	bl	800142c <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	e007      	b.n	8000f9c <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#endif
	return static_cast<char_type*>(__builtin_memset(__s, __a, __n));
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	68ba      	ldr	r2, [r7, #8]
 8000f90:	4619      	mov	r1, r3
 8000f92:	68f8      	ldr	r0, [r7, #12]
 8000f94:	f00c f919 	bl	800d1ca <memset>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	bf00      	nop
      }
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <_ZNSt7__cxx119to_stringEi>:
  inline string
  to_string(int __val)
#if _GLIBCXX_USE_CXX11_ABI && (__CHAR_BIT__ * __SIZEOF_INT__) <= 32
  noexcept // any 32-bit value fits in the SSO buffer
#endif
  {
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b087      	sub	sp, #28
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
    const bool __neg = __val < 0;
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	0fdb      	lsrs	r3, r3, #31
 8000fb2:	75fb      	strb	r3, [r7, #23]
    const unsigned __uval = __neg ? (unsigned)~__val + 1u : __val;
 8000fb4:	7dfb      	ldrb	r3, [r7, #23]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d002      	beq.n	8000fc0 <_ZNSt7__cxx119to_stringEi+0x1c>
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	425b      	negs	r3, r3
 8000fbe:	e000      	b.n	8000fc2 <_ZNSt7__cxx119to_stringEi+0x1e>
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	613b      	str	r3, [r7, #16]
    const auto __len = __detail::__to_chars_len(__uval);
 8000fc4:	210a      	movs	r1, #10
 8000fc6:	6938      	ldr	r0, [r7, #16]
 8000fc8:	f000 fa6c 	bl	80014a4 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 8000fcc:	60f8      	str	r0, [r7, #12]
    string __str(__neg + __len, '-');
 8000fce:	7dfa      	ldrb	r2, [r7, #23]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	18d4      	adds	r4, r2, r3
 8000fd4:	f107 0308 	add.w	r3, r7, #8
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f00b f9d4 	bl	800c386 <_ZNSaIcEC1Ev>
 8000fde:	f107 0308 	add.w	r3, r7, #8
 8000fe2:	222d      	movs	r2, #45	@ 0x2d
 8000fe4:	4621      	mov	r1, r4
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f000 faa7 	bl	800153a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>
 8000fec:	f107 0308 	add.w	r3, r7, #8
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f00b f9ca 	bl	800c38a <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[__neg], __len, __uval);
 8000ff6:	7dfb      	ldrb	r3, [r7, #23]
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f000 faca 	bl	8001594 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8001000:	4603      	mov	r3, r0
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	68f9      	ldr	r1, [r7, #12]
 8001006:	4618      	mov	r0, r3
 8001008:	f000 fae4 	bl	80015d4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>
    return __str;
 800100c:	bf00      	nop
  }
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	371c      	adds	r7, #28
 8001012:	46bd      	mov	sp, r7
 8001014:	bd90      	pop	{r4, r7, pc}

08001016 <_ZN9CsvLoggerC1EP20__UART_HandleTypeDef>:
private:
    UART_HandleTypeDef* _huart; // Wskanik na uchwyt UART
    char _buffer[64];           // Bufor na tekst

public:
    CsvLogger(UART_HandleTypeDef* huart) : _huart(huart) {}
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
 800101e:	6039      	str	r1, [r7, #0]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	683a      	ldr	r2, [r7, #0]
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4618      	mov	r0, r3
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <_ZN9CsvLogger3logEmf>:

    void log(uint32_t timestamp, float value) {
 8001034:	b590      	push	{r4, r7, lr}
 8001036:	b089      	sub	sp, #36	@ 0x24
 8001038:	af02      	add	r7, sp, #8
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	ed87 0a01 	vstr	s0, [r7, #4]
        int len = snprintf(_buffer, sizeof(_buffer), "%lu, %.2f\r\n", timestamp, value);
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	1d1c      	adds	r4, r3, #4
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f7ff fa98 	bl	800057c <__aeabi_f2d>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	e9cd 2300 	strd	r2, r3, [sp]
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	4a0b      	ldr	r2, [pc, #44]	@ (8001084 <_ZN9CsvLogger3logEmf+0x50>)
 8001058:	2140      	movs	r1, #64	@ 0x40
 800105a:	4620      	mov	r0, r4
 800105c:	f00c f812 	bl	800d084 <sniprintf>
 8001060:	6178      	str	r0, [r7, #20]
        if (len > 0) {
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	2b00      	cmp	r3, #0
 8001066:	dd08      	ble.n	800107a <_ZN9CsvLogger3logEmf+0x46>
            HAL_UART_Transmit(_huart, (uint8_t*)_buffer, (uint16_t)len, 100);
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	6818      	ldr	r0, [r3, #0]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	1d19      	adds	r1, r3, #4
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	b29a      	uxth	r2, r3
 8001074:	2364      	movs	r3, #100	@ 0x64
 8001076:	f009 f99b 	bl	800a3b0 <HAL_UART_Transmit>
        }
    }
 800107a:	bf00      	nop
 800107c:	371c      	adds	r7, #28
 800107e:	46bd      	mov	sp, r7
 8001080:	bd90      	pop	{r4, r7, pc}
 8001082:	bf00      	nop
 8001084:	0800fa20 	.word	0x0800fa20

08001088 <HAL_UART_RxCpltCallback>:
uint8_t rx_byte;              // Tu wpada 1 znak
char rx_buffer[RX_BUFFER_SIZE]; // Tu zbieramy napis
uint8_t rx_index = 0;         // Licznik pozycji w buforze

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a3d      	ldr	r2, [pc, #244]	@ (800118c <HAL_UART_RxCpltCallback+0x104>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d173      	bne.n	8001182 <HAL_UART_RxCpltCallback+0xfa>

        // Sprawdzamy znak koca linii
        if (rx_byte == '\n' || rx_byte == '\r') {
 800109a:	4b3d      	ldr	r3, [pc, #244]	@ (8001190 <HAL_UART_RxCpltCallback+0x108>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b0a      	cmp	r3, #10
 80010a0:	d003      	beq.n	80010aa <HAL_UART_RxCpltCallback+0x22>
 80010a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001190 <HAL_UART_RxCpltCallback+0x108>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b0d      	cmp	r3, #13
 80010a8:	d157      	bne.n	800115a <HAL_UART_RxCpltCallback+0xd2>

            rx_buffer[rx_index] = '\0';
 80010aa:	4b3a      	ldr	r3, [pc, #232]	@ (8001194 <HAL_UART_RxCpltCallback+0x10c>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	461a      	mov	r2, r3
 80010b0:	4b39      	ldr	r3, [pc, #228]	@ (8001198 <HAL_UART_RxCpltCallback+0x110>)
 80010b2:	2100      	movs	r1, #0
 80010b4:	5499      	strb	r1, [r3, r2]

            if (rx_index > 0) {
 80010b6:	4b37      	ldr	r3, [pc, #220]	@ (8001194 <HAL_UART_RxCpltCallback+0x10c>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d049      	beq.n	8001152 <HAL_UART_RxCpltCallback+0xca>

                if (std::strcmp(rx_buffer, "/safe data") == 0) {
 80010be:	4937      	ldr	r1, [pc, #220]	@ (800119c <HAL_UART_RxCpltCallback+0x114>)
 80010c0:	4835      	ldr	r0, [pc, #212]	@ (8001198 <HAL_UART_RxCpltCallback+0x110>)
 80010c2:	f7ff f8e5 	bl	8000290 <strcmp>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d106      	bne.n	80010da <HAL_UART_RxCpltCallback+0x52>
                    Rn.command_type = 1;
 80010cc:	4b34      	ldr	r3, [pc, #208]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 80010d2:	4b33      	ldr	r3, [pc, #204]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 80010d4:	2201      	movs	r2, #1
 80010d6:	721a      	strb	r2, [r3, #8]
 80010d8:	e03b      	b.n	8001152 <HAL_UART_RxCpltCallback+0xca>
                }
                else if (std::strcmp(rx_buffer, "/stop") == 0) {
 80010da:	4932      	ldr	r1, [pc, #200]	@ (80011a4 <HAL_UART_RxCpltCallback+0x11c>)
 80010dc:	482e      	ldr	r0, [pc, #184]	@ (8001198 <HAL_UART_RxCpltCallback+0x110>)
 80010de:	f7ff f8d7 	bl	8000290 <strcmp>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d106      	bne.n	80010f6 <HAL_UART_RxCpltCallback+0x6e>
                    Rn.command_type = 2;
 80010e8:	4b2d      	ldr	r3, [pc, #180]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 80010ea:	2202      	movs	r2, #2
 80010ec:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 80010ee:	4b2c      	ldr	r3, [pc, #176]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	721a      	strb	r2, [r3, #8]
 80010f4:	e02d      	b.n	8001152 <HAL_UART_RxCpltCallback+0xca>
                }
                else if (std::strcmp(rx_buffer, "/monitor") == 0){
 80010f6:	492c      	ldr	r1, [pc, #176]	@ (80011a8 <HAL_UART_RxCpltCallback+0x120>)
 80010f8:	4827      	ldr	r0, [pc, #156]	@ (8001198 <HAL_UART_RxCpltCallback+0x110>)
 80010fa:	f7ff f8c9 	bl	8000290 <strcmp>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d106      	bne.n	8001112 <HAL_UART_RxCpltCallback+0x8a>
                	Rn.command_type = 3;
 8001104:	4b26      	ldr	r3, [pc, #152]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 8001106:	2203      	movs	r2, #3
 8001108:	60da      	str	r2, [r3, #12]
                	Rn.new_data_ready = true;
 800110a:	4b25      	ldr	r3, [pc, #148]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 800110c:	2201      	movs	r2, #1
 800110e:	721a      	strb	r2, [r3, #8]
 8001110:	e01f      	b.n	8001152 <HAL_UART_RxCpltCallback+0xca>
                }
                else if (std::sscanf(rx_buffer, "/set yr: %f", &Rn.receive_float_number) == 1) {
 8001112:	4a26      	ldr	r2, [pc, #152]	@ (80011ac <HAL_UART_RxCpltCallback+0x124>)
 8001114:	4926      	ldr	r1, [pc, #152]	@ (80011b0 <HAL_UART_RxCpltCallback+0x128>)
 8001116:	4820      	ldr	r0, [pc, #128]	@ (8001198 <HAL_UART_RxCpltCallback+0x110>)
 8001118:	f00b ffe8 	bl	800d0ec <siscanf>
 800111c:	4603      	mov	r3, r0
 800111e:	2b01      	cmp	r3, #1
 8001120:	bf0c      	ite	eq
 8001122:	2301      	moveq	r3, #1
 8001124:	2300      	movne	r3, #0
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b00      	cmp	r3, #0
 800112a:	d006      	beq.n	800113a <HAL_UART_RxCpltCallback+0xb2>
                    Rn.command_type = 4;
 800112c:	4b1c      	ldr	r3, [pc, #112]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 800112e:	2204      	movs	r2, #4
 8001130:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001132:	4b1b      	ldr	r3, [pc, #108]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 8001134:	2201      	movs	r2, #1
 8001136:	721a      	strb	r2, [r3, #8]
 8001138:	e00b      	b.n	8001152 <HAL_UART_RxCpltCallback+0xca>
                }
                else {
                    Rn.received_number = std::atoi(rx_buffer);
 800113a:	4817      	ldr	r0, [pc, #92]	@ (8001198 <HAL_UART_RxCpltCallback+0x110>)
 800113c:	f00b f93d 	bl	800c3ba <atoi>
 8001140:	4603      	mov	r3, r0
 8001142:	4a17      	ldr	r2, [pc, #92]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 8001144:	6013      	str	r3, [r2, #0]
                    Rn.command_type = 0;
 8001146:	4b16      	ldr	r3, [pc, #88]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 800114c:	4b14      	ldr	r3, [pc, #80]	@ (80011a0 <HAL_UART_RxCpltCallback+0x118>)
 800114e:	2201      	movs	r2, #1
 8001150:	721a      	strb	r2, [r3, #8]
                }
            }

            // Resetujemy bufor
            rx_index = 0;
 8001152:	4b10      	ldr	r3, [pc, #64]	@ (8001194 <HAL_UART_RxCpltCallback+0x10c>)
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
 8001158:	e00e      	b.n	8001178 <HAL_UART_RxCpltCallback+0xf0>

        } else {
            // Zbieranie znakw do bufora
            if (rx_index < RX_BUFFER_SIZE - 1) {
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <HAL_UART_RxCpltCallback+0x10c>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b08      	cmp	r3, #8
 8001160:	d80a      	bhi.n	8001178 <HAL_UART_RxCpltCallback+0xf0>
                rx_buffer[rx_index++] = (char)rx_byte;
 8001162:	4b0b      	ldr	r3, [pc, #44]	@ (8001190 <HAL_UART_RxCpltCallback+0x108>)
 8001164:	7819      	ldrb	r1, [r3, #0]
 8001166:	4b0b      	ldr	r3, [pc, #44]	@ (8001194 <HAL_UART_RxCpltCallback+0x10c>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	1c5a      	adds	r2, r3, #1
 800116c:	b2d0      	uxtb	r0, r2
 800116e:	4a09      	ldr	r2, [pc, #36]	@ (8001194 <HAL_UART_RxCpltCallback+0x10c>)
 8001170:	7010      	strb	r0, [r2, #0]
 8001172:	461a      	mov	r2, r3
 8001174:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <HAL_UART_RxCpltCallback+0x110>)
 8001176:	5499      	strb	r1, [r3, r2]
            }
        }

        // Ponowny nasuch przerwania
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001178:	2201      	movs	r2, #1
 800117a:	4905      	ldr	r1, [pc, #20]	@ (8001190 <HAL_UART_RxCpltCallback+0x108>)
 800117c:	480d      	ldr	r0, [pc, #52]	@ (80011b4 <HAL_UART_RxCpltCallback+0x12c>)
 800117e:	f009 f9b5 	bl	800a4ec <HAL_UART_Receive_IT>
    }
}// -------------------------------------------------------------------------------------------------------
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40004800 	.word	0x40004800
 8001190:	20000200 	.word	0x20000200
 8001194:	2000020e 	.word	0x2000020e
 8001198:	20000204 	.word	0x20000204
 800119c:	0800fa2c 	.word	0x0800fa2c
 80011a0:	200001f0 	.word	0x200001f0
 80011a4:	0800fa38 	.word	0x0800fa38
 80011a8:	0800fa40 	.word	0x0800fa40
 80011ac:	200001f4 	.word	0x200001f4
 80011b0:	0800fa4c 	.word	0x0800fa4c
 80011b4:	200002b0 	.word	0x200002b0

080011b8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
      length() const _GLIBCXX_NOEXCEPT
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	4618      	mov	r0, r3
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <app_main>:
constexpr float Kd = 30;
constexpr float Tf = 0.05;

// =========================================================================
void app_main(void)
{
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	f5ad 5d80 	sub.w	sp, sp, #4096	@ 0x1000
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
	// nasluchiwanie com start
	HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 80011da:	2201      	movs	r2, #1
 80011dc:	4984      	ldr	r1, [pc, #528]	@ (80013f0 <app_main+0x220>)
 80011de:	4885      	ldr	r0, [pc, #532]	@ (80013f4 <app_main+0x224>)
 80011e0:	f009 f984 	bl	800a4ec <HAL_UART_Receive_IT>
	// uruchomienie czujnika
	//BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);

	// ======================================
	// transfer data mechanism
	CsvLogger logger(&huart3);
 80011e4:	f607 73b8 	addw	r3, r7, #4024	@ 0xfb8
 80011e8:	4982      	ldr	r1, [pc, #520]	@ (80013f4 <app_main+0x224>)
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff ff13 	bl	8001016 <_ZN9CsvLoggerC1EP20__UART_HandleTypeDef>
	uint32_t now = 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80011f6:	f102 0204 	add.w	r2, r2, #4
 80011fa:	6013      	str	r3, [r2, #0]

	bool safeData = false;
 80011fc:	2300      	movs	r3, #0
 80011fe:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8001202:	f102 0203 	add.w	r2, r2, #3
 8001206:	7013      	strb	r3, [r2, #0]
	bool monitorData = false;
 8001208:	2300      	movs	r3, #0
 800120a:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800120e:	f102 0202 	add.w	r2, r2, #2
 8001212:	7013      	strb	r3, [r2, #0]
	// ======================================

	// ======================================================
	// data to test safe mechanism
	float fake_data[] = {
 8001214:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001218:	f103 0308 	add.w	r3, r3, #8
 800121c:	f5a3 637f 	sub.w	r3, r3, #4080	@ 0xff0
 8001220:	4a75      	ldr	r2, [pc, #468]	@ (80013f8 <app_main+0x228>)
 8001222:	4618      	mov	r0, r3
 8001224:	4611      	mov	r1, r2
 8001226:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 800122a:	461a      	mov	r2, r3
 800122c:	f00c f8af 	bl	800d38e <memcpy>
	#include "../../PythonScripts/wynik.txt"
	};
	uint16_t idx = 0;
 8001230:	2300      	movs	r3, #0
 8001232:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8001236:	8013      	strh	r3, [r2, #0]
	// ======================================================


	// ======================================================
	// regulacja PID
	float yr = 0.0;
 8001238:	f04f 0300 	mov.w	r3, #0
 800123c:	f607 72fc 	addw	r2, r7, #4092	@ 0xffc
 8001240:	6013      	str	r3, [r2, #0]
//
//		u = pid.calculate(yr,temperature);
//		__HAL_TIM_SET_COMPARE(&htim1 , TIM_CHANNEL_1 ,u) ;
//
		// obsluga komend
		if(Rn.new_data_ready){
 8001242:	4b6e      	ldr	r3, [pc, #440]	@ (80013fc <app_main+0x22c>)
 8001244:	7a1b      	ldrb	r3, [r3, #8]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	2b00      	cmp	r3, #0
 800124a:	d056      	beq.n	80012fa <app_main+0x12a>
			switch(Rn.command_type){
 800124c:	4b6b      	ldr	r3, [pc, #428]	@ (80013fc <app_main+0x22c>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	3b01      	subs	r3, #1
 8001252:	2b03      	cmp	r3, #3
 8001254:	d82a      	bhi.n	80012ac <app_main+0xdc>
 8001256:	a201      	add	r2, pc, #4	@ (adr r2, 800125c <app_main+0x8c>)
 8001258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800125c:	0800126d 	.word	0x0800126d
 8001260:	0800127b 	.word	0x0800127b
 8001264:	08001295 	.word	0x08001295
 8001268:	080012a3 	.word	0x080012a3
				case 1:{ // start sharing data
					safeData = true;
 800126c:	2301      	movs	r3, #1
 800126e:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8001272:	f102 0203 	add.w	r2, r2, #3
 8001276:	7013      	strb	r3, [r2, #0]
				}break;
 8001278:	e03c      	b.n	80012f4 <app_main+0x124>
				case 2:{ // stop sharing data
					safeData = false;
 800127a:	2300      	movs	r3, #0
 800127c:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8001280:	f102 0203 	add.w	r2, r2, #3
 8001284:	7013      	strb	r3, [r2, #0]
					monitorData = false;
 8001286:	2300      	movs	r3, #0
 8001288:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800128c:	f102 0202 	add.w	r2, r2, #2
 8001290:	7013      	strb	r3, [r2, #0]
				}break;
 8001292:	e02f      	b.n	80012f4 <app_main+0x124>
				case 3:{ // monitor data
					monitorData = true;
 8001294:	2301      	movs	r3, #1
 8001296:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800129a:	f102 0202 	add.w	r2, r2, #2
 800129e:	7013      	strb	r3, [r2, #0]
				}break;
 80012a0:	e028      	b.n	80012f4 <app_main+0x124>
				case 4:{
					yr = Rn.receive_float_number;
 80012a2:	4b56      	ldr	r3, [pc, #344]	@ (80013fc <app_main+0x22c>)
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f607 72fc 	addw	r2, r7, #4092	@ 0xffc
 80012aa:	6013      	str	r3, [r2, #0]
				}
				default:{// potwierdzenie odebrania wiadomosci
					std::string msg = std::to_string(Rn.received_number);
 80012ac:	4b53      	ldr	r3, [pc, #332]	@ (80013fc <app_main+0x22c>)
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	f107 0308 	add.w	r3, r7, #8
 80012b4:	3b08      	subs	r3, #8
 80012b6:	4611      	mov	r1, r2
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff fe73 	bl	8000fa4 <_ZNSt7__cxx119to_stringEi>
					HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(), msg.length(), 100);
 80012be:	f107 0308 	add.w	r3, r7, #8
 80012c2:	3b08      	subs	r3, #8
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 f8e1 	bl	800148c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 80012ca:	4604      	mov	r4, r0
 80012cc:	f107 0308 	add.w	r3, r7, #8
 80012d0:	3b08      	subs	r3, #8
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff ff70 	bl	80011b8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80012d8:	4603      	mov	r3, r0
 80012da:	b29a      	uxth	r2, r3
 80012dc:	2364      	movs	r3, #100	@ 0x64
 80012de:	4621      	mov	r1, r4
 80012e0:	4844      	ldr	r0, [pc, #272]	@ (80013f4 <app_main+0x224>)
 80012e2:	f009 f865 	bl	800a3b0 <HAL_UART_Transmit>
				}break;
 80012e6:	f107 0308 	add.w	r3, r7, #8
 80012ea:	3b08      	subs	r3, #8
 80012ec:	4618      	mov	r0, r3
 80012ee:	f000 f941 	bl	8001574 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80012f2:	bf00      	nop
			}
			// pod odczycie zmieniamy wartosc na odczytana
			Rn.new_data_ready = false;
 80012f4:	4b41      	ldr	r3, [pc, #260]	@ (80013fc <app_main+0x22c>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	721a      	strb	r2, [r3, #8]
		}

		if(safeData){
 80012fa:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80012fe:	f103 0303 	add.w	r3, r3, #3
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d02f      	beq.n	8001368 <app_main+0x198>
			logger.log(now,fake_data[idx]);
 8001308:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800130c:	881b      	ldrh	r3, [r3, #0]
 800130e:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8001312:	f102 0208 	add.w	r2, r2, #8
 8001316:	f5a2 627f 	sub.w	r2, r2, #4080	@ 0xff0
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	4413      	add	r3, r2
 800131e:	edd3 7a00 	vldr	s15, [r3]
 8001322:	f607 73b8 	addw	r3, r7, #4024	@ 0xfb8
 8001326:	eeb0 0a67 	vmov.f32	s0, s15
 800132a:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800132e:	f102 0204 	add.w	r2, r2, #4
 8001332:	6811      	ldr	r1, [r2, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fe7d 	bl	8001034 <_ZN9CsvLogger3logEmf>
			idx++;
 800133a:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	3301      	adds	r3, #1
 8001342:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8001346:	8013      	strh	r3, [r2, #0]

			if(idx > 500){
 8001348:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001352:	d909      	bls.n	8001368 <app_main+0x198>
				safeData = false;
 8001354:	2300      	movs	r3, #0
 8001356:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800135a:	f102 0203 	add.w	r2, r2, #3
 800135e:	7013      	strb	r3, [r2, #0]
				idx = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8001366:	8013      	strh	r3, [r2, #0]
			}
		}

		if(monitorData)
 8001368:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800136c:	f103 0302 	add.w	r3, r3, #2
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b00      	cmp	r3, #0
 8001374:	f43f af65 	beq.w	8001242 <app_main+0x72>
		{
			now = HAL_GetTick();
 8001378:	f001 fb20 	bl	80029bc <HAL_GetTick>
 800137c:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001380:	f103 0304 	add.w	r3, r3, #4
 8001384:	6018      	str	r0, [r3, #0]
			logger.log(now,fake_data[idx]);
 8001386:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8001390:	f102 0208 	add.w	r2, r2, #8
 8001394:	f5a2 627f 	sub.w	r2, r2, #4080	@ 0xff0
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	4413      	add	r3, r2
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	f607 73b8 	addw	r3, r7, #4024	@ 0xfb8
 80013a4:	eeb0 0a67 	vmov.f32	s0, s15
 80013a8:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80013ac:	f102 0204 	add.w	r2, r2, #4
 80013b0:	6811      	ldr	r1, [r2, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fe3e 	bl	8001034 <_ZN9CsvLogger3logEmf>
			idx++;
 80013b8:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	3301      	adds	r3, #1
 80013c0:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80013c4:	8013      	strh	r3, [r2, #0]
			if(idx > 500){
 80013c6:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80013d0:	d909      	bls.n	80013e6 <app_main+0x216>
				safeData = false;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80013d8:	f102 0203 	add.w	r2, r2, #3
 80013dc:	7013      	strb	r3, [r2, #0]
				idx = 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80013e4:	8013      	strh	r3, [r2, #0]
			}
			HAL_Delay(5000); // delay miedzy wiadomosciami 5 sek, aby nie zaspamic
 80013e6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80013ea:	f001 faf3 	bl	80029d4 <HAL_Delay>
		}

	}
 80013ee:	e728      	b.n	8001242 <app_main+0x72>
 80013f0:	20000200 	.word	0x20000200
 80013f4:	200002b0 	.word	0x200002b0
 80013f8:	0800fa58 	.word	0x0800fa58
 80013fc:	200001f0 	.word	0x200001f0

08001400 <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>:
    }

#if __cplusplus >= 202002L
  template<typename _Tp, typename... _Args>
    constexpr auto
    construct_at(_Tp* __location, _Args&&... __args)
 8001400:	b590      	push	{r4, r7, lr}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
    noexcept(noexcept(::new((void*)0) _Tp(std::declval<_Args>()...)))
    -> decltype(::new((void*)0) _Tp(std::declval<_Args>()...))
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4619      	mov	r1, r3
 800140e:	2001      	movs	r0, #1
 8001410:	f7ff fd80 	bl	8000f14 <_ZnwjPv>
 8001414:	4604      	mov	r4, r0
 8001416:	6838      	ldr	r0, [r7, #0]
 8001418:	f000 f93e 	bl	8001698 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 800141c:	4603      	mov	r3, r0
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	7023      	strb	r3, [r4, #0]
 8001422:	4623      	mov	r3, r4
 8001424:	4618      	mov	r0, r3
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	bd90      	pop	{r4, r7, pc}

0800142c <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>:
    char_traits<_CharT>::
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	4613      	mov	r3, r2
 8001438:	71fb      	strb	r3, [r7, #7]
      if (std::__is_constant_evaluated())
 800143a:	f7ff fd5b 	bl	8000ef4 <__is_constant_evaluated>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d013      	beq.n	800146c <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x40>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8001444:	2300      	movs	r3, #0
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	e00a      	b.n	8001460 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x34>
	    std::construct_at(__s + __i, __a);
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	4413      	add	r3, r2
 8001450:	1dfa      	adds	r2, r7, #7
 8001452:	4611      	mov	r1, r2
 8001454:	4618      	mov	r0, r3
 8001456:	f000 f92a 	bl	80016ae <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	3301      	adds	r3, #1
 800145e:	617b      	str	r3, [r7, #20]
 8001460:	697a      	ldr	r2, [r7, #20]
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	429a      	cmp	r2, r3
 8001466:	d3f0      	bcc.n	800144a <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x1e>
	  return __s;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	e00b      	b.n	8001484 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x58>
	  if (__n)
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d007      	beq.n	8001482 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x56>
	      __builtin_memcpy(&__c, __builtin_addressof(__a), 1);
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	74fb      	strb	r3, [r7, #19]
	      __builtin_memset(__s, __c, __n);
 8001476:	7cfb      	ldrb	r3, [r7, #19]
 8001478:	68ba      	ldr	r2, [r7, #8]
 800147a:	4619      	mov	r1, r3
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f00b fea4 	bl	800d1ca <memset>
      return __s;
 8001482:	68fb      	ldr	r3, [r7, #12]
    }
 8001484:	4618      	mov	r0, r3
 8001486:	3718      	adds	r7, #24
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}

0800148c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
      c_str() const _GLIBCXX_NOEXCEPT
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
      { return _M_data(); }
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 f920 	bl	80016da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800149a:	4603      	mov	r3, r0
 800149c:	4618      	mov	r0, r3
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 80014a4:	b480      	push	{r7}
 80014a6:	b087      	sub	sp, #28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	fb03 f303 	mul.w	r3, r3, r3
 80014b8:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 80014ba:	683a      	ldr	r2, [r7, #0]
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	fb02 f303 	mul.w	r3, r2, r3
 80014c2:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 80014c4:	683a      	ldr	r2, [r7, #0]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	fb02 f303 	mul.w	r3, r2, r3
 80014cc:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d201      	bcs.n	80014da <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x36>
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	e01d      	b.n	8001516 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d202      	bcs.n	80014e8 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x44>
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	3301      	adds	r3, #1
 80014e6:	e016      	b.n	8001516 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d202      	bcs.n	80014f6 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x52>
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	3302      	adds	r3, #2
 80014f4:	e00f      	b.n	8001516 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d202      	bcs.n	8001504 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x60>
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	3303      	adds	r3, #3
 8001502:	e008      	b.n	8001516 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  __value /= __b4;
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	fbb2 f3f3 	udiv	r3, r2, r3
 800150c:	607b      	str	r3, [r7, #4]
	  __n += 4;
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	3304      	adds	r3, #4
 8001512:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8001514:	e7db      	b.n	80014ce <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x2a>
	}
    }
 8001516:	4618      	mov	r0, r3
 8001518:	371c      	adds	r7, #28
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>:
      struct _Alloc_hider : allocator_type // TODO check __is_final
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f00a ff2d 	bl	800c38a <_ZNSaIcED1Ev>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>:
      basic_string(size_type __n, _CharT __c, const _Alloc& __a = _Alloc())
 800153a:	b590      	push	{r4, r7, lr}
 800153c:	b085      	sub	sp, #20
 800153e:	af00      	add	r7, sp, #0
 8001540:	60f8      	str	r0, [r7, #12]
 8001542:	60b9      	str	r1, [r7, #8]
 8001544:	603b      	str	r3, [r7, #0]
 8001546:	4613      	mov	r3, r2
 8001548:	71fb      	strb	r3, [r7, #7]
      : _M_dataplus(_M_local_data(), __a)
 800154a:	68fc      	ldr	r4, [r7, #12]
 800154c:	68f8      	ldr	r0, [r7, #12]
 800154e:	f000 f8d0 	bl	80016f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001552:	4603      	mov	r3, r0
 8001554:	683a      	ldr	r2, [r7, #0]
 8001556:	4619      	mov	r1, r3
 8001558:	4620      	mov	r0, r4
 800155a:	f000 f8d8 	bl	800170e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
      { _M_construct(__n, __c); }
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	461a      	mov	r2, r3
 8001562:	68b9      	ldr	r1, [r7, #8]
 8001564:	68f8      	ldr	r0, [r7, #12]
 8001566:	f000 f8e4 	bl	8001732 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	4618      	mov	r0, r3
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	bd90      	pop	{r4, r7, pc}

08001574 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
      ~basic_string()
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
      { _M_dispose(); }
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f000 f922 	bl	80017c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff ffcc 	bl	8001522 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4618      	mov	r0, r3
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
      operator[](size_type __pos)
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
	__glibcxx_assert(__pos <= size());
 800159e:	f7ff fca9 	bl	8000ef4 <__is_constant_evaluated>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d008      	beq.n	80015ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f000 f869 	bl	8001680 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80015ae:	4602      	mov	r2, r0
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d901      	bls.n	80015ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x28>
 80015ba:	2300      	movs	r3, #0
 80015bc:	2b00      	cmp	r3, #0
	return _M_data()[__pos];
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f000 f88b 	bl	80016da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80015c4:	4602      	mov	r2, r0
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	4413      	add	r3, r2
      }
 80015ca:	4618      	mov	r0, r3
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 80015d4:	b480      	push	{r7}
 80015d6:	b089      	sub	sp, #36	@ 0x24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 80015e6:	e024      	b.n	8001632 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x5e>
	{
	  auto const __num = (__val % 100) * 2;
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	4b23      	ldr	r3, [pc, #140]	@ (8001678 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 80015ec:	fba3 1302 	umull	r1, r3, r3, r2
 80015f0:	095b      	lsrs	r3, r3, #5
 80015f2:	2164      	movs	r1, #100	@ 0x64
 80015f4:	fb01 f303 	mul.w	r3, r1, r3
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	005b      	lsls	r3, r3, #1
 80015fc:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a1d      	ldr	r2, [pc, #116]	@ (8001678 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 8001602:	fba2 2303 	umull	r2, r3, r2, r3
 8001606:	095b      	lsrs	r3, r3, #5
 8001608:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	1c5a      	adds	r2, r3, #1
 800160e:	68f9      	ldr	r1, [r7, #12]
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	440b      	add	r3, r1
 8001614:	4919      	ldr	r1, [pc, #100]	@ (800167c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001616:	5c8a      	ldrb	r2, [r1, r2]
 8001618:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	3b01      	subs	r3, #1
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	4413      	add	r3, r2
 8001622:	4916      	ldr	r1, [pc, #88]	@ (800167c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001624:	697a      	ldr	r2, [r7, #20]
 8001626:	440a      	add	r2, r1
 8001628:	7812      	ldrb	r2, [r2, #0]
 800162a:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	3b02      	subs	r3, #2
 8001630:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b63      	cmp	r3, #99	@ 0x63
 8001636:	d8d7      	bhi.n	80015e8 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x14>
	}
      if (__val >= 10)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2b09      	cmp	r3, #9
 800163c:	d910      	bls.n	8001660 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x8c>
	{
	  auto const __num = __val * 2;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	1c5a      	adds	r2, r3, #1
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	3301      	adds	r3, #1
 800164c:	490b      	ldr	r1, [pc, #44]	@ (800167c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 800164e:	5c8a      	ldrb	r2, [r1, r2]
 8001650:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 8001652:	4a0a      	ldr	r2, [pc, #40]	@ (800167c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	4413      	add	r3, r2
 8001658:	781a      	ldrb	r2, [r3, #0]
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 800165e:	e005      	b.n	800166c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	b2db      	uxtb	r3, r3
 8001664:	3330      	adds	r3, #48	@ 0x30
 8001666:	b2da      	uxtb	r2, r3
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	701a      	strb	r2, [r3, #0]
    }
 800166c:	bf00      	nop
 800166e:	3724      	adds	r7, #36	@ 0x24
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	51eb851f 	.word	0x51eb851f
 800167c:	08010a1c 	.word	0x08010a1c

08001680 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4618      	mov	r0, r3
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>:
    construct_at(_Tp* __location, _Args&&... __args)
 80016ae:	b590      	push	{r4, r7, lr}
 80016b0:	b083      	sub	sp, #12
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
 80016b6:	6039      	str	r1, [r7, #0]
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4619      	mov	r1, r3
 80016bc:	2001      	movs	r0, #1
 80016be:	f7ff fc29 	bl	8000f14 <_ZnwjPv>
 80016c2:	4604      	mov	r4, r0
 80016c4:	6838      	ldr	r0, [r7, #0]
 80016c6:	f000 f902 	bl	80018ce <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>
 80016ca:	4603      	mov	r3, r0
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	7023      	strb	r3, [r4, #0]
 80016d0:	4623      	mov	r3, r4
 80016d2:	4618      	mov	r0, r3
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd90      	pop	{r4, r7, pc}

080016da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
      _M_data() const
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
      { return _M_dataplus._M_p; }
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4618      	mov	r0, r3
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data()
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b082      	sub	sp, #8
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3308      	adds	r3, #8
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 f8f0 	bl	80018e4 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>
 8001704:	4603      	mov	r3, r0
      }
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
	_Alloc_hider(pointer __dat, const _Alloc& __a)
 800170e:	b580      	push	{r7, lr}
 8001710:	b084      	sub	sp, #16
 8001712:	af00      	add	r7, sp, #0
 8001714:	60f8      	str	r0, [r7, #12]
 8001716:	60b9      	str	r1, [r7, #8]
 8001718:	607a      	str	r2, [r7, #4]
	: allocator_type(__a), _M_p(__dat) { }
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	68f8      	ldr	r0, [r7, #12]
 800171e:	f00a fe33 	bl	800c388 <_ZNSaIcEC1ERKS_>
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	68ba      	ldr	r2, [r7, #8]
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	4618      	mov	r0, r3
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
      }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    void
    basic_string<_CharT, _Traits, _Alloc>::
 8001732:	b580      	push	{r7, lr}
 8001734:	b086      	sub	sp, #24
 8001736:	af00      	add	r7, sp, #0
 8001738:	60f8      	str	r0, [r7, #12]
 800173a:	60b9      	str	r1, [r7, #8]
 800173c:	4613      	mov	r3, r2
 800173e:	71fb      	strb	r3, [r7, #7]
    _M_construct(size_type __n, _CharT __c)
    {
      if (__n > size_type(_S_local_capacity))
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	2b0f      	cmp	r3, #15
 8001744:	d911      	bls.n	800176a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x38>
	{
	  _M_data(_M_create(__n, size_type(0)));
 8001746:	f107 0308 	add.w	r3, r7, #8
 800174a:	2200      	movs	r2, #0
 800174c:	4619      	mov	r1, r3
 800174e:	68f8      	ldr	r0, [r7, #12]
 8001750:	f000 f8d4 	bl	80018fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8001754:	4603      	mov	r3, r0
 8001756:	4619      	mov	r1, r3
 8001758:	68f8      	ldr	r0, [r7, #12]
 800175a:	f000 f873 	bl	8001844 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	  _M_capacity(__n);
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	4619      	mov	r1, r3
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 f87c 	bl	8001860 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 8001768:	e019      	b.n	800179e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x6c>
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	617b      	str	r3, [r7, #20]
	if (std::is_constant_evaluated())
 800176e:	f7ff fbc9 	bl	8000f04 <_ZSt21is_constant_evaluatedv>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d00e      	beq.n	8001796 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x64>
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8001778:	2300      	movs	r3, #0
 800177a:	613b      	str	r3, [r7, #16]
 800177c:	e008      	b.n	8001790 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x5e>
	    _M_local_buf[__i] = _CharT();
 800177e:	697a      	ldr	r2, [r7, #20]
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	4413      	add	r3, r2
 8001784:	3308      	adds	r3, #8
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	3301      	adds	r3, #1
 800178e:	613b      	str	r3, [r7, #16]
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	2b0f      	cmp	r3, #15
 8001794:	d9f3      	bls.n	800177e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x4c>
	return _M_local_data();
 8001796:	6978      	ldr	r0, [r7, #20]
 8001798:	f7ff ffab 	bl	80016f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 800179c:	bf00      	nop
	}
      else
	_M_use_local_data();

      if (__n)
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d007      	beq.n	80017b4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x82>
	this->_S_assign(_M_data(), __n, __c);
 80017a4:	68f8      	ldr	r0, [r7, #12]
 80017a6:	f7ff ff98 	bl	80016da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	79fa      	ldrb	r2, [r7, #7]
 80017ae:	4619      	mov	r1, r3
 80017b0:	f000 f8ee 	bl	8001990 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>

      _M_set_length(__n);
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	4619      	mov	r1, r3
 80017b8:	68f8      	ldr	r0, [r7, #12]
 80017ba:	f000 f86d 	bl	8001898 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
    }
 80017be:	bf00      	nop
 80017c0:	3718      	adds	r7, #24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
      _M_dispose()
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
	if (!_M_is_local())
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f000 f81b 	bl	800180a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 80017d4:	4603      	mov	r3, r0
 80017d6:	f083 0301 	eor.w	r3, r3, #1
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d005      	beq.n	80017ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x26>
	  _M_destroy(_M_allocated_capacity);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	4619      	mov	r1, r3
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f000 f8ec 	bl	80019c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
      }
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator()
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
      _M_is_local() const
 800180a:	b590      	push	{r4, r7, lr}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
	if (_M_data() == _M_local_data())
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f7ff ff61 	bl	80016da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001818:	4604      	mov	r4, r0
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f000 f8e9 	bl	80019f2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001820:	4603      	mov	r3, r0
 8001822:	429c      	cmp	r4, r3
 8001824:	bf0c      	ite	eq
 8001826:	2301      	moveq	r3, #1
 8001828:	2300      	movne	r3, #0
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2b00      	cmp	r3, #0
 800182e:	d004      	beq.n	800183a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x30>
	    if (_M_string_length > _S_local_capacity)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	2b0f      	cmp	r3, #15
	    return true;
 8001836:	2301      	movs	r3, #1
 8001838:	e000      	b.n	800183c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x32>
	return false;
 800183a:	2300      	movs	r3, #0
      }
 800183c:	4618      	mov	r0, r3
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	bd90      	pop	{r4, r7, pc}

08001844 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
      _M_data(pointer __p)
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
      { _M_dataplus._M_p = __p; }
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	683a      	ldr	r2, [r7, #0]
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	bf00      	nop
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
      _M_capacity(size_type __capacity)
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
      { _M_allocated_capacity = __capacity; }
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>:
      _M_length(size_type __length)
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
      { _M_string_length = __length; }
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
      _M_set_length(size_type __n)
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
	_M_length(__n);
 80018a2:	6839      	ldr	r1, [r7, #0]
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff ffe9 	bl	800187c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	traits_type::assign(_M_data()[__n], _CharT());
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f7ff ff15 	bl	80016da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80018b0:	4602      	mov	r2, r0
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	4413      	add	r3, r2
 80018b6:	2200      	movs	r2, #0
 80018b8:	73fa      	strb	r2, [r7, #15]
 80018ba:	f107 020f 	add.w	r2, r7, #15
 80018be:	4611      	mov	r1, r2
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff fb33 	bl	8000f2c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 80018c6:	bf00      	nop
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80018ce:	b480      	push	{r7}
 80018d0:	b083      	sub	sp, #12
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4618      	mov	r0, r3
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>:
       *  @brief  Obtain a pointer to an object
       *  @param  __r  A reference to an object of type `element_type`
       *  @return `addressof(__r)`
      */
      static _GLIBCXX20_CONSTEXPR pointer
      pointer_to(element_type& __r) noexcept
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f000 f88e 	bl	8001a0e <_ZSt9addressofIcEPT_RS0_>
 80018f2:	4603      	mov	r3, r0
 80018f4:	4618      	mov	r0, r3
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
    basic_string<_CharT, _Traits, _Alloc>::
 80018fc:	b590      	push	{r4, r7, lr}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
      if (__capacity > max_size())
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	681c      	ldr	r4, [r3, #0]
 800190c:	68f8      	ldr	r0, [r7, #12]
 800190e:	f000 f88a 	bl	8001a26 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8001912:	4603      	mov	r3, r0
 8001914:	429c      	cmp	r4, r3
 8001916:	bf8c      	ite	hi
 8001918:	2301      	movhi	r3, #1
 800191a:	2300      	movls	r3, #0
 800191c:	b2db      	uxtb	r3, r3
 800191e:	2b00      	cmp	r3, #0
 8001920:	d002      	beq.n	8001928 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
	std::__throw_length_error(__N("basic_string::_M_create"));
 8001922:	481a      	ldr	r0, [pc, #104]	@ (800198c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x90>)
 8001924:	f00a fd38 	bl	800c398 <_ZSt20__throw_length_errorPKc>
      if (__capacity > __old_capacity && __capacity < 2 * __old_capacity)
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	429a      	cmp	r2, r3
 8001930:	d21c      	bcs.n	800196c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	429a      	cmp	r2, r3
 800193c:	d216      	bcs.n	800196c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	  __capacity = 2 * __old_capacity;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	005a      	lsls	r2, r3, #1
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	601a      	str	r2, [r3, #0]
	  if (__capacity > max_size())
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	681c      	ldr	r4, [r3, #0]
 800194a:	68f8      	ldr	r0, [r7, #12]
 800194c:	f000 f86b 	bl	8001a26 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8001950:	4603      	mov	r3, r0
 8001952:	429c      	cmp	r4, r3
 8001954:	bf8c      	ite	hi
 8001956:	2301      	movhi	r3, #1
 8001958:	2300      	movls	r3, #0
 800195a:	b2db      	uxtb	r3, r3
 800195c:	2b00      	cmp	r3, #0
 800195e:	d005      	beq.n	800196c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	    __capacity = max_size();
 8001960:	68f8      	ldr	r0, [r7, #12]
 8001962:	f000 f860 	bl	8001a26 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8001966:	4602      	mov	r2, r0
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	601a      	str	r2, [r3, #0]
      return _Alloc_traits::allocate(_M_get_allocator(), __capacity + 1);
 800196c:	68f8      	ldr	r0, [r7, #12]
 800196e:	f7ff ff41 	bl	80017f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8001972:	4602      	mov	r2, r0
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	3301      	adds	r3, #1
 800197a:	4619      	mov	r1, r3
 800197c:	4610      	mov	r0, r2
 800197e:	f000 f864 	bl	8001a4a <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8001982:	4603      	mov	r3, r0
    }
 8001984:	4618      	mov	r0, r3
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	bd90      	pop	{r4, r7, pc}
 800198c:	080109f8 	.word	0x080109f8

08001990 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
      _S_assign(_CharT* __d, size_type __n, _CharT __c)
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	4613      	mov	r3, r2
 800199c:	71fb      	strb	r3, [r7, #7]
	if (__n == 1)
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d105      	bne.n	80019b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x20>
	  traits_type::assign(*__d, __c);
 80019a4:	1dfb      	adds	r3, r7, #7
 80019a6:	4619      	mov	r1, r3
 80019a8:	68f8      	ldr	r0, [r7, #12]
 80019aa:	f7ff fabf 	bl	8000f2c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 80019ae:	e005      	b.n	80019bc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x2c>
	  traits_type::assign(__d, __n, __c);
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	461a      	mov	r2, r3
 80019b4:	68b9      	ldr	r1, [r7, #8]
 80019b6:	68f8      	ldr	r0, [r7, #12]
 80019b8:	f7ff facf 	bl	8000f5a <_ZNSt11char_traitsIcE6assignEPcjc>
      }
 80019bc:	bf00      	nop
 80019be:	3710      	adds	r7, #16
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
      _M_destroy(size_type __size) throw()
 80019c4:	b590      	push	{r4, r7, lr}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f7ff ff10 	bl	80017f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 80019d4:	4604      	mov	r4, r0
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7ff fe7f 	bl	80016da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80019dc:	4601      	mov	r1, r0
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	3301      	adds	r3, #1
 80019e2:	461a      	mov	r2, r3
 80019e4:	4620      	mov	r0, r4
 80019e6:	f000 f85b 	bl	8001aa0 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd90      	pop	{r4, r7, pc}

080019f2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data() const
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b082      	sub	sp, #8
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	3308      	adds	r3, #8
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 f86d 	bl	8001ade <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>
 8001a04:	4603      	mov	r3, r0
      }
 8001a06:	4618      	mov	r0, r3
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <_ZSt9addressofIcEPT_RS0_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b082      	sub	sp, #8
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f000 f86d 	bl	8001af6 <_ZSt11__addressofIcEPT_RS0_>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
      { return (_Alloc_traits::max_size(_M_get_allocator()) - 1) / 2; }
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f000 f86c 	bl	8001b0c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8001a34:	4603      	mov	r3, r0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 f873 	bl	8001b22 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	085b      	lsrs	r3, r3, #1
 8001a42:	4618      	mov	r0, r3
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
       *  @param  __n  The number of objects to allocate space for.
       *
       *  Calls @c a.allocate(n)
      */
      _GLIBCXX_NODISCARD static _GLIBCXX20_CONSTEXPR pointer
      allocate(allocator_type& __a, size_type __n)
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b084      	sub	sp, #16
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
 8001a52:	6039      	str	r1, [r7, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	60bb      	str	r3, [r7, #8]
#if __cplusplus > 201703L
      [[nodiscard,__gnu__::__always_inline__]]
      constexpr _Tp*
      allocate(size_t __n)
      {
	if (std::__is_constant_evaluated())
 8001a5c:	f7ff fa4a 	bl	8000ef4 <__is_constant_evaluated>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d010      	beq.n	8001a88 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x3e>
	  {
	    if (__builtin_mul_overflow(__n, sizeof(_Tp), &__n))
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	60bb      	str	r3, [r7, #8]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x32>
	      std::__throw_bad_array_new_length();
 8001a78:	f00a fc8b 	bl	800c392 <_ZSt28__throw_bad_array_new_lengthv>
	    return static_cast<_Tp*>(::operator new(__n));
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f00a fc70 	bl	800c364 <_Znwj>
 8001a84:	4603      	mov	r3, r0
 8001a86:	e007      	b.n	8001a98 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x4e>
	  }

	return __allocator_base<_Tp>::allocate(__n, 0);
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	68f8      	ldr	r0, [r7, #12]
 8001a90:	f000 f85f 	bl	8001b52 <_ZNSt15__new_allocatorIcE8allocateEjPKv>
 8001a94:	4603      	mov	r3, r0
 8001a96:	bf00      	nop
      { return __a.allocate(__n); }
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3710      	adds	r7, #16
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b088      	sub	sp, #32
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	61fb      	str	r3, [r7, #28]
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	61bb      	str	r3, [r7, #24]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	617b      	str	r3, [r7, #20]

      [[__gnu__::__always_inline__]]
      constexpr void
      deallocate(_Tp* __p, size_t __n)
      {
	if (std::__is_constant_evaluated())
 8001ab8:	f7ff fa1c 	bl	8000ef4 <__is_constant_evaluated>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d003      	beq.n	8001aca <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x2a>
	  {
	    ::operator delete(__p);
 8001ac2:	69b8      	ldr	r0, [r7, #24]
 8001ac4:	f00a fc4a 	bl	800c35c <_ZdlPv>
	    return;
 8001ac8:	e005      	b.n	8001ad6 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x36>
	  }
	__allocator_base<_Tp>::deallocate(__p, __n);
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	69b9      	ldr	r1, [r7, #24]
 8001ace:	69f8      	ldr	r0, [r7, #28]
 8001ad0:	f000 f861 	bl	8001b96 <_ZNSt15__new_allocatorIcE10deallocateEPcj>
      { __a.deallocate(__p, __n); }
 8001ad4:	bf00      	nop
 8001ad6:	bf00      	nop
 8001ad8:	3720      	adds	r7, #32
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>:
      pointer_to(element_type& __r) noexcept
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 f827 	bl	8001b3a <_ZSt9addressofIKcEPT_RS1_>
 8001aec:	4603      	mov	r3, r0
 8001aee:	4618      	mov	r0, r3
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <_ZSt11__addressofIcEPT_RS0_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001af6:	b480      	push	{r7}
 8001af8:	b083      	sub	sp, #12
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator() const
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static _GLIBCXX20_CONSTEXPR size_type
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001b22:	b480      	push	{r7}
 8001b24:	b083      	sub	sp, #12
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus <= 201703L
	return __a.max_size();
#else
	return size_t(-1) / sizeof(value_type);
 8001b2a:	f04f 33ff 	mov.w	r3, #4294967295
#endif
      }
 8001b2e:	4618      	mov	r0, r3
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <_ZSt9addressofIKcEPT_RS1_>:
    addressof(_Tp& __r) noexcept
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f000 f834 	bl	8001bb0 <_ZSt11__addressofIKcEPT_RS1_>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <_ZNSt15__new_allocatorIcE8allocateEjPKv>:
#endif

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      _GLIBCXX_NODISCARD _Tp*
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b084      	sub	sp, #16
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	60f8      	str	r0, [r7, #12]
 8001b5a:	60b9      	str	r1, [r7, #8]
 8001b5c:	607a      	str	r2, [r7, #4]
	// _GLIBCXX_RESOLVE_LIB_DEFECTS
	// 3308. std::allocator<void>().allocate(n)
	static_assert(sizeof(_Tp) != 0, "cannot allocate incomplete types");
#endif

	if (__builtin_expect(__n > this->_M_max_size(), false))
 8001b5e:	68f8      	ldr	r0, [r7, #12]
 8001b60:	f000 f831 	bl	8001bc6 <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>
 8001b64:	4602      	mov	r2, r0
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	bf8c      	ite	hi
 8001b6c:	2301      	movhi	r3, #1
 8001b6e:	2300      	movls	r3, #0
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	bf14      	ite	ne
 8001b76:	2301      	movne	r3, #1
 8001b78:	2300      	moveq	r3, #0
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <_ZNSt15__new_allocatorIcE8allocateEjPKv+0x32>
	  {
	    // _GLIBCXX_RESOLVE_LIB_DEFECTS
	    // 3190. allocator::allocate sometimes returns too little storage
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
	      std::__throw_bad_array_new_length();
	    std::__throw_bad_alloc();
 8001b80:	f00a fc04 	bl	800c38c <_ZSt17__throw_bad_allocv>
	    std::align_val_t __al = std::align_val_t(alignof(_Tp));
	    return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp),
							   __al));
	  }
#endif
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8001b84:	68b8      	ldr	r0, [r7, #8]
 8001b86:	f00a fbed 	bl	800c364 <_Znwj>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	bf00      	nop
      }
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3710      	adds	r7, #16
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <_ZNSt15__new_allocatorIcE10deallocateEPcj>:

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b084      	sub	sp, #16
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	60f8      	str	r0, [r7, #12]
 8001b9e:	60b9      	str	r1, [r7, #8]
 8001ba0:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8001ba2:	6879      	ldr	r1, [r7, #4]
 8001ba4:	68b8      	ldr	r0, [r7, #8]
 8001ba6:	f00a fbdb 	bl	800c360 <_ZdlPvj>
      }
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <_ZSt11__addressofIKcEPT_RS1_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr

08001bc6 <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001bce:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001be2:	f000 fe39 	bl	8002858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001be6:	f000 f80d 	bl	8001c04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bea:	f000 f99b 	bl	8001f24 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001bee:	f000 f879 	bl	8001ce4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001bf2:	f000 f94b 	bl	8001e8c <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001bf6:	f000 f8b5 	bl	8001d64 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  app_main();
 8001bfa:	f7ff fae9 	bl	80011d0 <app_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001bfe:	bf00      	nop
 8001c00:	e7fd      	b.n	8001bfe <main+0x20>
	...

08001c04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b09c      	sub	sp, #112	@ 0x70
 8001c08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c0a:	f107 0320 	add.w	r3, r7, #32
 8001c0e:	2250      	movs	r2, #80	@ 0x50
 8001c10:	2100      	movs	r1, #0
 8001c12:	4618      	mov	r0, r3
 8001c14:	f00b fad9 	bl	800d1ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c18:	f107 0308 	add.w	r3, r7, #8
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	611a      	str	r2, [r3, #16]
 8001c28:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001c2a:	4b2c      	ldr	r3, [pc, #176]	@ (8001cdc <SystemClock_Config+0xd8>)
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	4a2b      	ldr	r2, [pc, #172]	@ (8001cdc <SystemClock_Config+0xd8>)
 8001c30:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001c34:	6113      	str	r3, [r2, #16]
 8001c36:	4b29      	ldr	r3, [pc, #164]	@ (8001cdc <SystemClock_Config+0xd8>)
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001c3e:	607b      	str	r3, [r7, #4]
 8001c40:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001c42:	bf00      	nop
 8001c44:	4b25      	ldr	r3, [pc, #148]	@ (8001cdc <SystemClock_Config+0xd8>)
 8001c46:	695b      	ldr	r3, [r3, #20]
 8001c48:	f003 0308 	and.w	r3, r3, #8
 8001c4c:	2b08      	cmp	r3, #8
 8001c4e:	d1f9      	bne.n	8001c44 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c50:	2301      	movs	r3, #1
 8001c52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001c54:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001c58:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c62:	2304      	movs	r3, #4
 8001c64:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 250;
 8001c66:	23fa      	movs	r3, #250	@ 0xfa
 8001c68:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c72:	2302      	movs	r3, #2
 8001c74:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 8001c76:	2304      	movs	r3, #4
 8001c78:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c82:	f107 0320 	add.w	r3, r7, #32
 8001c86:	4618      	mov	r0, r3
 8001c88:	f001 fb9a 	bl	80033c0 <HAL_RCC_OscConfig>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001c92:	f000 faab 	bl	80021ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c96:	231f      	movs	r3, #31
 8001c98:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cae:	f107 0308 	add.w	r3, r7, #8
 8001cb2:	2105      	movs	r1, #5
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f001 ffbb 	bl	8003c30 <HAL_RCC_ClockConfig>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001cc0:	f000 fa94 	bl	80021ec <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001cc4:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <SystemClock_Config+0xdc>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001ccc:	4a04      	ldr	r2, [pc, #16]	@ (8001ce0 <SystemClock_Config+0xdc>)
 8001cce:	f043 0320 	orr.w	r3, r3, #32
 8001cd2:	6013      	str	r3, [r2, #0]
}
 8001cd4:	bf00      	nop
 8001cd6:	3770      	adds	r7, #112	@ 0x70
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	44020800 	.word	0x44020800
 8001ce0:	40022000 	.word	0x40022000

08001ce4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001cea:	4a1c      	ldr	r2, [pc, #112]	@ (8001d5c <MX_I2C1_Init+0x78>)
 8001cec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60808CD3;
 8001cee:	4b1a      	ldr	r3, [pc, #104]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8001d60 <MX_I2C1_Init+0x7c>)
 8001cf2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001cf4:	4b18      	ldr	r3, [pc, #96]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cfa:	4b17      	ldr	r3, [pc, #92]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d00:	4b15      	ldr	r3, [pc, #84]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001d06:	4b14      	ldr	r3, [pc, #80]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d0c:	4b12      	ldr	r3, [pc, #72]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d12:	4b11      	ldr	r3, [pc, #68]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d18:	4b0f      	ldr	r3, [pc, #60]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d1e:	480e      	ldr	r0, [pc, #56]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001d20:	f001 fa1c 	bl	800315c <HAL_I2C_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001d2a:	f000 fa5f 	bl	80021ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d2e:	2100      	movs	r1, #0
 8001d30:	4809      	ldr	r0, [pc, #36]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001d32:	f001 faae 	bl	8003292 <HAL_I2CEx_ConfigAnalogFilter>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001d3c:	f000 fa56 	bl	80021ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001d40:	2100      	movs	r1, #0
 8001d42:	4805      	ldr	r0, [pc, #20]	@ (8001d58 <MX_I2C1_Init+0x74>)
 8001d44:	f001 faf0 	bl	8003328 <HAL_I2CEx_ConfigDigitalFilter>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001d4e:	f000 fa4d 	bl	80021ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000210 	.word	0x20000210
 8001d5c:	40005400 	.word	0x40005400
 8001d60:	60808cd3 	.word	0x60808cd3

08001d64 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b098      	sub	sp, #96	@ 0x60
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d6a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d76:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	611a      	str	r2, [r3, #16]
 8001d86:	615a      	str	r2, [r3, #20]
 8001d88:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d8a:	1d3b      	adds	r3, r7, #4
 8001d8c:	2234      	movs	r2, #52	@ 0x34
 8001d8e:	2100      	movs	r1, #0
 8001d90:	4618      	mov	r0, r3
 8001d92:	f00b fa1a 	bl	800d1ca <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d96:	4b3b      	ldr	r3, [pc, #236]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001d98:	4a3b      	ldr	r2, [pc, #236]	@ (8001e88 <MX_TIM1_Init+0x124>)
 8001d9a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8001d9c:	4b39      	ldr	r3, [pc, #228]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001d9e:	2248      	movs	r2, #72	@ 0x48
 8001da0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da2:	4b38      	ldr	r3, [pc, #224]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001da8:	4b36      	ldr	r3, [pc, #216]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001daa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001dae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001db0:	4b34      	ldr	r3, [pc, #208]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001db6:	4b33      	ldr	r3, [pc, #204]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dbc:	4b31      	ldr	r3, [pc, #196]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001dc2:	4830      	ldr	r0, [pc, #192]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001dc4:	f007 face 	bl	8009364 <HAL_TIM_PWM_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001dce:	f000 fa0d 	bl	80021ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dde:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001de2:	4619      	mov	r1, r3
 8001de4:	4827      	ldr	r0, [pc, #156]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001de6:	f008 f929 	bl	800a03c <HAL_TIMEx_MasterConfigSynchronization>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001df0:	f000 f9fc 	bl	80021ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001df4:	2360      	movs	r3, #96	@ 0x60
 8001df6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 100;
 8001df8:	2364      	movs	r3, #100	@ 0x64
 8001dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e00:	2300      	movs	r3, #0
 8001e02:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e04:	2300      	movs	r3, #0
 8001e06:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e10:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e14:	2200      	movs	r2, #0
 8001e16:	4619      	mov	r1, r3
 8001e18:	481a      	ldr	r0, [pc, #104]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001e1a:	f007 fafb 	bl	8009414 <HAL_TIM_PWM_ConfigChannel>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001e24:	f000 f9e2 	bl	80021ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e34:	2300      	movs	r3, #0
 8001e36:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e3c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e40:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001e46:	2300      	movs	r3, #0
 8001e48:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e52:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e54:	2300      	movs	r3, #0
 8001e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e60:	1d3b      	adds	r3, r7, #4
 8001e62:	4619      	mov	r1, r3
 8001e64:	4807      	ldr	r0, [pc, #28]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001e66:	f008 f9b9 	bl	800a1dc <HAL_TIMEx_ConfigBreakDeadTime>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001e70:	f000 f9bc 	bl	80021ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e74:	4803      	ldr	r0, [pc, #12]	@ (8001e84 <MX_TIM1_Init+0x120>)
 8001e76:	f000 fa77 	bl	8002368 <HAL_TIM_MspPostInit>

}
 8001e7a:	bf00      	nop
 8001e7c:	3760      	adds	r7, #96	@ 0x60
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000264 	.word	0x20000264
 8001e88:	40012c00 	.word	0x40012c00

08001e8c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e90:	4b22      	ldr	r3, [pc, #136]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001e92:	4a23      	ldr	r2, [pc, #140]	@ (8001f20 <MX_USART3_UART_Init+0x94>)
 8001e94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e96:	4b21      	ldr	r3, [pc, #132]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001e98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ea4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001eaa:	4b1c      	ldr	r3, [pc, #112]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001eb0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001eb2:	220c      	movs	r2, #12
 8001eb4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb6:	4b19      	ldr	r3, [pc, #100]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ebc:	4b17      	ldr	r3, [pc, #92]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ec2:	4b16      	ldr	r3, [pc, #88]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ec8:	4b14      	ldr	r3, [pc, #80]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ece:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ed4:	4811      	ldr	r0, [pc, #68]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001ed6:	f008 fa1b 	bl	800a310 <HAL_UART_Init>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001ee0:	f000 f984 	bl	80021ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	480d      	ldr	r0, [pc, #52]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001ee8:	f00a f96d 	bl	800c1c6 <HAL_UARTEx_SetTxFifoThreshold>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001ef2:	f000 f97b 	bl	80021ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4808      	ldr	r0, [pc, #32]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001efa:	f00a f9a2 	bl	800c242 <HAL_UARTEx_SetRxFifoThreshold>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001f04:	f000 f972 	bl	80021ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001f08:	4804      	ldr	r0, [pc, #16]	@ (8001f1c <MX_USART3_UART_Init+0x90>)
 8001f0a:	f00a f923 	bl	800c154 <HAL_UARTEx_DisableFifoMode>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001f14:	f000 f96a 	bl	80021ec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	200002b0 	.word	0x200002b0
 8001f20:	40004800 	.word	0x40004800

08001f24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08e      	sub	sp, #56	@ 0x38
 8001f28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]
 8001f34:	609a      	str	r2, [r3, #8]
 8001f36:	60da      	str	r2, [r3, #12]
 8001f38:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f3a:	4ba5      	ldr	r3, [pc, #660]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f40:	4aa3      	ldr	r2, [pc, #652]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f42:	f043 0310 	orr.w	r3, r3, #16
 8001f46:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f4a:	4ba1      	ldr	r3, [pc, #644]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f50:	f003 0310 	and.w	r3, r3, #16
 8001f54:	623b      	str	r3, [r7, #32]
 8001f56:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f58:	4b9d      	ldr	r3, [pc, #628]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f5e:	4a9c      	ldr	r2, [pc, #624]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f60:	f043 0304 	orr.w	r3, r3, #4
 8001f64:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f68:	4b99      	ldr	r3, [pc, #612]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f6e:	f003 0304 	and.w	r3, r3, #4
 8001f72:	61fb      	str	r3, [r7, #28]
 8001f74:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f76:	4b96      	ldr	r3, [pc, #600]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f7c:	4a94      	ldr	r2, [pc, #592]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f7e:	f043 0320 	orr.w	r3, r3, #32
 8001f82:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f86:	4b92      	ldr	r3, [pc, #584]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f8c:	f003 0320 	and.w	r3, r3, #32
 8001f90:	61bb      	str	r3, [r7, #24]
 8001f92:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f94:	4b8e      	ldr	r3, [pc, #568]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f9a:	4a8d      	ldr	r2, [pc, #564]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001f9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fa0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fa4:	4b8a      	ldr	r3, [pc, #552]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001fa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb2:	4b87      	ldr	r3, [pc, #540]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fb8:	4a85      	ldr	r2, [pc, #532]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001fba:	f043 0301 	orr.w	r3, r3, #1
 8001fbe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fc2:	4b83      	ldr	r3, [pc, #524]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001fc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fc8:	f003 0301 	and.w	r3, r3, #1
 8001fcc:	613b      	str	r3, [r7, #16]
 8001fce:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fd0:	4b7f      	ldr	r3, [pc, #508]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001fd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fd6:	4a7e      	ldr	r2, [pc, #504]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001fd8:	f043 0302 	orr.w	r3, r3, #2
 8001fdc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fe0:	4b7b      	ldr	r3, [pc, #492]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001fe2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fee:	4b78      	ldr	r3, [pc, #480]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001ff0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ff4:	4a76      	ldr	r2, [pc, #472]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8001ff6:	f043 0308 	orr.w	r3, r3, #8
 8001ffa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ffe:	4b74      	ldr	r3, [pc, #464]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8002000:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800200c:	4b70      	ldr	r3, [pc, #448]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 800200e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002012:	4a6f      	ldr	r2, [pc, #444]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 8002014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002018:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800201c:	4b6c      	ldr	r3, [pc, #432]	@ (80021d0 <MX_GPIO_Init+0x2ac>)
 800201e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002026:	607b      	str	r3, [r7, #4]
 8002028:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 800202a:	2200      	movs	r2, #0
 800202c:	2110      	movs	r1, #16
 800202e:	4869      	ldr	r0, [pc, #420]	@ (80021d4 <MX_GPIO_Init+0x2b0>)
 8002030:	f001 f87c 	bl	800312c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002034:	2200      	movs	r2, #0
 8002036:	2101      	movs	r1, #1
 8002038:	4867      	ldr	r0, [pc, #412]	@ (80021d8 <MX_GPIO_Init+0x2b4>)
 800203a:	f001 f877 	bl	800312c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, GPIO_PIN_RESET);
 800203e:	2200      	movs	r2, #0
 8002040:	2110      	movs	r1, #16
 8002042:	4866      	ldr	r0, [pc, #408]	@ (80021dc <MX_GPIO_Init+0x2b8>)
 8002044:	f001 f872 	bl	800312c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002048:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800204c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800204e:	4b64      	ldr	r3, [pc, #400]	@ (80021e0 <MX_GPIO_Init+0x2bc>)
 8002050:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800205a:	4619      	mov	r1, r3
 800205c:	4861      	ldr	r0, [pc, #388]	@ (80021e4 <MX_GPIO_Init+0x2c0>)
 800205e:	f000 ff13 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002062:	2310      	movs	r3, #16
 8002064:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002066:	2301      	movs	r3, #1
 8002068:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206a:	2300      	movs	r3, #0
 800206c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206e:	2300      	movs	r3, #0
 8002070:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002072:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002076:	4619      	mov	r1, r3
 8002078:	4856      	ldr	r0, [pc, #344]	@ (80021d4 <MX_GPIO_Init+0x2b0>)
 800207a:	f000 ff05 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800207e:	2332      	movs	r3, #50	@ 0x32
 8002080:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002082:	2302      	movs	r3, #2
 8002084:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800208a:	2302      	movs	r3, #2
 800208c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800208e:	230b      	movs	r3, #11
 8002090:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002092:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002096:	4619      	mov	r1, r3
 8002098:	4852      	ldr	r0, [pc, #328]	@ (80021e4 <MX_GPIO_Init+0x2c0>)
 800209a:	f000 fef5 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800209e:	2386      	movs	r3, #134	@ 0x86
 80020a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020aa:	2302      	movs	r3, #2
 80020ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020ae:	230b      	movs	r3, #11
 80020b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020b6:	4619      	mov	r1, r3
 80020b8:	484b      	ldr	r0, [pc, #300]	@ (80021e8 <MX_GPIO_Init+0x2c4>)
 80020ba:	f000 fee5 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 80020be:	2310      	movs	r3, #16
 80020c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020c2:	2303      	movs	r3, #3
 80020c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 80020ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020ce:	4619      	mov	r1, r3
 80020d0:	4845      	ldr	r0, [pc, #276]	@ (80021e8 <MX_GPIO_Init+0x2c4>)
 80020d2:	f000 fed9 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020d6:	2301      	movs	r3, #1
 80020d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020da:	2301      	movs	r3, #1
 80020dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020de:	2300      	movs	r3, #0
 80020e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e2:	2300      	movs	r3, #0
 80020e4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020ea:	4619      	mov	r1, r3
 80020ec:	483a      	ldr	r0, [pc, #232]	@ (80021d8 <MX_GPIO_Init+0x2b4>)
 80020ee:	f000 fecb 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC1_Pin UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = UCPD_CC1_Pin|UCPD_CC2_Pin;
 80020f2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80020f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020f8:	2303      	movs	r3, #3
 80020fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002104:	4619      	mov	r1, r3
 8002106:	4834      	ldr	r0, [pc, #208]	@ (80021d8 <MX_GPIO_Init+0x2b4>)
 8002108:	f000 febe 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800210c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002110:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002112:	2302      	movs	r3, #2
 8002114:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002116:	2300      	movs	r3, #0
 8002118:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800211a:	2302      	movs	r3, #2
 800211c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800211e:	230b      	movs	r3, #11
 8002120:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002122:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002126:	4619      	mov	r1, r3
 8002128:	482b      	ldr	r0, [pc, #172]	@ (80021d8 <MX_GPIO_Init+0x2b4>)
 800212a:	f000 fead 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800212e:	2310      	movs	r3, #16
 8002130:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002132:	2301      	movs	r3, #1
 8002134:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002136:	2300      	movs	r3, #0
 8002138:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213a:	2300      	movs	r3, #0
 800213c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800213e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002142:	4619      	mov	r1, r3
 8002144:	4825      	ldr	r0, [pc, #148]	@ (80021dc <MX_GPIO_Init+0x2b8>)
 8002146:	f000 fe9f 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 800214a:	2380      	movs	r3, #128	@ 0x80
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800214e:	4b24      	ldr	r3, [pc, #144]	@ (80021e0 <MX_GPIO_Init+0x2bc>)
 8002150:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002152:	2300      	movs	r3, #0
 8002154:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8002156:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800215a:	4619      	mov	r1, r3
 800215c:	481f      	ldr	r0, [pc, #124]	@ (80021dc <MX_GPIO_Init+0x2b8>)
 800215e:	f000 fe93 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8002162:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002166:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002168:	2302      	movs	r3, #2
 800216a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002170:	2300      	movs	r3, #0
 8002172:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002174:	230a      	movs	r3, #10
 8002176:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002178:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800217c:	4619      	mov	r1, r3
 800217e:	481a      	ldr	r0, [pc, #104]	@ (80021e8 <MX_GPIO_Init+0x2c4>)
 8002180:	f000 fe82 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXT_EN_Pin RMI_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TXT_EN_Pin|RMI_TXD0_Pin;
 8002184:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002188:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218a:	2302      	movs	r3, #2
 800218c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002192:	2302      	movs	r3, #2
 8002194:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002196:	230b      	movs	r3, #11
 8002198:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800219a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800219e:	4619      	mov	r1, r3
 80021a0:	480e      	ldr	r0, [pc, #56]	@ (80021dc <MX_GPIO_Init+0x2b8>)
 80021a2:	f000 fe71 	bl	8002e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_TX_Pin ARD_D0_RX_Pin */
  GPIO_InitStruct.Pin = ARD_D1_TX_Pin|ARD_D0_RX_Pin;
 80021a6:	23c0      	movs	r3, #192	@ 0xc0
 80021a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021aa:	2302      	movs	r3, #2
 80021ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ae:	2300      	movs	r3, #0
 80021b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b2:	2300      	movs	r3, #0
 80021b4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80021b6:	2308      	movs	r3, #8
 80021b8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021be:	4619      	mov	r1, r3
 80021c0:	4805      	ldr	r0, [pc, #20]	@ (80021d8 <MX_GPIO_Init+0x2b4>)
 80021c2:	f000 fe61 	bl	8002e88 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021c6:	bf00      	nop
 80021c8:	3738      	adds	r7, #56	@ 0x38
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	44020c00 	.word	0x44020c00
 80021d4:	42021400 	.word	0x42021400
 80021d8:	42020400 	.word	0x42020400
 80021dc:	42021800 	.word	0x42021800
 80021e0:	10110000 	.word	0x10110000
 80021e4:	42020800 	.word	0x42020800
 80021e8:	42020000 	.word	0x42020000

080021ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021f0:	b672      	cpsid	i
}
 80021f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021f4:	bf00      	nop
 80021f6:	e7fd      	b.n	80021f4 <Error_Handler+0x8>

080021f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
	...

08002208 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b0cc      	sub	sp, #304	@ 0x130
 800220c:	af00      	add	r7, sp, #0
 800220e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002212:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002216:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
 8002226:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002228:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800222c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002230:	4618      	mov	r0, r3
 8002232:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8002236:	461a      	mov	r2, r3
 8002238:	2100      	movs	r1, #0
 800223a:	f00a ffc6 	bl	800d1ca <memset>
  if(hi2c->Instance==I2C1)
 800223e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002242:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a33      	ldr	r2, [pc, #204]	@ (8002318 <HAL_I2C_MspInit+0x110>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d15e      	bne.n	800230e <HAL_I2C_MspInit+0x106>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002250:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002254:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8002258:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800225c:	f04f 0300 	mov.w	r3, #0
 8002260:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002264:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002268:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800226c:	2200      	movs	r2, #0
 800226e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002272:	f107 0310 	add.w	r3, r7, #16
 8002276:	4618      	mov	r0, r3
 8002278:	f002 f81c 	bl	80042b4 <HAL_RCCEx_PeriphCLKConfig>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 8002282:	f7ff ffb3 	bl	80021ec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002286:	4b25      	ldr	r3, [pc, #148]	@ (800231c <HAL_I2C_MspInit+0x114>)
 8002288:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800228c:	4a23      	ldr	r2, [pc, #140]	@ (800231c <HAL_I2C_MspInit+0x114>)
 800228e:	f043 0302 	orr.w	r3, r3, #2
 8002292:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002296:	4b21      	ldr	r3, [pc, #132]	@ (800231c <HAL_I2C_MspInit+0x114>)
 8002298:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800229c:	f003 0202 	and.w	r2, r3, #2
 80022a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80022a4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022a8:	601a      	str	r2, [r3, #0]
 80022aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80022ae:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022b2:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022b4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80022b8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022bc:	2312      	movs	r3, #18
 80022be:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c8:	2300      	movs	r3, #0
 80022ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022ce:	2304      	movs	r3, #4
 80022d0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d4:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80022d8:	4619      	mov	r1, r3
 80022da:	4811      	ldr	r0, [pc, #68]	@ (8002320 <HAL_I2C_MspInit+0x118>)
 80022dc:	f000 fdd4 	bl	8002e88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022e0:	4b0e      	ldr	r3, [pc, #56]	@ (800231c <HAL_I2C_MspInit+0x114>)
 80022e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80022e6:	4a0d      	ldr	r2, [pc, #52]	@ (800231c <HAL_I2C_MspInit+0x114>)
 80022e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022ec:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80022f0:	4b0a      	ldr	r3, [pc, #40]	@ (800231c <HAL_I2C_MspInit+0x114>)
 80022f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80022f6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80022fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80022fe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002308:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800230c:	681b      	ldr	r3, [r3, #0]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800230e:	bf00      	nop
 8002310:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40005400 	.word	0x40005400
 800231c:	44020c00 	.word	0x44020c00
 8002320:	42020400 	.word	0x42020400

08002324 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a0b      	ldr	r2, [pc, #44]	@ (8002360 <HAL_TIM_PWM_MspInit+0x3c>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d10e      	bne.n	8002354 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002336:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <HAL_TIM_PWM_MspInit+0x40>)
 8002338:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800233c:	4a09      	ldr	r2, [pc, #36]	@ (8002364 <HAL_TIM_PWM_MspInit+0x40>)
 800233e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002342:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <HAL_TIM_PWM_MspInit+0x40>)
 8002348:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800234c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002354:	bf00      	nop
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	40012c00 	.word	0x40012c00
 8002364:	44020c00 	.word	0x44020c00

08002368 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b088      	sub	sp, #32
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002370:	f107 030c 	add.w	r3, r7, #12
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
 800237e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a13      	ldr	r2, [pc, #76]	@ (80023d4 <HAL_TIM_MspPostInit+0x6c>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d11f      	bne.n	80023ca <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800238a:	4b13      	ldr	r3, [pc, #76]	@ (80023d8 <HAL_TIM_MspPostInit+0x70>)
 800238c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002390:	4a11      	ldr	r2, [pc, #68]	@ (80023d8 <HAL_TIM_MspPostInit+0x70>)
 8002392:	f043 0310 	orr.w	r3, r3, #16
 8002396:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800239a:	4b0f      	ldr	r3, [pc, #60]	@ (80023d8 <HAL_TIM_MspPostInit+0x70>)
 800239c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023a0:	f003 0310 	and.w	r3, r3, #16
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ae:	2302      	movs	r3, #2
 80023b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b2:	2300      	movs	r3, #0
 80023b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b6:	2300      	movs	r3, #0
 80023b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023ba:	2301      	movs	r3, #1
 80023bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023be:	f107 030c 	add.w	r3, r7, #12
 80023c2:	4619      	mov	r1, r3
 80023c4:	4805      	ldr	r0, [pc, #20]	@ (80023dc <HAL_TIM_MspPostInit+0x74>)
 80023c6:	f000 fd5f 	bl	8002e88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80023ca:	bf00      	nop
 80023cc:	3720      	adds	r7, #32
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40012c00 	.word	0x40012c00
 80023d8:	44020c00 	.word	0x44020c00
 80023dc:	42021000 	.word	0x42021000

080023e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b0cc      	sub	sp, #304	@ 0x130
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80023ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80023ee:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
 80023fa:	609a      	str	r2, [r3, #8]
 80023fc:	60da      	str	r2, [r3, #12]
 80023fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002400:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002404:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002408:	4618      	mov	r0, r3
 800240a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800240e:	461a      	mov	r2, r3
 8002410:	2100      	movs	r1, #0
 8002412:	f00a feda 	bl	800d1ca <memset>
  if(huart->Instance==USART3)
 8002416:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800241a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a37      	ldr	r2, [pc, #220]	@ (8002500 <HAL_UART_MspInit+0x120>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d165      	bne.n	80024f4 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002428:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800242c:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8002430:	f04f 0204 	mov.w	r2, #4
 8002434:	f04f 0300 	mov.w	r3, #0
 8002438:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800243c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002440:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002444:	2200      	movs	r2, #0
 8002446:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002448:	f107 0310 	add.w	r3, r7, #16
 800244c:	4618      	mov	r0, r3
 800244e:	f001 ff31 	bl	80042b4 <HAL_RCCEx_PeriphCLKConfig>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8002458:	f7ff fec8 	bl	80021ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800245c:	4b29      	ldr	r3, [pc, #164]	@ (8002504 <HAL_UART_MspInit+0x124>)
 800245e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002462:	4a28      	ldr	r2, [pc, #160]	@ (8002504 <HAL_UART_MspInit+0x124>)
 8002464:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002468:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800246c:	4b25      	ldr	r3, [pc, #148]	@ (8002504 <HAL_UART_MspInit+0x124>)
 800246e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002472:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8002476:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800247a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002484:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002488:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800248a:	4b1e      	ldr	r3, [pc, #120]	@ (8002504 <HAL_UART_MspInit+0x124>)
 800248c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002490:	4a1c      	ldr	r2, [pc, #112]	@ (8002504 <HAL_UART_MspInit+0x124>)
 8002492:	f043 0308 	orr.w	r3, r3, #8
 8002496:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800249a:	4b1a      	ldr	r3, [pc, #104]	@ (8002504 <HAL_UART_MspInit+0x124>)
 800249c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80024a0:	f003 0208 	and.w	r2, r3, #8
 80024a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80024a8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80024b2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80024b6:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024b8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024bc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c0:	2302      	movs	r3, #2
 80024c2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c6:	2300      	movs	r3, #0
 80024c8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024cc:	2300      	movs	r3, #0
 80024ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024d2:	2307      	movs	r3, #7
 80024d4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024d8:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80024dc:	4619      	mov	r1, r3
 80024de:	480a      	ldr	r0, [pc, #40]	@ (8002508 <HAL_UART_MspInit+0x128>)
 80024e0:	f000 fcd2 	bl	8002e88 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80024e4:	2200      	movs	r2, #0
 80024e6:	2100      	movs	r1, #0
 80024e8:	203c      	movs	r0, #60	@ 0x3c
 80024ea:	f000 fb4f 	bl	8002b8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80024ee:	203c      	movs	r0, #60	@ 0x3c
 80024f0:	f000 fb66 	bl	8002bc0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 80024f4:	bf00      	nop
 80024f6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	40004800 	.word	0x40004800
 8002504:	44020c00 	.word	0x44020c00
 8002508:	42020c00 	.word	0x42020c00

0800250c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002510:	bf00      	nop
 8002512:	e7fd      	b.n	8002510 <NMI_Handler+0x4>

08002514 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002518:	bf00      	nop
 800251a:	e7fd      	b.n	8002518 <HardFault_Handler+0x4>

0800251c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002520:	bf00      	nop
 8002522:	e7fd      	b.n	8002520 <MemManage_Handler+0x4>

08002524 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002528:	bf00      	nop
 800252a:	e7fd      	b.n	8002528 <BusFault_Handler+0x4>

0800252c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002530:	bf00      	nop
 8002532:	e7fd      	b.n	8002530 <UsageFault_Handler+0x4>

08002534 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002542:	b480      	push	{r7}
 8002544:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002562:	f000 fa17 	bl	8002994 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
	...

0800256c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002570:	4802      	ldr	r0, [pc, #8]	@ (800257c <USART3_IRQHandler+0x10>)
 8002572:	f008 f81d 	bl	800a5b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	200002b0 	.word	0x200002b0

08002580 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return 1;
 8002584:	2301      	movs	r3, #1
}
 8002586:	4618      	mov	r0, r3
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <_kill>:

int _kill(int pid, int sig)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800259a:	f00a febd 	bl	800d318 <__errno>
 800259e:	4603      	mov	r3, r0
 80025a0:	2216      	movs	r2, #22
 80025a2:	601a      	str	r2, [r3, #0]
  return -1;
 80025a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <_exit>:

void _exit (int status)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025b8:	f04f 31ff 	mov.w	r1, #4294967295
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff ffe7 	bl	8002590 <_kill>
  while (1) {}    /* Make sure we hang here */
 80025c2:	bf00      	nop
 80025c4:	e7fd      	b.n	80025c2 <_exit+0x12>

080025c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b086      	sub	sp, #24
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	60f8      	str	r0, [r7, #12]
 80025ce:	60b9      	str	r1, [r7, #8]
 80025d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	e00a      	b.n	80025ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025d8:	f3af 8000 	nop.w
 80025dc:	4601      	mov	r1, r0
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	1c5a      	adds	r2, r3, #1
 80025e2:	60ba      	str	r2, [r7, #8]
 80025e4:	b2ca      	uxtb	r2, r1
 80025e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	3301      	adds	r3, #1
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	dbf0      	blt.n	80025d8 <_read+0x12>
  }

  return len;
 80025f6:	687b      	ldr	r3, [r7, #4]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3718      	adds	r7, #24
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800260c:	2300      	movs	r3, #0
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	e009      	b.n	8002626 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	1c5a      	adds	r2, r3, #1
 8002616:	60ba      	str	r2, [r7, #8]
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	4618      	mov	r0, r3
 800261c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	3301      	adds	r3, #1
 8002624:	617b      	str	r3, [r7, #20]
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	429a      	cmp	r2, r3
 800262c:	dbf1      	blt.n	8002612 <_write+0x12>
  }
  return len;
 800262e:	687b      	ldr	r3, [r7, #4]
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <_close>:

int _close(int file)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002640:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002644:	4618      	mov	r0, r3
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002660:	605a      	str	r2, [r3, #4]
  return 0;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <_isatty>:

int _isatty(int file)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002678:	2301      	movs	r3, #1
}
 800267a:	4618      	mov	r0, r3
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002686:	b480      	push	{r7}
 8002688:	b085      	sub	sp, #20
 800268a:	af00      	add	r7, sp, #0
 800268c:	60f8      	str	r0, [r7, #12]
 800268e:	60b9      	str	r1, [r7, #8]
 8002690:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026a8:	4a14      	ldr	r2, [pc, #80]	@ (80026fc <_sbrk+0x5c>)
 80026aa:	4b15      	ldr	r3, [pc, #84]	@ (8002700 <_sbrk+0x60>)
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026b4:	4b13      	ldr	r3, [pc, #76]	@ (8002704 <_sbrk+0x64>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d102      	bne.n	80026c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026bc:	4b11      	ldr	r3, [pc, #68]	@ (8002704 <_sbrk+0x64>)
 80026be:	4a12      	ldr	r2, [pc, #72]	@ (8002708 <_sbrk+0x68>)
 80026c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026c2:	4b10      	ldr	r3, [pc, #64]	@ (8002704 <_sbrk+0x64>)
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4413      	add	r3, r2
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d207      	bcs.n	80026e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026d0:	f00a fe22 	bl	800d318 <__errno>
 80026d4:	4603      	mov	r3, r0
 80026d6:	220c      	movs	r2, #12
 80026d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026da:	f04f 33ff 	mov.w	r3, #4294967295
 80026de:	e009      	b.n	80026f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026e0:	4b08      	ldr	r3, [pc, #32]	@ (8002704 <_sbrk+0x64>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026e6:	4b07      	ldr	r3, [pc, #28]	@ (8002704 <_sbrk+0x64>)
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4413      	add	r3, r2
 80026ee:	4a05      	ldr	r2, [pc, #20]	@ (8002704 <_sbrk+0x64>)
 80026f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026f2:	68fb      	ldr	r3, [r7, #12]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	200a0000 	.word	0x200a0000
 8002700:	00000400 	.word	0x00000400
 8002704:	20000344 	.word	0x20000344
 8002708:	200004a0 	.word	0x200004a0

0800270c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002712:	4b35      	ldr	r3, [pc, #212]	@ (80027e8 <SystemInit+0xdc>)
 8002714:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002718:	4a33      	ldr	r2, [pc, #204]	@ (80027e8 <SystemInit+0xdc>)
 800271a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800271e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8002722:	4b32      	ldr	r3, [pc, #200]	@ (80027ec <SystemInit+0xe0>)
 8002724:	2201      	movs	r2, #1
 8002726:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002728:	4b30      	ldr	r3, [pc, #192]	@ (80027ec <SystemInit+0xe0>)
 800272a:	2200      	movs	r2, #0
 800272c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800272e:	4b2f      	ldr	r3, [pc, #188]	@ (80027ec <SystemInit+0xe0>)
 8002730:	2200      	movs	r2, #0
 8002732:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8002734:	4b2d      	ldr	r3, [pc, #180]	@ (80027ec <SystemInit+0xe0>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	492c      	ldr	r1, [pc, #176]	@ (80027ec <SystemInit+0xe0>)
 800273a:	4b2d      	ldr	r3, [pc, #180]	@ (80027f0 <SystemInit+0xe4>)
 800273c:	4013      	ands	r3, r2
 800273e:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8002740:	4b2a      	ldr	r3, [pc, #168]	@ (80027ec <SystemInit+0xe0>)
 8002742:	2200      	movs	r2, #0
 8002744:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8002746:	4b29      	ldr	r3, [pc, #164]	@ (80027ec <SystemInit+0xe0>)
 8002748:	2200      	movs	r2, #0
 800274a:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 800274c:	4b27      	ldr	r3, [pc, #156]	@ (80027ec <SystemInit+0xe0>)
 800274e:	2200      	movs	r2, #0
 8002750:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8002752:	4b26      	ldr	r3, [pc, #152]	@ (80027ec <SystemInit+0xe0>)
 8002754:	4a27      	ldr	r2, [pc, #156]	@ (80027f4 <SystemInit+0xe8>)
 8002756:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8002758:	4b24      	ldr	r3, [pc, #144]	@ (80027ec <SystemInit+0xe0>)
 800275a:	2200      	movs	r2, #0
 800275c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800275e:	4b23      	ldr	r3, [pc, #140]	@ (80027ec <SystemInit+0xe0>)
 8002760:	4a24      	ldr	r2, [pc, #144]	@ (80027f4 <SystemInit+0xe8>)
 8002762:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8002764:	4b21      	ldr	r3, [pc, #132]	@ (80027ec <SystemInit+0xe0>)
 8002766:	2200      	movs	r2, #0
 8002768:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800276a:	4b20      	ldr	r3, [pc, #128]	@ (80027ec <SystemInit+0xe0>)
 800276c:	4a21      	ldr	r2, [pc, #132]	@ (80027f4 <SystemInit+0xe8>)
 800276e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8002770:	4b1e      	ldr	r3, [pc, #120]	@ (80027ec <SystemInit+0xe0>)
 8002772:	2200      	movs	r2, #0
 8002774:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002776:	4b1d      	ldr	r3, [pc, #116]	@ (80027ec <SystemInit+0xe0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a1c      	ldr	r2, [pc, #112]	@ (80027ec <SystemInit+0xe0>)
 800277c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002780:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002782:	4b1a      	ldr	r3, [pc, #104]	@ (80027ec <SystemInit+0xe0>)
 8002784:	2200      	movs	r2, #0
 8002786:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002788:	4b17      	ldr	r3, [pc, #92]	@ (80027e8 <SystemInit+0xdc>)
 800278a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800278e:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8002790:	4b19      	ldr	r3, [pc, #100]	@ (80027f8 <SystemInit+0xec>)
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8002798:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80027a0:	d003      	beq.n	80027aa <SystemInit+0x9e>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80027a8:	d117      	bne.n	80027da <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80027aa:	4b13      	ldr	r3, [pc, #76]	@ (80027f8 <SystemInit+0xec>)
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d005      	beq.n	80027c2 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80027b6:	4b10      	ldr	r3, [pc, #64]	@ (80027f8 <SystemInit+0xec>)
 80027b8:	4a10      	ldr	r2, [pc, #64]	@ (80027fc <SystemInit+0xf0>)
 80027ba:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80027bc:	4b0e      	ldr	r3, [pc, #56]	@ (80027f8 <SystemInit+0xec>)
 80027be:	4a10      	ldr	r2, [pc, #64]	@ (8002800 <SystemInit+0xf4>)
 80027c0:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80027c2:	4b0d      	ldr	r3, [pc, #52]	@ (80027f8 <SystemInit+0xec>)
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	4a0c      	ldr	r2, [pc, #48]	@ (80027f8 <SystemInit+0xec>)
 80027c8:	f043 0302 	orr.w	r3, r3, #2
 80027cc:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80027ce:	4b0a      	ldr	r3, [pc, #40]	@ (80027f8 <SystemInit+0xec>)
 80027d0:	69db      	ldr	r3, [r3, #28]
 80027d2:	4a09      	ldr	r2, [pc, #36]	@ (80027f8 <SystemInit+0xec>)
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	61d3      	str	r3, [r2, #28]
  }
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	e000ed00 	.word	0xe000ed00
 80027ec:	44020c00 	.word	0x44020c00
 80027f0:	eae2eae3 	.word	0xeae2eae3
 80027f4:	01010280 	.word	0x01010280
 80027f8:	40022000 	.word	0x40022000
 80027fc:	08192a3b 	.word	0x08192a3b
 8002800:	4c5d6e7f 	.word	0x4c5d6e7f

08002804 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002804:	480d      	ldr	r0, [pc, #52]	@ (800283c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002806:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002808:	f7ff ff80 	bl	800270c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800280c:	480c      	ldr	r0, [pc, #48]	@ (8002840 <LoopForever+0x6>)
  ldr r1, =_edata
 800280e:	490d      	ldr	r1, [pc, #52]	@ (8002844 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002810:	4a0d      	ldr	r2, [pc, #52]	@ (8002848 <LoopForever+0xe>)
  movs r3, #0
 8002812:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002814:	e002      	b.n	800281c <LoopCopyDataInit>

08002816 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002816:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002818:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800281a:	3304      	adds	r3, #4

0800281c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800281c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800281e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002820:	d3f9      	bcc.n	8002816 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002822:	4a0a      	ldr	r2, [pc, #40]	@ (800284c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002824:	4c0a      	ldr	r4, [pc, #40]	@ (8002850 <LoopForever+0x16>)
  movs r3, #0
 8002826:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002828:	e001      	b.n	800282e <LoopFillZerobss>

0800282a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800282a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800282c:	3204      	adds	r2, #4

0800282e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800282e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002830:	d3fb      	bcc.n	800282a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002832:	f00a fd77 	bl	800d324 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002836:	f7ff f9d2 	bl	8001bde <main>

0800283a <LoopForever>:

LoopForever:
    b LoopForever
 800283a:	e7fe      	b.n	800283a <LoopForever>
  ldr   r0, =_estack
 800283c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002844:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002848:	08010ec4 	.word	0x08010ec4
  ldr r2, =_sbss
 800284c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002850:	2000049c 	.word	0x2000049c

08002854 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002854:	e7fe      	b.n	8002854 <ADC1_IRQHandler>
	...

08002858 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800285c:	2003      	movs	r0, #3
 800285e:	f000 f98a 	bl	8002b76 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002862:	f001 fb9d 	bl	8003fa0 <HAL_RCC_GetSysClockFreq>
 8002866:	4602      	mov	r2, r0
 8002868:	4b0c      	ldr	r3, [pc, #48]	@ (800289c <HAL_Init+0x44>)
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	f003 030f 	and.w	r3, r3, #15
 8002870:	490b      	ldr	r1, [pc, #44]	@ (80028a0 <HAL_Init+0x48>)
 8002872:	5ccb      	ldrb	r3, [r1, r3]
 8002874:	fa22 f303 	lsr.w	r3, r2, r3
 8002878:	4a0a      	ldr	r2, [pc, #40]	@ (80028a4 <HAL_Init+0x4c>)
 800287a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800287c:	2004      	movs	r0, #4
 800287e:	f000 f9cf 	bl	8002c20 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002882:	200f      	movs	r0, #15
 8002884:	f000 f810 	bl	80028a8 <HAL_InitTick>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e002      	b.n	8002898 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002892:	f7ff fcb1 	bl	80021f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	bd80      	pop	{r7, pc}
 800289c:	44020c00 	.word	0x44020c00
 80028a0:	08010ae8 	.word	0x08010ae8
 80028a4:	20000000 	.word	0x20000000

080028a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80028b0:	2300      	movs	r3, #0
 80028b2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80028b4:	4b33      	ldr	r3, [pc, #204]	@ (8002984 <HAL_InitTick+0xdc>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e05c      	b.n	800297a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80028c0:	4b31      	ldr	r3, [pc, #196]	@ (8002988 <HAL_InitTick+0xe0>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	2b04      	cmp	r3, #4
 80028ca:	d10c      	bne.n	80028e6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80028cc:	4b2f      	ldr	r3, [pc, #188]	@ (800298c <HAL_InitTick+0xe4>)
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	4b2c      	ldr	r3, [pc, #176]	@ (8002984 <HAL_InitTick+0xdc>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	4619      	mov	r1, r3
 80028d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028da:	fbb3 f3f1 	udiv	r3, r3, r1
 80028de:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	e037      	b.n	8002956 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80028e6:	f000 f9f3 	bl	8002cd0 <HAL_SYSTICK_GetCLKSourceConfig>
 80028ea:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d023      	beq.n	800293a <HAL_InitTick+0x92>
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d82d      	bhi.n	8002954 <HAL_InitTick+0xac>
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_InitTick+0x5e>
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d00d      	beq.n	8002920 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002904:	e026      	b.n	8002954 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002906:	4b21      	ldr	r3, [pc, #132]	@ (800298c <HAL_InitTick+0xe4>)
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	4b1e      	ldr	r3, [pc, #120]	@ (8002984 <HAL_InitTick+0xdc>)
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	4619      	mov	r1, r3
 8002910:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002914:	fbb3 f3f1 	udiv	r3, r3, r1
 8002918:	fbb2 f3f3 	udiv	r3, r2, r3
 800291c:	60fb      	str	r3, [r7, #12]
        break;
 800291e:	e01a      	b.n	8002956 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002920:	4b18      	ldr	r3, [pc, #96]	@ (8002984 <HAL_InitTick+0xdc>)
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	461a      	mov	r2, r3
 8002926:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800292a:	fbb3 f3f2 	udiv	r3, r3, r2
 800292e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002932:	fbb2 f3f3 	udiv	r3, r2, r3
 8002936:	60fb      	str	r3, [r7, #12]
        break;
 8002938:	e00d      	b.n	8002956 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800293a:	4b12      	ldr	r3, [pc, #72]	@ (8002984 <HAL_InitTick+0xdc>)
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	461a      	mov	r2, r3
 8002940:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002944:	fbb3 f3f2 	udiv	r3, r3, r2
 8002948:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800294c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002950:	60fb      	str	r3, [r7, #12]
        break;
 8002952:	e000      	b.n	8002956 <HAL_InitTick+0xae>
        break;
 8002954:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f000 f940 	bl	8002bdc <HAL_SYSTICK_Config>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e009      	b.n	800297a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002966:	2200      	movs	r2, #0
 8002968:	6879      	ldr	r1, [r7, #4]
 800296a:	f04f 30ff 	mov.w	r0, #4294967295
 800296e:	f000 f90d 	bl	8002b8c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002972:	4a07      	ldr	r2, [pc, #28]	@ (8002990 <HAL_InitTick+0xe8>)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	20000008 	.word	0x20000008
 8002988:	e000e010 	.word	0xe000e010
 800298c:	20000000 	.word	0x20000000
 8002990:	20000004 	.word	0x20000004

08002994 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002998:	4b06      	ldr	r3, [pc, #24]	@ (80029b4 <HAL_IncTick+0x20>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	461a      	mov	r2, r3
 800299e:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <HAL_IncTick+0x24>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4413      	add	r3, r2
 80029a4:	4a04      	ldr	r2, [pc, #16]	@ (80029b8 <HAL_IncTick+0x24>)
 80029a6:	6013      	str	r3, [r2, #0]
}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	20000008 	.word	0x20000008
 80029b8:	20000348 	.word	0x20000348

080029bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  return uwTick;
 80029c0:	4b03      	ldr	r3, [pc, #12]	@ (80029d0 <HAL_GetTick+0x14>)
 80029c2:	681b      	ldr	r3, [r3, #0]
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	20000348 	.word	0x20000348

080029d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029dc:	f7ff ffee 	bl	80029bc <HAL_GetTick>
 80029e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ec:	d005      	beq.n	80029fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002a18 <HAL_Delay+0x44>)
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	461a      	mov	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	4413      	add	r3, r2
 80029f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029fa:	bf00      	nop
 80029fc:	f7ff ffde 	bl	80029bc <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d8f7      	bhi.n	80029fc <HAL_Delay+0x28>
  {
  }
}
 8002a0c:	bf00      	nop
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20000008 	.word	0x20000008

08002a1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f003 0307 	and.w	r3, r3, #7
 8002a2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a60 <__NVIC_SetPriorityGrouping+0x44>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a38:	4013      	ands	r3, r2
 8002a3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a4e:	4a04      	ldr	r2, [pc, #16]	@ (8002a60 <__NVIC_SetPriorityGrouping+0x44>)
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	60d3      	str	r3, [r2, #12]
}
 8002a54:	bf00      	nop
 8002a56:	3714      	adds	r7, #20
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	e000ed00 	.word	0xe000ed00

08002a64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a68:	4b04      	ldr	r3, [pc, #16]	@ (8002a7c <__NVIC_GetPriorityGrouping+0x18>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	0a1b      	lsrs	r3, r3, #8
 8002a6e:	f003 0307 	and.w	r3, r3, #7
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	e000ed00 	.word	0xe000ed00

08002a80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002a8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	db0b      	blt.n	8002aaa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	f003 021f 	and.w	r2, r3, #31
 8002a98:	4907      	ldr	r1, [pc, #28]	@ (8002ab8 <__NVIC_EnableIRQ+0x38>)
 8002a9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a9e:	095b      	lsrs	r3, r3, #5
 8002aa0:	2001      	movs	r0, #1
 8002aa2:	fa00 f202 	lsl.w	r2, r0, r2
 8002aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	e000e100 	.word	0xe000e100

08002abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	6039      	str	r1, [r7, #0]
 8002ac6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ac8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	db0a      	blt.n	8002ae6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	b2da      	uxtb	r2, r3
 8002ad4:	490c      	ldr	r1, [pc, #48]	@ (8002b08 <__NVIC_SetPriority+0x4c>)
 8002ad6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ada:	0112      	lsls	r2, r2, #4
 8002adc:	b2d2      	uxtb	r2, r2
 8002ade:	440b      	add	r3, r1
 8002ae0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ae4:	e00a      	b.n	8002afc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	b2da      	uxtb	r2, r3
 8002aea:	4908      	ldr	r1, [pc, #32]	@ (8002b0c <__NVIC_SetPriority+0x50>)
 8002aec:	88fb      	ldrh	r3, [r7, #6]
 8002aee:	f003 030f 	and.w	r3, r3, #15
 8002af2:	3b04      	subs	r3, #4
 8002af4:	0112      	lsls	r2, r2, #4
 8002af6:	b2d2      	uxtb	r2, r2
 8002af8:	440b      	add	r3, r1
 8002afa:	761a      	strb	r2, [r3, #24]
}
 8002afc:	bf00      	nop
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	e000e100 	.word	0xe000e100
 8002b0c:	e000ed00 	.word	0xe000ed00

08002b10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b089      	sub	sp, #36	@ 0x24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	f1c3 0307 	rsb	r3, r3, #7
 8002b2a:	2b04      	cmp	r3, #4
 8002b2c:	bf28      	it	cs
 8002b2e:	2304      	movcs	r3, #4
 8002b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	3304      	adds	r3, #4
 8002b36:	2b06      	cmp	r3, #6
 8002b38:	d902      	bls.n	8002b40 <NVIC_EncodePriority+0x30>
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	3b03      	subs	r3, #3
 8002b3e:	e000      	b.n	8002b42 <NVIC_EncodePriority+0x32>
 8002b40:	2300      	movs	r3, #0
 8002b42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b44:	f04f 32ff 	mov.w	r2, #4294967295
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4e:	43da      	mvns	r2, r3
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	401a      	ands	r2, r3
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b58:	f04f 31ff 	mov.w	r1, #4294967295
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b62:	43d9      	mvns	r1, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b68:	4313      	orrs	r3, r2
         );
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3724      	adds	r7, #36	@ 0x24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b082      	sub	sp, #8
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff ff4c 	bl	8002a1c <__NVIC_SetPriorityGrouping>
}
 8002b84:	bf00      	nop
 8002b86:	3708      	adds	r7, #8
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
 8002b98:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b9a:	f7ff ff63 	bl	8002a64 <__NVIC_GetPriorityGrouping>
 8002b9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	68b9      	ldr	r1, [r7, #8]
 8002ba4:	6978      	ldr	r0, [r7, #20]
 8002ba6:	f7ff ffb3 	bl	8002b10 <NVIC_EncodePriority>
 8002baa:	4602      	mov	r2, r0
 8002bac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff ff82 	bl	8002abc <__NVIC_SetPriority>
}
 8002bb8:	bf00      	nop
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff ff56 	bl	8002a80 <__NVIC_EnableIRQ>
}
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3b01      	subs	r3, #1
 8002be8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bec:	d301      	bcc.n	8002bf2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e00d      	b.n	8002c0e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8002c1c <HAL_SYSTICK_Config+0x40>)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002bfa:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <HAL_SYSTICK_Config+0x40>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002c00:	4b06      	ldr	r3, [pc, #24]	@ (8002c1c <HAL_SYSTICK_Config+0x40>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a05      	ldr	r2, [pc, #20]	@ (8002c1c <HAL_SYSTICK_Config+0x40>)
 8002c06:	f043 0303 	orr.w	r3, r3, #3
 8002c0a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	e000e010 	.word	0xe000e010

08002c20 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	d844      	bhi.n	8002cb8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c34 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c34:	08002c57 	.word	0x08002c57
 8002c38:	08002c75 	.word	0x08002c75
 8002c3c:	08002c97 	.word	0x08002c97
 8002c40:	08002cb9 	.word	0x08002cb9
 8002c44:	08002c49 	.word	0x08002c49
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002c48:	4b1f      	ldr	r3, [pc, #124]	@ (8002cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a1e      	ldr	r2, [pc, #120]	@ (8002cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c4e:	f043 0304 	orr.w	r3, r3, #4
 8002c52:	6013      	str	r3, [r2, #0]
      break;
 8002c54:	e031      	b.n	8002cba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002c56:	4b1c      	ldr	r3, [pc, #112]	@ (8002cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8002cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c5c:	f023 0304 	bic.w	r3, r3, #4
 8002c60:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8002c62:	4b1a      	ldr	r3, [pc, #104]	@ (8002ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002c68:	4a18      	ldr	r2, [pc, #96]	@ (8002ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c6a:	f023 030c 	bic.w	r3, r3, #12
 8002c6e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002c72:	e022      	b.n	8002cba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002c74:	4b14      	ldr	r3, [pc, #80]	@ (8002cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a13      	ldr	r2, [pc, #76]	@ (8002cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c7a:	f023 0304 	bic.w	r3, r3, #4
 8002c7e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8002c80:	4b12      	ldr	r3, [pc, #72]	@ (8002ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c82:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002c86:	f023 030c 	bic.w	r3, r3, #12
 8002c8a:	4a10      	ldr	r2, [pc, #64]	@ (8002ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c8c:	f043 0304 	orr.w	r3, r3, #4
 8002c90:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002c94:	e011      	b.n	8002cba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002c96:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a0b      	ldr	r2, [pc, #44]	@ (8002cc8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c9c:	f023 0304 	bic.w	r3, r3, #4
 8002ca0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8002ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8002ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002ca4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002ca8:	f023 030c 	bic.w	r3, r3, #12
 8002cac:	4a07      	ldr	r2, [pc, #28]	@ (8002ccc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002cae:	f043 0308 	orr.w	r3, r3, #8
 8002cb2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002cb6:	e000      	b.n	8002cba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002cb8:	bf00      	nop
  }
}
 8002cba:	bf00      	nop
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	e000e010 	.word	0xe000e010
 8002ccc:	44020c00 	.word	0x44020c00

08002cd0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8002cd6:	4b17      	ldr	r3, [pc, #92]	@ (8002d34 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0304 	and.w	r3, r3, #4
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002ce2:	2304      	movs	r3, #4
 8002ce4:	607b      	str	r3, [r7, #4]
 8002ce6:	e01e      	b.n	8002d26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8002ce8:	4b13      	ldr	r3, [pc, #76]	@ (8002d38 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8002cea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002cee:	f003 030c 	and.w	r3, r3, #12
 8002cf2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	2b08      	cmp	r3, #8
 8002cf8:	d00f      	beq.n	8002d1a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	2b08      	cmp	r3, #8
 8002cfe:	d80f      	bhi.n	8002d20 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	2b04      	cmp	r3, #4
 8002d0a:	d003      	beq.n	8002d14 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002d0c:	e008      	b.n	8002d20 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	607b      	str	r3, [r7, #4]
        break;
 8002d12:	e008      	b.n	8002d26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002d14:	2301      	movs	r3, #1
 8002d16:	607b      	str	r3, [r7, #4]
        break;
 8002d18:	e005      	b.n	8002d26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002d1a:	2302      	movs	r3, #2
 8002d1c:	607b      	str	r3, [r7, #4]
        break;
 8002d1e:	e002      	b.n	8002d26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002d20:	2300      	movs	r3, #0
 8002d22:	607b      	str	r3, [r7, #4]
        break;
 8002d24:	bf00      	nop
    }
  }
  return systick_source;
 8002d26:	687b      	ldr	r3, [r7, #4]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	e000e010 	.word	0xe000e010
 8002d38:	44020c00 	.word	0x44020c00

08002d3c <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8002d44:	f7ff fe3a 	bl	80029bc <HAL_GetTick>
 8002d48:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d101      	bne.n	8002d54 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e06b      	b.n	8002e2c <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d008      	beq.n	8002d72 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2220      	movs	r2, #32
 8002d64:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e05c      	b.n	8002e2c <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	695a      	ldr	r2, [r3, #20]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f042 0204 	orr.w	r2, r2, #4
 8002d80:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2205      	movs	r2, #5
 8002d86:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002d8a:	e020      	b.n	8002dce <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8002d8c:	f7ff fe16 	bl	80029bc <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b05      	cmp	r3, #5
 8002d98:	d919      	bls.n	8002dce <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9e:	f043 0210 	orr.w	r2, r3, #16
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2203      	movs	r2, #3
 8002daa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d003      	beq.n	8002dc2 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e02e      	b.n	8002e2c <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0d7      	beq.n	8002d8c <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	695a      	ldr	r2, [r3, #20]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f042 0202 	orr.w	r2, r2, #2
 8002dea:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2204      	movs	r2, #4
 8002df0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8002dfc:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d007      	beq.n	8002e22 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e16:	2201      	movs	r2, #1
 8002e18:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d101      	bne.n	8002e46 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e019      	b.n	8002e7a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d004      	beq.n	8002e5c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2220      	movs	r2, #32
 8002e56:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e00e      	b.n	8002e7a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2204      	movs	r2, #4
 8002e60:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	6812      	ldr	r2, [r2, #0]
 8002e6e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e72:	f043 0304 	orr.w	r3, r3, #4
 8002e76:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
	...

08002e88 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b087      	sub	sp, #28
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002e92:	2300      	movs	r3, #0
 8002e94:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002e96:	e136      	b.n	8003106 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	2101      	movs	r1, #1
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	f000 8128 	beq.w	8003100 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d003      	beq.n	8002ec0 <HAL_GPIO_Init+0x38>
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b12      	cmp	r3, #18
 8002ebe:	d125      	bne.n	8002f0c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	08da      	lsrs	r2, r3, #3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	3208      	adds	r2, #8
 8002ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ecc:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	f003 0307 	and.w	r3, r3, #7
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	220f      	movs	r2, #15
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	43db      	mvns	r3, r3
 8002ede:	697a      	ldr	r2, [r7, #20]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	f003 020f 	and.w	r2, r3, #15
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	f003 0307 	and.w	r3, r3, #7
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	08da      	lsrs	r2, r3, #3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	3208      	adds	r2, #8
 8002f06:	6979      	ldr	r1, [r7, #20]
 8002f08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	2203      	movs	r2, #3
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	4013      	ands	r3, r2
 8002f22:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 0203 	and.w	r2, r3, #3
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	697a      	ldr	r2, [r7, #20]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d00b      	beq.n	8002f60 <HAL_GPIO_Init+0xd8>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d007      	beq.n	8002f60 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f54:	2b11      	cmp	r3, #17
 8002f56:	d003      	beq.n	8002f60 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	2b12      	cmp	r3, #18
 8002f5e:	d130      	bne.n	8002fc2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	2203      	movs	r2, #3
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	43db      	mvns	r3, r3
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	4013      	ands	r3, r2
 8002f76:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	68da      	ldr	r2, [r3, #12]
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	697a      	ldr	r2, [r7, #20]
 8002f8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f96:	2201      	movs	r2, #1
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	43db      	mvns	r3, r3
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	091b      	lsrs	r3, r3, #4
 8002fac:	f003 0201 	and.w	r2, r3, #1
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b03      	cmp	r3, #3
 8002fc8:	d017      	beq.n	8002ffa <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	2203      	movs	r2, #3
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	43db      	mvns	r3, r3
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d07c      	beq.n	8003100 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003006:	4a47      	ldr	r2, [pc, #284]	@ (8003124 <HAL_GPIO_Init+0x29c>)
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	089b      	lsrs	r3, r3, #2
 800300c:	3318      	adds	r3, #24
 800300e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003012:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	220f      	movs	r2, #15
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	4013      	ands	r3, r2
 8003028:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	0a9a      	lsrs	r2, r3, #10
 800302e:	4b3e      	ldr	r3, [pc, #248]	@ (8003128 <HAL_GPIO_Init+0x2a0>)
 8003030:	4013      	ands	r3, r2
 8003032:	693a      	ldr	r2, [r7, #16]
 8003034:	f002 0203 	and.w	r2, r2, #3
 8003038:	00d2      	lsls	r2, r2, #3
 800303a:	4093      	lsls	r3, r2
 800303c:	697a      	ldr	r2, [r7, #20]
 800303e:	4313      	orrs	r3, r2
 8003040:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003042:	4938      	ldr	r1, [pc, #224]	@ (8003124 <HAL_GPIO_Init+0x29c>)
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	089b      	lsrs	r3, r3, #2
 8003048:	3318      	adds	r3, #24
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003050:	4b34      	ldr	r3, [pc, #208]	@ (8003124 <HAL_GPIO_Init+0x29c>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	43db      	mvns	r3, r3
 800305a:	697a      	ldr	r2, [r7, #20]
 800305c:	4013      	ands	r3, r2
 800305e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d003      	beq.n	8003074 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 800306c:	697a      	ldr	r2, [r7, #20]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	4313      	orrs	r3, r2
 8003072:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003074:	4a2b      	ldr	r2, [pc, #172]	@ (8003124 <HAL_GPIO_Init+0x29c>)
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800307a:	4b2a      	ldr	r3, [pc, #168]	@ (8003124 <HAL_GPIO_Init+0x29c>)
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	43db      	mvns	r3, r3
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	4013      	ands	r3, r2
 8003088:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4313      	orrs	r3, r2
 800309c:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800309e:	4a21      	ldr	r2, [pc, #132]	@ (8003124 <HAL_GPIO_Init+0x29c>)
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80030a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003124 <HAL_GPIO_Init+0x29c>)
 80030a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030aa:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	43db      	mvns	r3, r3
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	4013      	ands	r3, r2
 80030b4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 80030c2:	697a      	ldr	r2, [r7, #20]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80030ca:	4a16      	ldr	r2, [pc, #88]	@ (8003124 <HAL_GPIO_Init+0x29c>)
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80030d2:	4b14      	ldr	r3, [pc, #80]	@ (8003124 <HAL_GPIO_Init+0x29c>)
 80030d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030d8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	43db      	mvns	r3, r3
 80030de:	697a      	ldr	r2, [r7, #20]
 80030e0:	4013      	ands	r3, r2
 80030e2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d003      	beq.n	80030f8 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80030f8:	4a0a      	ldr	r2, [pc, #40]	@ (8003124 <HAL_GPIO_Init+0x29c>)
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	3301      	adds	r3, #1
 8003104:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	fa22 f303 	lsr.w	r3, r2, r3
 8003110:	2b00      	cmp	r3, #0
 8003112:	f47f aec1 	bne.w	8002e98 <HAL_GPIO_Init+0x10>
  }
}
 8003116:	bf00      	nop
 8003118:	bf00      	nop
 800311a:	371c      	adds	r7, #28
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr
 8003124:	44022000 	.word	0x44022000
 8003128:	002f7f7f 	.word	0x002f7f7f

0800312c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	460b      	mov	r3, r1
 8003136:	807b      	strh	r3, [r7, #2]
 8003138:	4613      	mov	r3, r2
 800313a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800313c:	787b      	ldrb	r3, [r7, #1]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d003      	beq.n	800314a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003142:	887a      	ldrh	r2, [r7, #2]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003148:	e002      	b.n	8003150 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800314a:	887a      	ldrh	r2, [r7, #2]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d101      	bne.n	800316e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e08d      	b.n	800328a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2b00      	cmp	r3, #0
 8003178:	d106      	bne.n	8003188 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f7ff f840 	bl	8002208 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2224      	movs	r2, #36	@ 0x24
 800318c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0201 	bic.w	r2, r2, #1
 800319e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d107      	bne.n	80031d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689a      	ldr	r2, [r3, #8]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031d2:	609a      	str	r2, [r3, #8]
 80031d4:	e006      	b.n	80031e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80031e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d108      	bne.n	80031fe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031fa:	605a      	str	r2, [r3, #4]
 80031fc:	e007      	b.n	800320e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800320c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800321c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003220:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68da      	ldr	r2, [r3, #12]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003230:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	691a      	ldr	r2, [r3, #16]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	430a      	orrs	r2, r1
 800324a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	69d9      	ldr	r1, [r3, #28]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a1a      	ldr	r2, [r3, #32]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f042 0201 	orr.w	r2, r2, #1
 800326a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2220      	movs	r2, #32
 8003276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
 800329a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b20      	cmp	r3, #32
 80032a6:	d138      	bne.n	800331a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d101      	bne.n	80032b6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032b2:	2302      	movs	r3, #2
 80032b4:	e032      	b.n	800331c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2224      	movs	r2, #36	@ 0x24
 80032c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f022 0201 	bic.w	r2, r2, #1
 80032d4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032e4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	6819      	ldr	r1, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	430a      	orrs	r2, r1
 80032f4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f042 0201 	orr.w	r2, r2, #1
 8003304:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2220      	movs	r2, #32
 800330a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003316:	2300      	movs	r3, #0
 8003318:	e000      	b.n	800331c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800331a:	2302      	movs	r3, #2
  }
}
 800331c:	4618      	mov	r0, r3
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b20      	cmp	r3, #32
 800333c:	d139      	bne.n	80033b2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003344:	2b01      	cmp	r3, #1
 8003346:	d101      	bne.n	800334c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003348:	2302      	movs	r3, #2
 800334a:	e033      	b.n	80033b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2224      	movs	r2, #36	@ 0x24
 8003358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 0201 	bic.w	r2, r2, #1
 800336a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800337a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	021b      	lsls	r3, r3, #8
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4313      	orrs	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 0201 	orr.w	r2, r2, #1
 800339c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2220      	movs	r2, #32
 80033a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033ae:	2300      	movs	r3, #0
 80033b0:	e000      	b.n	80033b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033b2:	2302      	movs	r3, #2
  }
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3714      	adds	r7, #20
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b088      	sub	sp, #32
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d102      	bne.n	80033d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	f000 bc28 	b.w	8003c24 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033d4:	4b94      	ldr	r3, [pc, #592]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 80033d6:	69db      	ldr	r3, [r3, #28]
 80033d8:	f003 0318 	and.w	r3, r3, #24
 80033dc:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80033de:	4b92      	ldr	r3, [pc, #584]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 80033e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e2:	f003 0303 	and.w	r3, r3, #3
 80033e6:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0310 	and.w	r3, r3, #16
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d05b      	beq.n	80034ac <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	2b08      	cmp	r3, #8
 80033f8:	d005      	beq.n	8003406 <HAL_RCC_OscConfig+0x46>
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	2b18      	cmp	r3, #24
 80033fe:	d114      	bne.n	800342a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	2b02      	cmp	r3, #2
 8003404:	d111      	bne.n	800342a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d102      	bne.n	8003414 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	f000 bc08 	b.w	8003c24 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003414:	4b84      	ldr	r3, [pc, #528]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	041b      	lsls	r3, r3, #16
 8003422:	4981      	ldr	r1, [pc, #516]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003424:	4313      	orrs	r3, r2
 8003426:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003428:	e040      	b.n	80034ac <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	69db      	ldr	r3, [r3, #28]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d023      	beq.n	800347a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003432:	4b7d      	ldr	r3, [pc, #500]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a7c      	ldr	r2, [pc, #496]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003438:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800343c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800343e:	f7ff fabd 	bl	80029bc <HAL_GetTick>
 8003442:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003444:	e008      	b.n	8003458 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003446:	f7ff fab9 	bl	80029bc <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	2b02      	cmp	r3, #2
 8003452:	d901      	bls.n	8003458 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e3e5      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003458:	4b73      	ldr	r3, [pc, #460]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0f0      	beq.n	8003446 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003464:	4b70      	ldr	r3, [pc, #448]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	041b      	lsls	r3, r3, #16
 8003472:	496d      	ldr	r1, [pc, #436]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003474:	4313      	orrs	r3, r2
 8003476:	618b      	str	r3, [r1, #24]
 8003478:	e018      	b.n	80034ac <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800347a:	4b6b      	ldr	r3, [pc, #428]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a6a      	ldr	r2, [pc, #424]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003480:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003484:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003486:	f7ff fa99 	bl	80029bc <HAL_GetTick>
 800348a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800348c:	e008      	b.n	80034a0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800348e:	f7ff fa95 	bl	80029bc <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e3c1      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80034a0:	4b61      	ldr	r3, [pc, #388]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1f0      	bne.n	800348e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f000 80a0 	beq.w	80035fa <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	2b10      	cmp	r3, #16
 80034be:	d005      	beq.n	80034cc <HAL_RCC_OscConfig+0x10c>
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	2b18      	cmp	r3, #24
 80034c4:	d109      	bne.n	80034da <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80034c6:	69bb      	ldr	r3, [r7, #24]
 80034c8:	2b03      	cmp	r3, #3
 80034ca:	d106      	bne.n	80034da <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f040 8092 	bne.w	80035fa <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e3a4      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034e2:	d106      	bne.n	80034f2 <HAL_RCC_OscConfig+0x132>
 80034e4:	4b50      	ldr	r3, [pc, #320]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a4f      	ldr	r2, [pc, #316]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 80034ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ee:	6013      	str	r3, [r2, #0]
 80034f0:	e058      	b.n	80035a4 <HAL_RCC_OscConfig+0x1e4>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d112      	bne.n	8003520 <HAL_RCC_OscConfig+0x160>
 80034fa:	4b4b      	ldr	r3, [pc, #300]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a4a      	ldr	r2, [pc, #296]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003500:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003504:	6013      	str	r3, [r2, #0]
 8003506:	4b48      	ldr	r3, [pc, #288]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a47      	ldr	r2, [pc, #284]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 800350c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	4b45      	ldr	r3, [pc, #276]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a44      	ldr	r2, [pc, #272]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003518:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800351c:	6013      	str	r3, [r2, #0]
 800351e:	e041      	b.n	80035a4 <HAL_RCC_OscConfig+0x1e4>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003528:	d112      	bne.n	8003550 <HAL_RCC_OscConfig+0x190>
 800352a:	4b3f      	ldr	r3, [pc, #252]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a3e      	ldr	r2, [pc, #248]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003530:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003534:	6013      	str	r3, [r2, #0]
 8003536:	4b3c      	ldr	r3, [pc, #240]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a3b      	ldr	r2, [pc, #236]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 800353c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003540:	6013      	str	r3, [r2, #0]
 8003542:	4b39      	ldr	r3, [pc, #228]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a38      	ldr	r2, [pc, #224]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800354c:	6013      	str	r3, [r2, #0]
 800354e:	e029      	b.n	80035a4 <HAL_RCC_OscConfig+0x1e4>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003558:	d112      	bne.n	8003580 <HAL_RCC_OscConfig+0x1c0>
 800355a:	4b33      	ldr	r3, [pc, #204]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a32      	ldr	r2, [pc, #200]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003560:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003564:	6013      	str	r3, [r2, #0]
 8003566:	4b30      	ldr	r3, [pc, #192]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a2f      	ldr	r2, [pc, #188]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 800356c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	4b2d      	ldr	r3, [pc, #180]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a2c      	ldr	r2, [pc, #176]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003578:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800357c:	6013      	str	r3, [r2, #0]
 800357e:	e011      	b.n	80035a4 <HAL_RCC_OscConfig+0x1e4>
 8003580:	4b29      	ldr	r3, [pc, #164]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a28      	ldr	r2, [pc, #160]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003586:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800358a:	6013      	str	r3, [r2, #0]
 800358c:	4b26      	ldr	r3, [pc, #152]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a25      	ldr	r2, [pc, #148]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 8003592:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003596:	6013      	str	r3, [r2, #0]
 8003598:	4b23      	ldr	r3, [pc, #140]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a22      	ldr	r2, [pc, #136]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 800359e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80035a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d013      	beq.n	80035d4 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ac:	f7ff fa06 	bl	80029bc <HAL_GetTick>
 80035b0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035b2:	e008      	b.n	80035c6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80035b4:	f7ff fa02 	bl	80029bc <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b64      	cmp	r3, #100	@ 0x64
 80035c0:	d901      	bls.n	80035c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e32e      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035c6:	4b18      	ldr	r3, [pc, #96]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d0f0      	beq.n	80035b4 <HAL_RCC_OscConfig+0x1f4>
 80035d2:	e012      	b.n	80035fa <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d4:	f7ff f9f2 	bl	80029bc <HAL_GetTick>
 80035d8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035da:	e008      	b.n	80035ee <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80035dc:	f7ff f9ee 	bl	80029bc <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b64      	cmp	r3, #100	@ 0x64
 80035e8:	d901      	bls.n	80035ee <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e31a      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003628 <HAL_RCC_OscConfig+0x268>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1f0      	bne.n	80035dc <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	f000 809a 	beq.w	800373c <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d005      	beq.n	800361a <HAL_RCC_OscConfig+0x25a>
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	2b18      	cmp	r3, #24
 8003612:	d149      	bne.n	80036a8 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d146      	bne.n	80036a8 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d104      	bne.n	800362c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e2fe      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
 8003626:	bf00      	nop
 8003628:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d11c      	bne.n	800366c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003632:	4b9a      	ldr	r3, [pc, #616]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0218 	and.w	r2, r3, #24
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	429a      	cmp	r2, r3
 8003640:	d014      	beq.n	800366c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003642:	4b96      	ldr	r3, [pc, #600]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 0218 	bic.w	r2, r3, #24
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	4993      	ldr	r1, [pc, #588]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003650:	4313      	orrs	r3, r2
 8003652:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003654:	f000 fdd0 	bl	80041f8 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003658:	4b91      	ldr	r3, [pc, #580]	@ (80038a0 <HAL_RCC_OscConfig+0x4e0>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4618      	mov	r0, r3
 800365e:	f7ff f923 	bl	80028a8 <HAL_InitTick>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e2db      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800366c:	f7ff f9a6 	bl	80029bc <HAL_GetTick>
 8003670:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003672:	e008      	b.n	8003686 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003674:	f7ff f9a2 	bl	80029bc <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	2b02      	cmp	r3, #2
 8003680:	d901      	bls.n	8003686 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e2ce      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003686:	4b85      	ldr	r3, [pc, #532]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d0f0      	beq.n	8003674 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003692:	4b82      	ldr	r3, [pc, #520]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	041b      	lsls	r3, r3, #16
 80036a0:	497e      	ldr	r1, [pc, #504]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80036a6:	e049      	b.n	800373c <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d02c      	beq.n	800370a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80036b0:	4b7a      	ldr	r3, [pc, #488]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f023 0218 	bic.w	r2, r3, #24
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	4977      	ldr	r1, [pc, #476]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80036c2:	4b76      	ldr	r3, [pc, #472]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a75      	ldr	r2, [pc, #468]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ce:	f7ff f975 	bl	80029bc <HAL_GetTick>
 80036d2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036d4:	e008      	b.n	80036e8 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80036d6:	f7ff f971 	bl	80029bc <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d901      	bls.n	80036e8 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e29d      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036e8:	4b6c      	ldr	r3, [pc, #432]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d0f0      	beq.n	80036d6 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80036f4:	4b69      	ldr	r3, [pc, #420]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	695b      	ldr	r3, [r3, #20]
 8003700:	041b      	lsls	r3, r3, #16
 8003702:	4966      	ldr	r1, [pc, #408]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003704:	4313      	orrs	r3, r2
 8003706:	610b      	str	r3, [r1, #16]
 8003708:	e018      	b.n	800373c <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800370a:	4b64      	ldr	r3, [pc, #400]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a63      	ldr	r2, [pc, #396]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003710:	f023 0301 	bic.w	r3, r3, #1
 8003714:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003716:	f7ff f951 	bl	80029bc <HAL_GetTick>
 800371a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800371c:	e008      	b.n	8003730 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800371e:	f7ff f94d 	bl	80029bc <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d901      	bls.n	8003730 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	e279      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003730:	4b5a      	ldr	r3, [pc, #360]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d1f0      	bne.n	800371e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0308 	and.w	r3, r3, #8
 8003744:	2b00      	cmp	r3, #0
 8003746:	d03c      	beq.n	80037c2 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d01c      	beq.n	800378a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003750:	4b52      	ldr	r3, [pc, #328]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003752:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003756:	4a51      	ldr	r2, [pc, #324]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003758:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800375c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003760:	f7ff f92c 	bl	80029bc <HAL_GetTick>
 8003764:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003766:	e008      	b.n	800377a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003768:	f7ff f928 	bl	80029bc <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e254      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800377a:	4b48      	ldr	r3, [pc, #288]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 800377c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003780:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d0ef      	beq.n	8003768 <HAL_RCC_OscConfig+0x3a8>
 8003788:	e01b      	b.n	80037c2 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800378a:	4b44      	ldr	r3, [pc, #272]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 800378c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003790:	4a42      	ldr	r2, [pc, #264]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003792:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003796:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800379a:	f7ff f90f 	bl	80029bc <HAL_GetTick>
 800379e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80037a0:	e008      	b.n	80037b4 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80037a2:	f7ff f90b 	bl	80029bc <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e237      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80037b4:	4b39      	ldr	r3, [pc, #228]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 80037b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d1ef      	bne.n	80037a2 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0304 	and.w	r3, r3, #4
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	f000 80d2 	beq.w	8003974 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80037d0:	4b34      	ldr	r3, [pc, #208]	@ (80038a4 <HAL_RCC_OscConfig+0x4e4>)
 80037d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d118      	bne.n	800380e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80037dc:	4b31      	ldr	r3, [pc, #196]	@ (80038a4 <HAL_RCC_OscConfig+0x4e4>)
 80037de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e0:	4a30      	ldr	r2, [pc, #192]	@ (80038a4 <HAL_RCC_OscConfig+0x4e4>)
 80037e2:	f043 0301 	orr.w	r3, r3, #1
 80037e6:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037e8:	f7ff f8e8 	bl	80029bc <HAL_GetTick>
 80037ec:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037f0:	f7ff f8e4 	bl	80029bc <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e210      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003802:	4b28      	ldr	r3, [pc, #160]	@ (80038a4 <HAL_RCC_OscConfig+0x4e4>)
 8003804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	2b00      	cmp	r3, #0
 800380c:	d0f0      	beq.n	80037f0 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d108      	bne.n	8003828 <HAL_RCC_OscConfig+0x468>
 8003816:	4b21      	ldr	r3, [pc, #132]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003818:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800381c:	4a1f      	ldr	r2, [pc, #124]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 800381e:	f043 0301 	orr.w	r3, r3, #1
 8003822:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003826:	e074      	b.n	8003912 <HAL_RCC_OscConfig+0x552>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d118      	bne.n	8003862 <HAL_RCC_OscConfig+0x4a2>
 8003830:	4b1a      	ldr	r3, [pc, #104]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003832:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003836:	4a19      	ldr	r2, [pc, #100]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003838:	f023 0301 	bic.w	r3, r3, #1
 800383c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003840:	4b16      	ldr	r3, [pc, #88]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003842:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003846:	4a15      	ldr	r2, [pc, #84]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003848:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800384c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003850:	4b12      	ldr	r3, [pc, #72]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003852:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003856:	4a11      	ldr	r2, [pc, #68]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003858:	f023 0304 	bic.w	r3, r3, #4
 800385c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003860:	e057      	b.n	8003912 <HAL_RCC_OscConfig+0x552>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	2b05      	cmp	r3, #5
 8003868:	d11e      	bne.n	80038a8 <HAL_RCC_OscConfig+0x4e8>
 800386a:	4b0c      	ldr	r3, [pc, #48]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 800386c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003870:	4a0a      	ldr	r2, [pc, #40]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003872:	f043 0304 	orr.w	r3, r3, #4
 8003876:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800387a:	4b08      	ldr	r3, [pc, #32]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 800387c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003880:	4a06      	ldr	r2, [pc, #24]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003882:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003886:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800388a:	4b04      	ldr	r3, [pc, #16]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 800388c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003890:	4a02      	ldr	r2, [pc, #8]	@ (800389c <HAL_RCC_OscConfig+0x4dc>)
 8003892:	f043 0301 	orr.w	r3, r3, #1
 8003896:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800389a:	e03a      	b.n	8003912 <HAL_RCC_OscConfig+0x552>
 800389c:	44020c00 	.word	0x44020c00
 80038a0:	20000004 	.word	0x20000004
 80038a4:	44020800 	.word	0x44020800
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	2b85      	cmp	r3, #133	@ 0x85
 80038ae:	d118      	bne.n	80038e2 <HAL_RCC_OscConfig+0x522>
 80038b0:	4ba2      	ldr	r3, [pc, #648]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80038b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038b6:	4aa1      	ldr	r2, [pc, #644]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80038b8:	f043 0304 	orr.w	r3, r3, #4
 80038bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038c0:	4b9e      	ldr	r3, [pc, #632]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80038c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038c6:	4a9d      	ldr	r2, [pc, #628]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80038c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038d0:	4b9a      	ldr	r3, [pc, #616]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80038d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038d6:	4a99      	ldr	r2, [pc, #612]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80038d8:	f043 0301 	orr.w	r3, r3, #1
 80038dc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038e0:	e017      	b.n	8003912 <HAL_RCC_OscConfig+0x552>
 80038e2:	4b96      	ldr	r3, [pc, #600]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80038e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038e8:	4a94      	ldr	r2, [pc, #592]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80038ea:	f023 0301 	bic.w	r3, r3, #1
 80038ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038f2:	4b92      	ldr	r3, [pc, #584]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80038f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038f8:	4a90      	ldr	r2, [pc, #576]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80038fa:	f023 0304 	bic.w	r3, r3, #4
 80038fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003902:	4b8e      	ldr	r3, [pc, #568]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003904:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003908:	4a8c      	ldr	r2, [pc, #560]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 800390a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800390e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d016      	beq.n	8003948 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800391a:	f7ff f84f 	bl	80029bc <HAL_GetTick>
 800391e:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003920:	e00a      	b.n	8003938 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003922:	f7ff f84b 	bl	80029bc <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003930:	4293      	cmp	r3, r2
 8003932:	d901      	bls.n	8003938 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e175      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003938:	4b80      	ldr	r3, [pc, #512]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 800393a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d0ed      	beq.n	8003922 <HAL_RCC_OscConfig+0x562>
 8003946:	e015      	b.n	8003974 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003948:	f7ff f838 	bl	80029bc <HAL_GetTick>
 800394c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800394e:	e00a      	b.n	8003966 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003950:	f7ff f834 	bl	80029bc <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800395e:	4293      	cmp	r3, r2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e15e      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003966:	4b75      	ldr	r3, [pc, #468]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003968:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1ed      	bne.n	8003950 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0320 	and.w	r3, r3, #32
 800397c:	2b00      	cmp	r3, #0
 800397e:	d036      	beq.n	80039ee <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003984:	2b00      	cmp	r3, #0
 8003986:	d019      	beq.n	80039bc <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003988:	4b6c      	ldr	r3, [pc, #432]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a6b      	ldr	r2, [pc, #428]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 800398e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003992:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003994:	f7ff f812 	bl	80029bc <HAL_GetTick>
 8003998:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800399c:	f7ff f80e 	bl	80029bc <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e13a      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80039ae:	4b63      	ldr	r3, [pc, #396]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d0f0      	beq.n	800399c <HAL_RCC_OscConfig+0x5dc>
 80039ba:	e018      	b.n	80039ee <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80039bc:	4b5f      	ldr	r3, [pc, #380]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a5e      	ldr	r2, [pc, #376]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80039c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80039c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c8:	f7fe fff8 	bl	80029bc <HAL_GetTick>
 80039cc:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80039d0:	f7fe fff4 	bl	80029bc <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e120      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80039e2:	4b56      	ldr	r3, [pc, #344]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1f0      	bne.n	80039d0 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	f000 8115 	beq.w	8003c22 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	2b18      	cmp	r3, #24
 80039fc:	f000 80af 	beq.w	8003b5e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	f040 8086 	bne.w	8003b16 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003a0a:	4b4c      	ldr	r3, [pc, #304]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a4b      	ldr	r2, [pc, #300]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003a10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a16:	f7fe ffd1 	bl	80029bc <HAL_GetTick>
 8003a1a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003a1c:	e008      	b.n	8003a30 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003a1e:	f7fe ffcd 	bl	80029bc <HAL_GetTick>
 8003a22:	4602      	mov	r2, r0
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	1ad3      	subs	r3, r2, r3
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d901      	bls.n	8003a30 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	e0f9      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003a30:	4b42      	ldr	r3, [pc, #264]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d1f0      	bne.n	8003a1e <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8003a3c:	4b3f      	ldr	r3, [pc, #252]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a44:	f023 0303 	bic.w	r3, r3, #3
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a50:	0212      	lsls	r2, r2, #8
 8003a52:	430a      	orrs	r2, r1
 8003a54:	4939      	ldr	r1, [pc, #228]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	628b      	str	r3, [r1, #40]	@ 0x28
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	025b      	lsls	r3, r3, #9
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a74:	3b01      	subs	r3, #1
 8003a76:	041b      	lsls	r3, r3, #16
 8003a78:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003a7c:	431a      	orrs	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a82:	3b01      	subs	r3, #1
 8003a84:	061b      	lsls	r3, r3, #24
 8003a86:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003a8a:	492c      	ldr	r1, [pc, #176]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003a90:	4b2a      	ldr	r3, [pc, #168]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a94:	4a29      	ldr	r2, [pc, #164]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003a96:	f023 0310 	bic.w	r3, r3, #16
 8003a9a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aa0:	4a26      	ldr	r2, [pc, #152]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003aa2:	00db      	lsls	r3, r3, #3
 8003aa4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003aa6:	4b25      	ldr	r3, [pc, #148]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aaa:	4a24      	ldr	r2, [pc, #144]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003aac:	f043 0310 	orr.w	r3, r3, #16
 8003ab0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003ab2:	4b22      	ldr	r3, [pc, #136]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab6:	f023 020c 	bic.w	r2, r3, #12
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003abe:	491f      	ldr	r1, [pc, #124]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac8:	f023 0220 	bic.w	r2, r3, #32
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ad0:	491a      	ldr	r1, [pc, #104]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003ad6:	4b19      	ldr	r3, [pc, #100]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ada:	4a18      	ldr	r2, [pc, #96]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ae0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003ae2:	4b16      	ldr	r3, [pc, #88]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a15      	ldr	r2, [pc, #84]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003ae8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aee:	f7fe ff65 	bl	80029bc <HAL_GetTick>
 8003af2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003af4:	e008      	b.n	8003b08 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003af6:	f7fe ff61 	bl	80029bc <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e08d      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003b08:	4b0c      	ldr	r3, [pc, #48]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d0f0      	beq.n	8003af6 <HAL_RCC_OscConfig+0x736>
 8003b14:	e085      	b.n	8003c22 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003b16:	4b09      	ldr	r3, [pc, #36]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a08      	ldr	r2, [pc, #32]	@ (8003b3c <HAL_RCC_OscConfig+0x77c>)
 8003b1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b22:	f7fe ff4b 	bl	80029bc <HAL_GetTick>
 8003b26:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003b28:	e00a      	b.n	8003b40 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003b2a:	f7fe ff47 	bl	80029bc <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d903      	bls.n	8003b40 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e073      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
 8003b3c:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003b40:	4b3a      	ldr	r3, [pc, #232]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d1ee      	bne.n	8003b2a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003b4c:	4b37      	ldr	r3, [pc, #220]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b50:	4a36      	ldr	r2, [pc, #216]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003b52:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003b56:	f023 0303 	bic.w	r3, r3, #3
 8003b5a:	6293      	str	r3, [r2, #40]	@ 0x28
 8003b5c:	e061      	b.n	8003c22 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003b5e:	4b33      	ldr	r3, [pc, #204]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b62:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003b64:	4b31      	ldr	r3, [pc, #196]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b68:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d031      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	f003 0203 	and.w	r2, r3, #3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d12a      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	0a1b      	lsrs	r3, r3, #8
 8003b84:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d122      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b9a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d11a      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	0a5b      	lsrs	r3, r3, #9
 8003ba4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bac:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d111      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	0c1b      	lsrs	r3, r3, #16
 8003bb6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bbe:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d108      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	0e1b      	lsrs	r3, r3, #24
 8003bc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d001      	beq.n	8003bda <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e024      	b.n	8003c24 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003bda:	4b14      	ldr	r3, [pc, #80]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bde:	08db      	lsrs	r3, r3, #3
 8003be0:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d01a      	beq.n	8003c22 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003bec:	4b0f      	ldr	r3, [pc, #60]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf0:	4a0e      	ldr	r2, [pc, #56]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003bf2:	f023 0310 	bic.w	r3, r3, #16
 8003bf6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf8:	f7fe fee0 	bl	80029bc <HAL_GetTick>
 8003bfc:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003bfe:	bf00      	nop
 8003c00:	f7fe fedc 	bl	80029bc <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d0f9      	beq.n	8003c00 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c10:	4a06      	ldr	r2, [pc, #24]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003c16:	4b05      	ldr	r3, [pc, #20]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1a:	4a04      	ldr	r2, [pc, #16]	@ (8003c2c <HAL_RCC_OscConfig+0x86c>)
 8003c1c:	f043 0310 	orr.w	r3, r3, #16
 8003c20:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3720      	adds	r7, #32
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	44020c00 	.word	0x44020c00

08003c30 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d101      	bne.n	8003c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e19e      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c44:	4b83      	ldr	r3, [pc, #524]	@ (8003e54 <HAL_RCC_ClockConfig+0x224>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 030f 	and.w	r3, r3, #15
 8003c4c:	683a      	ldr	r2, [r7, #0]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d910      	bls.n	8003c74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c52:	4b80      	ldr	r3, [pc, #512]	@ (8003e54 <HAL_RCC_ClockConfig+0x224>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f023 020f 	bic.w	r2, r3, #15
 8003c5a:	497e      	ldr	r1, [pc, #504]	@ (8003e54 <HAL_RCC_ClockConfig+0x224>)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c62:	4b7c      	ldr	r3, [pc, #496]	@ (8003e54 <HAL_RCC_ClockConfig+0x224>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 030f 	and.w	r3, r3, #15
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d001      	beq.n	8003c74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e186      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0310 	and.w	r3, r3, #16
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d012      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	695a      	ldr	r2, [r3, #20]
 8003c84:	4b74      	ldr	r3, [pc, #464]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	0a1b      	lsrs	r3, r3, #8
 8003c8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d909      	bls.n	8003ca6 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003c92:	4b71      	ldr	r3, [pc, #452]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	021b      	lsls	r3, r3, #8
 8003ca0:	496d      	ldr	r1, [pc, #436]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0308 	and.w	r3, r3, #8
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d012      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	691a      	ldr	r2, [r3, #16]
 8003cb6:	4b68      	ldr	r3, [pc, #416]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003cb8:	6a1b      	ldr	r3, [r3, #32]
 8003cba:	091b      	lsrs	r3, r3, #4
 8003cbc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d909      	bls.n	8003cd8 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003cc4:	4b64      	ldr	r3, [pc, #400]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	691b      	ldr	r3, [r3, #16]
 8003cd0:	011b      	lsls	r3, r3, #4
 8003cd2:	4961      	ldr	r1, [pc, #388]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0304 	and.w	r3, r3, #4
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d010      	beq.n	8003d06 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68da      	ldr	r2, [r3, #12]
 8003ce8:	4b5b      	ldr	r3, [pc, #364]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d908      	bls.n	8003d06 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003cf4:	4b58      	ldr	r3, [pc, #352]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003cf6:	6a1b      	ldr	r3, [r3, #32]
 8003cf8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	4955      	ldr	r1, [pc, #340]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d010      	beq.n	8003d34 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	689a      	ldr	r2, [r3, #8]
 8003d16:	4b50      	ldr	r3, [pc, #320]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003d18:	6a1b      	ldr	r3, [r3, #32]
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d908      	bls.n	8003d34 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003d22:	4b4d      	ldr	r3, [pc, #308]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	f023 020f 	bic.w	r2, r3, #15
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	494a      	ldr	r1, [pc, #296]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 8093 	beq.w	8003e68 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2b03      	cmp	r3, #3
 8003d48:	d107      	bne.n	8003d5a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003d4a:	4b43      	ldr	r3, [pc, #268]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d121      	bne.n	8003d9a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e113      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d107      	bne.n	8003d72 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d62:	4b3d      	ldr	r3, [pc, #244]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d115      	bne.n	8003d9a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e107      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d107      	bne.n	8003d8a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003d7a:	4b37      	ldr	r3, [pc, #220]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d109      	bne.n	8003d9a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e0fb      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d8a:	4b33      	ldr	r3, [pc, #204]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e0f3      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8003d9a:	4b2f      	ldr	r3, [pc, #188]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003d9c:	69db      	ldr	r3, [r3, #28]
 8003d9e:	f023 0203 	bic.w	r2, r3, #3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	492c      	ldr	r1, [pc, #176]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dac:	f7fe fe06 	bl	80029bc <HAL_GetTick>
 8003db0:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d112      	bne.n	8003de0 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dba:	e00a      	b.n	8003dd2 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003dbc:	f7fe fdfe 	bl	80029bc <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e0d7      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dd2:	4b21      	ldr	r3, [pc, #132]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	f003 0318 	and.w	r3, r3, #24
 8003dda:	2b18      	cmp	r3, #24
 8003ddc:	d1ee      	bne.n	8003dbc <HAL_RCC_ClockConfig+0x18c>
 8003dde:	e043      	b.n	8003e68 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d112      	bne.n	8003e0e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003de8:	e00a      	b.n	8003e00 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003dea:	f7fe fde7 	bl	80029bc <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d901      	bls.n	8003e00 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e0c0      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e00:	4b15      	ldr	r3, [pc, #84]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003e02:	69db      	ldr	r3, [r3, #28]
 8003e04:	f003 0318 	and.w	r3, r3, #24
 8003e08:	2b10      	cmp	r3, #16
 8003e0a:	d1ee      	bne.n	8003dea <HAL_RCC_ClockConfig+0x1ba>
 8003e0c:	e02c      	b.n	8003e68 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d122      	bne.n	8003e5c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003e16:	e00a      	b.n	8003e2e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003e18:	f7fe fdd0 	bl	80029bc <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e0a9      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e58 <HAL_RCC_ClockConfig+0x228>)
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	f003 0318 	and.w	r3, r3, #24
 8003e36:	2b08      	cmp	r3, #8
 8003e38:	d1ee      	bne.n	8003e18 <HAL_RCC_ClockConfig+0x1e8>
 8003e3a:	e015      	b.n	8003e68 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003e3c:	f7fe fdbe 	bl	80029bc <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d906      	bls.n	8003e5c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e097      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
 8003e52:	bf00      	nop
 8003e54:	40022000 	.word	0x40022000
 8003e58:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e5c:	4b4b      	ldr	r3, [pc, #300]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	f003 0318 	and.w	r3, r3, #24
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1e9      	bne.n	8003e3c <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d010      	beq.n	8003e96 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	4b44      	ldr	r3, [pc, #272]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003e7a:	6a1b      	ldr	r3, [r3, #32]
 8003e7c:	f003 030f 	and.w	r3, r3, #15
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d208      	bcs.n	8003e96 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003e84:	4b41      	ldr	r3, [pc, #260]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	f023 020f 	bic.w	r2, r3, #15
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	493e      	ldr	r1, [pc, #248]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e96:	4b3e      	ldr	r3, [pc, #248]	@ (8003f90 <HAL_RCC_ClockConfig+0x360>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d210      	bcs.n	8003ec6 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ea4:	4b3a      	ldr	r3, [pc, #232]	@ (8003f90 <HAL_RCC_ClockConfig+0x360>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f023 020f 	bic.w	r2, r3, #15
 8003eac:	4938      	ldr	r1, [pc, #224]	@ (8003f90 <HAL_RCC_ClockConfig+0x360>)
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eb4:	4b36      	ldr	r3, [pc, #216]	@ (8003f90 <HAL_RCC_ClockConfig+0x360>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 030f 	and.w	r3, r3, #15
 8003ebc:	683a      	ldr	r2, [r7, #0]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d001      	beq.n	8003ec6 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e05d      	b.n	8003f82 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0304 	and.w	r3, r3, #4
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d010      	beq.n	8003ef4 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68da      	ldr	r2, [r3, #12]
 8003ed6:	4b2d      	ldr	r3, [pc, #180]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d208      	bcs.n	8003ef4 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003ee2:	4b2a      	ldr	r3, [pc, #168]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	4927      	ldr	r1, [pc, #156]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0308 	and.w	r3, r3, #8
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d012      	beq.n	8003f26 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691a      	ldr	r2, [r3, #16]
 8003f04:	4b21      	ldr	r3, [pc, #132]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	091b      	lsrs	r3, r3, #4
 8003f0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d209      	bcs.n	8003f26 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003f12:	4b1e      	ldr	r3, [pc, #120]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003f14:	6a1b      	ldr	r3, [r3, #32]
 8003f16:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	011b      	lsls	r3, r3, #4
 8003f20:	491a      	ldr	r1, [pc, #104]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0310 	and.w	r3, r3, #16
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d012      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	695a      	ldr	r2, [r3, #20]
 8003f36:	4b15      	ldr	r3, [pc, #84]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	0a1b      	lsrs	r3, r3, #8
 8003f3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d209      	bcs.n	8003f58 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003f44:	4b11      	ldr	r3, [pc, #68]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	695b      	ldr	r3, [r3, #20]
 8003f50:	021b      	lsls	r3, r3, #8
 8003f52:	490e      	ldr	r1, [pc, #56]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003f58:	f000 f822 	bl	8003fa0 <HAL_RCC_GetSysClockFreq>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f8c <HAL_RCC_ClockConfig+0x35c>)
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	f003 030f 	and.w	r3, r3, #15
 8003f66:	490b      	ldr	r1, [pc, #44]	@ (8003f94 <HAL_RCC_ClockConfig+0x364>)
 8003f68:	5ccb      	ldrb	r3, [r1, r3]
 8003f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f98 <HAL_RCC_ClockConfig+0x368>)
 8003f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003f72:	4b0a      	ldr	r3, [pc, #40]	@ (8003f9c <HAL_RCC_ClockConfig+0x36c>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fe fc96 	bl	80028a8 <HAL_InitTick>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003f80:	7afb      	ldrb	r3, [r7, #11]
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	44020c00 	.word	0x44020c00
 8003f90:	40022000 	.word	0x40022000
 8003f94:	08010ae8 	.word	0x08010ae8
 8003f98:	20000000 	.word	0x20000000
 8003f9c:	20000004 	.word	0x20000004

08003fa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b089      	sub	sp, #36	@ 0x24
 8003fa4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8003fa6:	4b8c      	ldr	r3, [pc, #560]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	f003 0318 	and.w	r3, r3, #24
 8003fae:	2b08      	cmp	r3, #8
 8003fb0:	d102      	bne.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003fb2:	4b8a      	ldr	r3, [pc, #552]	@ (80041dc <HAL_RCC_GetSysClockFreq+0x23c>)
 8003fb4:	61fb      	str	r3, [r7, #28]
 8003fb6:	e107      	b.n	80041c8 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fb8:	4b87      	ldr	r3, [pc, #540]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fba:	69db      	ldr	r3, [r3, #28]
 8003fbc:	f003 0318 	and.w	r3, r3, #24
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d112      	bne.n	8003fea <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003fc4:	4b84      	ldr	r3, [pc, #528]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0320 	and.w	r3, r3, #32
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d009      	beq.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003fd0:	4b81      	ldr	r3, [pc, #516]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	08db      	lsrs	r3, r3, #3
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	4a81      	ldr	r2, [pc, #516]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0x240>)
 8003fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8003fe0:	61fb      	str	r3, [r7, #28]
 8003fe2:	e0f1      	b.n	80041c8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8003fe4:	4b7e      	ldr	r3, [pc, #504]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0x240>)
 8003fe6:	61fb      	str	r3, [r7, #28]
 8003fe8:	e0ee      	b.n	80041c8 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fea:	4b7b      	ldr	r3, [pc, #492]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	f003 0318 	and.w	r3, r3, #24
 8003ff2:	2b10      	cmp	r3, #16
 8003ff4:	d102      	bne.n	8003ffc <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ff6:	4b7b      	ldr	r3, [pc, #492]	@ (80041e4 <HAL_RCC_GetSysClockFreq+0x244>)
 8003ff8:	61fb      	str	r3, [r7, #28]
 8003ffa:	e0e5      	b.n	80041c8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ffc:	4b76      	ldr	r3, [pc, #472]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8003ffe:	69db      	ldr	r3, [r3, #28]
 8004000:	f003 0318 	and.w	r3, r3, #24
 8004004:	2b18      	cmp	r3, #24
 8004006:	f040 80dd 	bne.w	80041c4 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800400a:	4b73      	ldr	r3, [pc, #460]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 800400c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800400e:	f003 0303 	and.w	r3, r3, #3
 8004012:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004014:	4b70      	ldr	r3, [pc, #448]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004018:	0a1b      	lsrs	r3, r3, #8
 800401a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800401e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004020:	4b6d      	ldr	r3, [pc, #436]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004024:	091b      	lsrs	r3, r3, #4
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800402c:	4b6a      	ldr	r3, [pc, #424]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 800402e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004030:	08db      	lsrs	r3, r3, #3
 8004032:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	fb02 f303 	mul.w	r3, r2, r3
 800403c:	ee07 3a90 	vmov	s15, r3
 8004040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004044:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	2b00      	cmp	r3, #0
 800404c:	f000 80b7 	beq.w	80041be <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d003      	beq.n	800405e <HAL_RCC_GetSysClockFreq+0xbe>
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	2b03      	cmp	r3, #3
 800405a:	d056      	beq.n	800410a <HAL_RCC_GetSysClockFreq+0x16a>
 800405c:	e077      	b.n	800414e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800405e:	4b5e      	ldr	r3, [pc, #376]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0320 	and.w	r3, r3, #32
 8004066:	2b00      	cmp	r3, #0
 8004068:	d02d      	beq.n	80040c6 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800406a:	4b5b      	ldr	r3, [pc, #364]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	08db      	lsrs	r3, r3, #3
 8004070:	f003 0303 	and.w	r3, r3, #3
 8004074:	4a5a      	ldr	r2, [pc, #360]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0x240>)
 8004076:	fa22 f303 	lsr.w	r3, r2, r3
 800407a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	ee07 3a90 	vmov	s15, r3
 8004082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	ee07 3a90 	vmov	s15, r3
 800408c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004090:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004094:	4b50      	ldr	r3, [pc, #320]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004098:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800409c:	ee07 3a90 	vmov	s15, r3
 80040a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80040a4:	ed97 6a02 	vldr	s12, [r7, #8]
 80040a8:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80041e8 <HAL_RCC_GetSysClockFreq+0x248>
 80040ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80040b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040c0:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80040c4:	e065      	b.n	8004192 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	ee07 3a90 	vmov	s15, r3
 80040cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040d0:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80041ec <HAL_RCC_GetSysClockFreq+0x24c>
 80040d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040d8:	4b3f      	ldr	r3, [pc, #252]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 80040da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040e0:	ee07 3a90 	vmov	s15, r3
 80040e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80040e8:	ed97 6a02 	vldr	s12, [r7, #8]
 80040ec:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80041e8 <HAL_RCC_GetSysClockFreq+0x248>
 80040f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80040f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004100:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004104:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004108:	e043      	b.n	8004192 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	ee07 3a90 	vmov	s15, r3
 8004110:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004114:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80041f0 <HAL_RCC_GetSysClockFreq+0x250>
 8004118:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800411c:	4b2e      	ldr	r3, [pc, #184]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 800411e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004124:	ee07 3a90 	vmov	s15, r3
 8004128:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800412c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004130:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80041e8 <HAL_RCC_GetSysClockFreq+0x248>
 8004134:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004138:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800413c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004140:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004144:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004148:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800414c:	e021      	b.n	8004192 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	ee07 3a90 	vmov	s15, r3
 8004154:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004158:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80041f4 <HAL_RCC_GetSysClockFreq+0x254>
 800415c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004160:	4b1d      	ldr	r3, [pc, #116]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004162:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004168:	ee07 3a90 	vmov	s15, r3
 800416c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004170:	ed97 6a02 	vldr	s12, [r7, #8]
 8004174:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80041e8 <HAL_RCC_GetSysClockFreq+0x248>
 8004178:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800417c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004180:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004184:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800418c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004190:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004192:	4b11      	ldr	r3, [pc, #68]	@ (80041d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004196:	0a5b      	lsrs	r3, r3, #9
 8004198:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800419c:	3301      	adds	r3, #1
 800419e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	ee07 3a90 	vmov	s15, r3
 80041a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041aa:	edd7 6a06 	vldr	s13, [r7, #24]
 80041ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041b6:	ee17 3a90 	vmov	r3, s15
 80041ba:	61fb      	str	r3, [r7, #28]
 80041bc:	e004      	b.n	80041c8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80041be:	2300      	movs	r3, #0
 80041c0:	61fb      	str	r3, [r7, #28]
 80041c2:	e001      	b.n	80041c8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80041c4:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <HAL_RCC_GetSysClockFreq+0x240>)
 80041c6:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80041c8:	69fb      	ldr	r3, [r7, #28]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3724      	adds	r7, #36	@ 0x24
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	44020c00 	.word	0x44020c00
 80041dc:	003d0900 	.word	0x003d0900
 80041e0:	03d09000 	.word	0x03d09000
 80041e4:	007a1200 	.word	0x007a1200
 80041e8:	46000000 	.word	0x46000000
 80041ec:	4c742400 	.word	0x4c742400
 80041f0:	4af42400 	.word	0x4af42400
 80041f4:	4a742400 	.word	0x4a742400

080041f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80041fc:	f7ff fed0 	bl	8003fa0 <HAL_RCC_GetSysClockFreq>
 8004200:	4602      	mov	r2, r0
 8004202:	4b08      	ldr	r3, [pc, #32]	@ (8004224 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004204:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004206:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800420a:	4907      	ldr	r1, [pc, #28]	@ (8004228 <HAL_RCC_GetHCLKFreq+0x30>)
 800420c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800420e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004212:	fa22 f303 	lsr.w	r3, r2, r3
 8004216:	4a05      	ldr	r2, [pc, #20]	@ (800422c <HAL_RCC_GetHCLKFreq+0x34>)
 8004218:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800421a:	4b04      	ldr	r3, [pc, #16]	@ (800422c <HAL_RCC_GetHCLKFreq+0x34>)
 800421c:	681b      	ldr	r3, [r3, #0]
}
 800421e:	4618      	mov	r0, r3
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	44020c00 	.word	0x44020c00
 8004228:	08010ae8 	.word	0x08010ae8
 800422c:	20000000 	.word	0x20000000

08004230 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004234:	f7ff ffe0 	bl	80041f8 <HAL_RCC_GetHCLKFreq>
 8004238:	4602      	mov	r2, r0
 800423a:	4b06      	ldr	r3, [pc, #24]	@ (8004254 <HAL_RCC_GetPCLK1Freq+0x24>)
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	091b      	lsrs	r3, r3, #4
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	4904      	ldr	r1, [pc, #16]	@ (8004258 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004246:	5ccb      	ldrb	r3, [r1, r3]
 8004248:	f003 031f 	and.w	r3, r3, #31
 800424c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004250:	4618      	mov	r0, r3
 8004252:	bd80      	pop	{r7, pc}
 8004254:	44020c00 	.word	0x44020c00
 8004258:	08010af8 	.word	0x08010af8

0800425c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8004260:	f7ff ffca 	bl	80041f8 <HAL_RCC_GetHCLKFreq>
 8004264:	4602      	mov	r2, r0
 8004266:	4b06      	ldr	r3, [pc, #24]	@ (8004280 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004268:	6a1b      	ldr	r3, [r3, #32]
 800426a:	0a1b      	lsrs	r3, r3, #8
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	4904      	ldr	r1, [pc, #16]	@ (8004284 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004272:	5ccb      	ldrb	r3, [r1, r3]
 8004274:	f003 031f 	and.w	r3, r3, #31
 8004278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800427c:	4618      	mov	r0, r3
 800427e:	bd80      	pop	{r7, pc}
 8004280:	44020c00 	.word	0x44020c00
 8004284:	08010af8 	.word	0x08010af8

08004288 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800428c:	f7ff ffb4 	bl	80041f8 <HAL_RCC_GetHCLKFreq>
 8004290:	4602      	mov	r2, r0
 8004292:	4b06      	ldr	r3, [pc, #24]	@ (80042ac <HAL_RCC_GetPCLK3Freq+0x24>)
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	0b1b      	lsrs	r3, r3, #12
 8004298:	f003 0307 	and.w	r3, r3, #7
 800429c:	4904      	ldr	r1, [pc, #16]	@ (80042b0 <HAL_RCC_GetPCLK3Freq+0x28>)
 800429e:	5ccb      	ldrb	r3, [r1, r3]
 80042a0:	f003 031f 	and.w	r3, r3, #31
 80042a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	44020c00 	.word	0x44020c00
 80042b0:	08010af8 	.word	0x08010af8

080042b4 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80042b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042b8:	b0d8      	sub	sp, #352	@ 0x160
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042c0:	2300      	movs	r3, #0
 80042c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042c6:	2300      	movs	r3, #0
 80042c8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80042cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d4:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80042d8:	2500      	movs	r5, #0
 80042da:	ea54 0305 	orrs.w	r3, r4, r5
 80042de:	d00b      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80042e0:	4bcd      	ldr	r3, [pc, #820]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80042e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80042e6:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80042ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f0:	4ac9      	ldr	r2, [pc, #804]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80042f2:	430b      	orrs	r3, r1
 80042f4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004300:	f002 0801 	and.w	r8, r2, #1
 8004304:	f04f 0900 	mov.w	r9, #0
 8004308:	ea58 0309 	orrs.w	r3, r8, r9
 800430c:	d042      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800430e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004314:	2b05      	cmp	r3, #5
 8004316:	d823      	bhi.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8004318:	a201      	add	r2, pc, #4	@ (adr r2, 8004320 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800431a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800431e:	bf00      	nop
 8004320:	08004369 	.word	0x08004369
 8004324:	08004339 	.word	0x08004339
 8004328:	0800434d 	.word	0x0800434d
 800432c:	08004369 	.word	0x08004369
 8004330:	08004369 	.word	0x08004369
 8004334:	08004369 	.word	0x08004369
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004338:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800433c:	3308      	adds	r3, #8
 800433e:	4618      	mov	r0, r3
 8004340:	f004 fee0 	bl	8009104 <RCCEx_PLL2_Config>
 8004344:	4603      	mov	r3, r0
 8004346:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800434a:	e00e      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800434c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004350:	3330      	adds	r3, #48	@ 0x30
 8004352:	4618      	mov	r0, r3
 8004354:	f004 ff6e 	bl	8009234 <RCCEx_PLL3_Config>
 8004358:	4603      	mov	r3, r0
 800435a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800435e:	e004      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004366:	e000      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8004368:	bf00      	nop
    }

    if (ret == HAL_OK)
 800436a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10c      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004372:	4ba9      	ldr	r3, [pc, #676]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004374:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004378:	f023 0107 	bic.w	r1, r3, #7
 800437c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004382:	4aa5      	ldr	r2, [pc, #660]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004384:	430b      	orrs	r3, r1
 8004386:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800438a:	e003      	b.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800438c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004390:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004394:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439c:	f002 0a02 	and.w	sl, r2, #2
 80043a0:	f04f 0b00 	mov.w	fp, #0
 80043a4:	ea5a 030b 	orrs.w	r3, sl, fp
 80043a8:	f000 8088 	beq.w	80044bc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80043ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b2:	2b28      	cmp	r3, #40	@ 0x28
 80043b4:	d868      	bhi.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80043b6:	a201      	add	r2, pc, #4	@ (adr r2, 80043bc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80043b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043bc:	08004491 	.word	0x08004491
 80043c0:	08004489 	.word	0x08004489
 80043c4:	08004489 	.word	0x08004489
 80043c8:	08004489 	.word	0x08004489
 80043cc:	08004489 	.word	0x08004489
 80043d0:	08004489 	.word	0x08004489
 80043d4:	08004489 	.word	0x08004489
 80043d8:	08004489 	.word	0x08004489
 80043dc:	08004461 	.word	0x08004461
 80043e0:	08004489 	.word	0x08004489
 80043e4:	08004489 	.word	0x08004489
 80043e8:	08004489 	.word	0x08004489
 80043ec:	08004489 	.word	0x08004489
 80043f0:	08004489 	.word	0x08004489
 80043f4:	08004489 	.word	0x08004489
 80043f8:	08004489 	.word	0x08004489
 80043fc:	08004475 	.word	0x08004475
 8004400:	08004489 	.word	0x08004489
 8004404:	08004489 	.word	0x08004489
 8004408:	08004489 	.word	0x08004489
 800440c:	08004489 	.word	0x08004489
 8004410:	08004489 	.word	0x08004489
 8004414:	08004489 	.word	0x08004489
 8004418:	08004489 	.word	0x08004489
 800441c:	08004491 	.word	0x08004491
 8004420:	08004489 	.word	0x08004489
 8004424:	08004489 	.word	0x08004489
 8004428:	08004489 	.word	0x08004489
 800442c:	08004489 	.word	0x08004489
 8004430:	08004489 	.word	0x08004489
 8004434:	08004489 	.word	0x08004489
 8004438:	08004489 	.word	0x08004489
 800443c:	08004491 	.word	0x08004491
 8004440:	08004489 	.word	0x08004489
 8004444:	08004489 	.word	0x08004489
 8004448:	08004489 	.word	0x08004489
 800444c:	08004489 	.word	0x08004489
 8004450:	08004489 	.word	0x08004489
 8004454:	08004489 	.word	0x08004489
 8004458:	08004489 	.word	0x08004489
 800445c:	08004491 	.word	0x08004491
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004460:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004464:	3308      	adds	r3, #8
 8004466:	4618      	mov	r0, r3
 8004468:	f004 fe4c 	bl	8009104 <RCCEx_PLL2_Config>
 800446c:	4603      	mov	r3, r0
 800446e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004472:	e00e      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004474:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004478:	3330      	adds	r3, #48	@ 0x30
 800447a:	4618      	mov	r0, r3
 800447c:	f004 feda 	bl	8009234 <RCCEx_PLL3_Config>
 8004480:	4603      	mov	r3, r0
 8004482:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004486:	e004      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800448e:	e000      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8004490:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004492:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004496:	2b00      	cmp	r3, #0
 8004498:	d10c      	bne.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800449a:	4b5f      	ldr	r3, [pc, #380]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800449c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80044a0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80044a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044aa:	4a5b      	ldr	r2, [pc, #364]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80044ac:	430b      	orrs	r3, r1
 80044ae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80044b2:	e003      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80044b8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c4:	f002 0304 	and.w	r3, r2, #4
 80044c8:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80044cc:	2300      	movs	r3, #0
 80044ce:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80044d2:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 80044d6:	460b      	mov	r3, r1
 80044d8:	4313      	orrs	r3, r2
 80044da:	d04e      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80044dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044e2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80044e6:	d02c      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80044e8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80044ec:	d825      	bhi.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x286>
 80044ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044f2:	d028      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80044f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044f8:	d81f      	bhi.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x286>
 80044fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80044fc:	d025      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x296>
 80044fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8004500:	d81b      	bhi.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004502:	2b80      	cmp	r3, #128	@ 0x80
 8004504:	d00f      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004506:	2b80      	cmp	r3, #128	@ 0x80
 8004508:	d817      	bhi.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800450a:	2b00      	cmp	r3, #0
 800450c:	d01f      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800450e:	2b40      	cmp	r3, #64	@ 0x40
 8004510:	d113      	bne.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004512:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004516:	3308      	adds	r3, #8
 8004518:	4618      	mov	r0, r3
 800451a:	f004 fdf3 	bl	8009104 <RCCEx_PLL2_Config>
 800451e:	4603      	mov	r3, r0
 8004520:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004524:	e014      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004526:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800452a:	3330      	adds	r3, #48	@ 0x30
 800452c:	4618      	mov	r0, r3
 800452e:	f004 fe81 	bl	8009234 <RCCEx_PLL3_Config>
 8004532:	4603      	mov	r3, r0
 8004534:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004538:	e00a      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004540:	e006      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004542:	bf00      	nop
 8004544:	e004      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004546:	bf00      	nop
 8004548:	e002      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800454a:	bf00      	nop
 800454c:	e000      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800454e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004550:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004554:	2b00      	cmp	r3, #0
 8004556:	d10c      	bne.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004558:	4b2f      	ldr	r3, [pc, #188]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800455a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800455e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004562:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004566:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004568:	4a2b      	ldr	r2, [pc, #172]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800456a:	430b      	orrs	r3, r1
 800456c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004570:	e003      	b.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004572:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004576:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800457a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800457e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004582:	f002 0308 	and.w	r3, r2, #8
 8004586:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800458a:	2300      	movs	r3, #0
 800458c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8004590:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8004594:	460b      	mov	r3, r1
 8004596:	4313      	orrs	r3, r2
 8004598:	d056      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800459a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800459e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045a0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80045a4:	d031      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x356>
 80045a6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80045aa:	d82a      	bhi.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80045ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045b0:	d02d      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80045b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045b6:	d824      	bhi.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80045b8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80045bc:	d029      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80045be:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80045c2:	d81e      	bhi.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80045c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045c8:	d011      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80045ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ce:	d818      	bhi.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d023      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x368>
 80045d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045d8:	d113      	bne.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80045da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045de:	3308      	adds	r3, #8
 80045e0:	4618      	mov	r0, r3
 80045e2:	f004 fd8f 	bl	8009104 <RCCEx_PLL2_Config>
 80045e6:	4603      	mov	r3, r0
 80045e8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80045ec:	e017      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80045ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045f2:	3330      	adds	r3, #48	@ 0x30
 80045f4:	4618      	mov	r0, r3
 80045f6:	f004 fe1d 	bl	8009234 <RCCEx_PLL3_Config>
 80045fa:	4603      	mov	r3, r0
 80045fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004600:	e00d      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004608:	e009      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800460a:	bf00      	nop
 800460c:	e007      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800460e:	bf00      	nop
 8004610:	e005      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004612:	bf00      	nop
 8004614:	e003      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004616:	bf00      	nop
 8004618:	44020c00 	.word	0x44020c00
        break;
 800461c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800461e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10c      	bne.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004626:	4bbb      	ldr	r3, [pc, #748]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004628:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800462c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004630:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004634:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004636:	4ab7      	ldr	r2, [pc, #732]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004638:	430b      	orrs	r3, r1
 800463a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800463e:	e003      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004640:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004644:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004648:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800464c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004650:	f002 0310 	and.w	r3, r2, #16
 8004654:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004658:	2300      	movs	r3, #0
 800465a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800465e:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8004662:	460b      	mov	r3, r1
 8004664:	4313      	orrs	r3, r2
 8004666:	d053      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004668:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800466c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800466e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004672:	d031      	beq.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004674:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004678:	d82a      	bhi.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800467a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800467e:	d02d      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004680:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004684:	d824      	bhi.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004686:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800468a:	d029      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800468c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004690:	d81e      	bhi.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004692:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004696:	d011      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004698:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800469c:	d818      	bhi.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d020      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x430>
 80046a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046a6:	d113      	bne.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80046a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046ac:	3308      	adds	r3, #8
 80046ae:	4618      	mov	r0, r3
 80046b0:	f004 fd28 	bl	8009104 <RCCEx_PLL2_Config>
 80046b4:	4603      	mov	r3, r0
 80046b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80046ba:	e014      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80046bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046c0:	3330      	adds	r3, #48	@ 0x30
 80046c2:	4618      	mov	r0, r3
 80046c4:	f004 fdb6 	bl	8009234 <RCCEx_PLL3_Config>
 80046c8:	4603      	mov	r3, r0
 80046ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80046ce:	e00a      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80046d6:	e006      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80046d8:	bf00      	nop
 80046da:	e004      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80046dc:	bf00      	nop
 80046de:	e002      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80046e0:	bf00      	nop
 80046e2:	e000      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80046e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10c      	bne.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80046ee:	4b89      	ldr	r3, [pc, #548]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80046f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046f4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80046f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046fe:	4a85      	ldr	r2, [pc, #532]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004700:	430b      	orrs	r3, r1
 8004702:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004706:	e003      	b.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004708:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800470c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004710:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004718:	f002 0320 	and.w	r3, r2, #32
 800471c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004720:	2300      	movs	r3, #0
 8004722:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004726:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 800472a:	460b      	mov	r3, r1
 800472c:	4313      	orrs	r3, r2
 800472e:	d053      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8004730:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004736:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800473a:	d031      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800473c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004740:	d82a      	bhi.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004742:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004746:	d02d      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004748:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800474c:	d824      	bhi.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800474e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004752:	d029      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004754:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004758:	d81e      	bhi.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800475a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800475e:	d011      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004764:	d818      	bhi.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004766:	2b00      	cmp	r3, #0
 8004768:	d020      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800476a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800476e:	d113      	bne.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004770:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004774:	3308      	adds	r3, #8
 8004776:	4618      	mov	r0, r3
 8004778:	f004 fcc4 	bl	8009104 <RCCEx_PLL2_Config>
 800477c:	4603      	mov	r3, r0
 800477e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004782:	e014      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004784:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004788:	3330      	adds	r3, #48	@ 0x30
 800478a:	4618      	mov	r0, r3
 800478c:	f004 fd52 	bl	8009234 <RCCEx_PLL3_Config>
 8004790:	4603      	mov	r3, r0
 8004792:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004796:	e00a      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800479e:	e006      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80047a0:	bf00      	nop
 80047a2:	e004      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80047a4:	bf00      	nop
 80047a6:	e002      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80047a8:	bf00      	nop
 80047aa:	e000      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80047ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d10c      	bne.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80047b6:	4b57      	ldr	r3, [pc, #348]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80047b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80047bc:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80047c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c6:	4a53      	ldr	r2, [pc, #332]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80047c8:	430b      	orrs	r3, r1
 80047ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80047ce:	e003      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047d0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80047d4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80047d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80047e4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80047e8:	2300      	movs	r3, #0
 80047ea:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80047ee:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80047f2:	460b      	mov	r3, r1
 80047f4:	4313      	orrs	r3, r2
 80047f6:	d053      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 80047f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047fe:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004802:	d031      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8004804:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004808:	d82a      	bhi.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800480a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800480e:	d02d      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8004810:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004814:	d824      	bhi.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004816:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800481a:	d029      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800481c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004820:	d81e      	bhi.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004822:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004826:	d011      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004828:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800482c:	d818      	bhi.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800482e:	2b00      	cmp	r3, #0
 8004830:	d020      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004832:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004836:	d113      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004838:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800483c:	3308      	adds	r3, #8
 800483e:	4618      	mov	r0, r3
 8004840:	f004 fc60 	bl	8009104 <RCCEx_PLL2_Config>
 8004844:	4603      	mov	r3, r0
 8004846:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800484a:	e014      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800484c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004850:	3330      	adds	r3, #48	@ 0x30
 8004852:	4618      	mov	r0, r3
 8004854:	f004 fcee 	bl	8009234 <RCCEx_PLL3_Config>
 8004858:	4603      	mov	r3, r0
 800485a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800485e:	e00a      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004866:	e006      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004868:	bf00      	nop
 800486a:	e004      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800486c:	bf00      	nop
 800486e:	e002      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004870:	bf00      	nop
 8004872:	e000      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004874:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004876:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800487a:	2b00      	cmp	r3, #0
 800487c:	d10c      	bne.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 800487e:	4b25      	ldr	r3, [pc, #148]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004880:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004884:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8004888:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800488c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800488e:	4a21      	ldr	r2, [pc, #132]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004890:	430b      	orrs	r3, r1
 8004892:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004896:	e003      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004898:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800489c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80048a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80048ac:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80048b0:	2300      	movs	r3, #0
 80048b2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80048b6:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 80048ba:	460b      	mov	r3, r1
 80048bc:	4313      	orrs	r3, r2
 80048be:	d055      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 80048c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048c6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80048ca:	d033      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x680>
 80048cc:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80048d0:	d82c      	bhi.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80048d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80048d6:	d02f      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80048d8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80048dc:	d826      	bhi.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80048de:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80048e2:	d02b      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x688>
 80048e4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80048e8:	d820      	bhi.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80048ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048ee:	d013      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80048f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048f4:	d81a      	bhi.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d022      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 80048fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80048fe:	d115      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004900:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004904:	3308      	adds	r3, #8
 8004906:	4618      	mov	r0, r3
 8004908:	f004 fbfc 	bl	8009104 <RCCEx_PLL2_Config>
 800490c:	4603      	mov	r3, r0
 800490e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004912:	e016      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8004914:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004918:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800491c:	3330      	adds	r3, #48	@ 0x30
 800491e:	4618      	mov	r0, r3
 8004920:	f004 fc88 	bl	8009234 <RCCEx_PLL3_Config>
 8004924:	4603      	mov	r3, r0
 8004926:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800492a:	e00a      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004932:	e006      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004934:	bf00      	nop
 8004936:	e004      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004938:	bf00      	nop
 800493a:	e002      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800493c:	bf00      	nop
 800493e:	e000      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004940:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004942:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10c      	bne.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 800494a:	4bbb      	ldr	r3, [pc, #748]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800494c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004950:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004954:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004958:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800495a:	4ab7      	ldr	r2, [pc, #732]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800495c:	430b      	orrs	r3, r1
 800495e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004962:	e003      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004964:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004968:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 800496c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004974:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8004978:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800497c:	2300      	movs	r3, #0
 800497e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004982:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8004986:	460b      	mov	r3, r1
 8004988:	4313      	orrs	r3, r2
 800498a:	d053      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 800498c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004990:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004992:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004996:	d031      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x748>
 8004998:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800499c:	d82a      	bhi.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800499e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049a2:	d02d      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 80049a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049a8:	d824      	bhi.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80049aa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049ae:	d029      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x750>
 80049b0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049b4:	d81e      	bhi.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80049b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049ba:	d011      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80049bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049c0:	d818      	bhi.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d020      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x754>
 80049c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049ca:	d113      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80049cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049d0:	3308      	adds	r3, #8
 80049d2:	4618      	mov	r0, r3
 80049d4:	f004 fb96 	bl	8009104 <RCCEx_PLL2_Config>
 80049d8:	4603      	mov	r3, r0
 80049da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80049de:	e014      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80049e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049e4:	3330      	adds	r3, #48	@ 0x30
 80049e6:	4618      	mov	r0, r3
 80049e8:	f004 fc24 	bl	8009234 <RCCEx_PLL3_Config>
 80049ec:	4603      	mov	r3, r0
 80049ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80049f2:	e00a      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80049fa:	e006      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80049fc:	bf00      	nop
 80049fe:	e004      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004a00:	bf00      	nop
 8004a02:	e002      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004a04:	bf00      	nop
 8004a06:	e000      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004a08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10c      	bne.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8004a12:	4b89      	ldr	r3, [pc, #548]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004a14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a18:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004a1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a22:	4a85      	ldr	r2, [pc, #532]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004a24:	430b      	orrs	r3, r1
 8004a26:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004a2a:	e003      	b.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a2c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a30:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8004a34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004a40:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004a44:	2300      	movs	r3, #0
 8004a46:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004a4a:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004a4e:	460b      	mov	r3, r1
 8004a50:	4313      	orrs	r3, r2
 8004a52:	d055      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8004a54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a5c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004a60:	d031      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8004a62:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004a66:	d82a      	bhi.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004a68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a6c:	d02d      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x816>
 8004a6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a72:	d824      	bhi.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004a74:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004a78:	d029      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8004a7a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004a7e:	d81e      	bhi.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004a80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a84:	d011      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8004a86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a8a:	d818      	bhi.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d020      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8004a90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a94:	d113      	bne.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004a96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a9a:	3308      	adds	r3, #8
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f004 fb31 	bl	8009104 <RCCEx_PLL2_Config>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004aa8:	e014      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004aaa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004aae:	3330      	adds	r3, #48	@ 0x30
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f004 fbbf 	bl	8009234 <RCCEx_PLL3_Config>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004abc:	e00a      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004ac4:	e006      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004ac6:	bf00      	nop
 8004ac8:	e004      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004aca:	bf00      	nop
 8004acc:	e002      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004ace:	bf00      	nop
 8004ad0:	e000      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004ad2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ad4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d10d      	bne.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8004adc:	4b56      	ldr	r3, [pc, #344]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004ade:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004ae2:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8004ae6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004aea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004aee:	4a52      	ldr	r2, [pc, #328]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004af0:	430b      	orrs	r3, r1
 8004af2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004af6:	e003      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004af8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004afc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8004b00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b08:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004b0c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004b10:	2300      	movs	r3, #0
 8004b12:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004b16:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	d044      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8004b20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b28:	2b05      	cmp	r3, #5
 8004b2a:	d823      	bhi.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8004b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b34 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8004b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b32:	bf00      	nop
 8004b34:	08004b7d 	.word	0x08004b7d
 8004b38:	08004b4d 	.word	0x08004b4d
 8004b3c:	08004b61 	.word	0x08004b61
 8004b40:	08004b7d 	.word	0x08004b7d
 8004b44:	08004b7d 	.word	0x08004b7d
 8004b48:	08004b7d 	.word	0x08004b7d
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b50:	3308      	adds	r3, #8
 8004b52:	4618      	mov	r0, r3
 8004b54:	f004 fad6 	bl	8009104 <RCCEx_PLL2_Config>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004b5e:	e00e      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b64:	3330      	adds	r3, #48	@ 0x30
 8004b66:	4618      	mov	r0, r3
 8004b68:	f004 fb64 	bl	8009234 <RCCEx_PLL3_Config>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004b72:	e004      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004b7a:	e000      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8004b7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b7e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10d      	bne.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8004b86:	4b2c      	ldr	r3, [pc, #176]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004b88:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004b8c:	f023 0107 	bic.w	r1, r3, #7
 8004b90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b98:	4a27      	ldr	r2, [pc, #156]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004b9a:	430b      	orrs	r3, r1
 8004b9c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004ba0:	e003      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ba6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8004baa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004bb6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004bba:	2300      	movs	r3, #0
 8004bbc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004bc0:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	d04f      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8004bca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd2:	2b50      	cmp	r3, #80	@ 0x50
 8004bd4:	d029      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x976>
 8004bd6:	2b50      	cmp	r3, #80	@ 0x50
 8004bd8:	d823      	bhi.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004bda:	2b40      	cmp	r3, #64	@ 0x40
 8004bdc:	d027      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8004bde:	2b40      	cmp	r3, #64	@ 0x40
 8004be0:	d81f      	bhi.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004be2:	2b30      	cmp	r3, #48	@ 0x30
 8004be4:	d025      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8004be6:	2b30      	cmp	r3, #48	@ 0x30
 8004be8:	d81b      	bhi.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004bea:	2b20      	cmp	r3, #32
 8004bec:	d00f      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8004bee:	2b20      	cmp	r3, #32
 8004bf0:	d817      	bhi.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d022      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x988>
 8004bf6:	2b10      	cmp	r3, #16
 8004bf8:	d113      	bne.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004bfa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bfe:	3308      	adds	r3, #8
 8004c00:	4618      	mov	r0, r3
 8004c02:	f004 fa7f 	bl	8009104 <RCCEx_PLL2_Config>
 8004c06:	4603      	mov	r3, r0
 8004c08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004c0c:	e017      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c12:	3330      	adds	r3, #48	@ 0x30
 8004c14:	4618      	mov	r0, r3
 8004c16:	f004 fb0d 	bl	8009234 <RCCEx_PLL3_Config>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004c20:	e00d      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c28:	e009      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004c2a:	bf00      	nop
 8004c2c:	e007      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004c2e:	bf00      	nop
 8004c30:	e005      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004c32:	bf00      	nop
 8004c34:	e003      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8004c36:	bf00      	nop
 8004c38:	44020c00 	.word	0x44020c00
        break;
 8004c3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d10d      	bne.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8004c46:	4baf      	ldr	r3, [pc, #700]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004c48:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004c4c:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004c50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c58:	4aaa      	ldr	r2, [pc, #680]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004c5a:	430b      	orrs	r3, r1
 8004c5c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004c60:	e003      	b.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c62:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c66:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c72:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004c76:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004c80:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004c84:	460b      	mov	r3, r1
 8004c86:	4313      	orrs	r3, r2
 8004c88:	d055      	beq.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004c8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c92:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004c96:	d031      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8004c98:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004c9c:	d82a      	bhi.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004c9e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ca2:	d02d      	beq.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004ca4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ca8:	d824      	bhi.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004caa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004cae:	d029      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004cb0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004cb4:	d81e      	bhi.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004cb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004cba:	d011      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8004cbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004cc0:	d818      	bhi.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d020      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8004cc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cca:	d113      	bne.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ccc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cd0:	3308      	adds	r3, #8
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f004 fa16 	bl	8009104 <RCCEx_PLL2_Config>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004cde:	e014      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ce0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ce4:	3330      	adds	r3, #48	@ 0x30
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f004 faa4 	bl	8009234 <RCCEx_PLL3_Config>
 8004cec:	4603      	mov	r3, r0
 8004cee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004cf2:	e00a      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004cfa:	e006      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004cfc:	bf00      	nop
 8004cfe:	e004      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004d00:	bf00      	nop
 8004d02:	e002      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004d04:	bf00      	nop
 8004d06:	e000      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004d08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10d      	bne.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004d12:	4b7c      	ldr	r3, [pc, #496]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d18:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004d1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d24:	4a77      	ldr	r2, [pc, #476]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004d26:	430b      	orrs	r3, r1
 8004d28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004d2c:	e003      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d32:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004d42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004d46:	2300      	movs	r3, #0
 8004d48:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004d4c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004d50:	460b      	mov	r3, r1
 8004d52:	4313      	orrs	r3, r2
 8004d54:	d03d      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8004d56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d5e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004d62:	d01b      	beq.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8004d64:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004d68:	d814      	bhi.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004d6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d6e:	d017      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8004d70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d74:	d80e      	bhi.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d014      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8004d7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d7e:	d109      	bne.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d84:	3330      	adds	r3, #48	@ 0x30
 8004d86:	4618      	mov	r0, r3
 8004d88:	f004 fa54 	bl	8009234 <RCCEx_PLL3_Config>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004d92:	e008      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004d9a:	e004      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004d9c:	bf00      	nop
 8004d9e:	e002      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004da0:	bf00      	nop
 8004da2:	e000      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004da4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004da6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10d      	bne.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004dae:	4b55      	ldr	r3, [pc, #340]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004db0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004db4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004db8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dc0:	4a50      	ldr	r2, [pc, #320]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004dc2:	430b      	orrs	r3, r1
 8004dc4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004dc8:	e003      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004dce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004dd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dda:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004dde:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004de2:	2300      	movs	r3, #0
 8004de4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004de8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004dec:	460b      	mov	r3, r1
 8004dee:	4313      	orrs	r3, r2
 8004df0:	d03d      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004df2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004df6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dfa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004dfe:	d01b      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8004e00:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e04:	d814      	bhi.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004e06:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e0a:	d017      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8004e0c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e10:	d80e      	bhi.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d014      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8004e16:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e1a:	d109      	bne.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e20:	3330      	adds	r3, #48	@ 0x30
 8004e22:	4618      	mov	r0, r3
 8004e24:	f004 fa06 	bl	8009234 <RCCEx_PLL3_Config>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8004e2e:	e008      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e36:	e004      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004e38:	bf00      	nop
 8004e3a:	e002      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004e3c:	bf00      	nop
 8004e3e:	e000      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004e40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10d      	bne.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004e4a:	4b2e      	ldr	r3, [pc, #184]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e50:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004e54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e5c:	4a29      	ldr	r2, [pc, #164]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e5e:	430b      	orrs	r3, r1
 8004e60:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004e64:	e003      	b.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e6a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e76:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004e7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004e7e:	2300      	movs	r3, #0
 8004e80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004e84:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004e88:	460b      	mov	r3, r1
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	d040      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8004e8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e96:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e9a:	d01b      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8004e9c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ea0:	d814      	bhi.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004ea2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ea6:	d017      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8004ea8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004eac:	d80e      	bhi.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d014      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8004eb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004eb6:	d109      	bne.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004eb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ebc:	3330      	adds	r3, #48	@ 0x30
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f004 f9b8 	bl	8009234 <RCCEx_PLL3_Config>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8004eca:	e008      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004ed2:	e004      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004ed4:	bf00      	nop
 8004ed6:	e002      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004ed8:	bf00      	nop
 8004eda:	e000      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004edc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ede:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d110      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004ee6:	4b07      	ldr	r3, [pc, #28]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004ee8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004eec:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004ef0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ef4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ef8:	4a02      	ldr	r2, [pc, #8]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004efa:	430b      	orrs	r3, r1
 8004efc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004f00:	e006      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8004f02:	bf00      	nop
 8004f04:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f08:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f0c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f18:	2100      	movs	r1, #0
 8004f1a:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8004f1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004f26:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	d03d      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8004f30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f34:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f38:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004f3c:	d01b      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004f3e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004f42:	d814      	bhi.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004f44:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f48:	d017      	beq.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8004f4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f4e:	d80e      	bhi.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d014      	beq.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8004f54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f58:	d109      	bne.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f5e:	3330      	adds	r3, #48	@ 0x30
 8004f60:	4618      	mov	r0, r3
 8004f62:	f004 f967 	bl	8009234 <RCCEx_PLL3_Config>
 8004f66:	4603      	mov	r3, r0
 8004f68:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8004f6c:	e008      	b.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f74:	e004      	b.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004f76:	bf00      	nop
 8004f78:	e002      	b.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004f7a:	bf00      	nop
 8004f7c:	e000      	b.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004f7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d10d      	bne.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8004f88:	4bbe      	ldr	r3, [pc, #760]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004f8a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f8e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004f92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f9a:	4aba      	ldr	r2, [pc, #744]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004f9c:	430b      	orrs	r3, r1
 8004f9e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004fa2:	e003      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fa4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fa8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8004fac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004fb8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004fc2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	d035      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8004fcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fd0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004fd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fd8:	d015      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8004fda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fde:	d80e      	bhi.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d012      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8004fe4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fe8:	d109      	bne.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004fea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fee:	3330      	adds	r3, #48	@ 0x30
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f004 f91f 	bl	8009234 <RCCEx_PLL3_Config>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8004ffc:	e006      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005004:	e002      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8005006:	bf00      	nop
 8005008:	e000      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800500a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800500c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005010:	2b00      	cmp	r3, #0
 8005012:	d10d      	bne.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8005014:	4b9b      	ldr	r3, [pc, #620]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005016:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800501a:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800501e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005022:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005026:	4a97      	ldr	r2, [pc, #604]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005028:	430b      	orrs	r3, r1
 800502a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800502e:	e003      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005030:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005034:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005038:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800503c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005040:	2100      	movs	r1, #0
 8005042:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8005046:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800504a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800504e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005052:	460b      	mov	r3, r1
 8005054:	4313      	orrs	r3, r2
 8005056:	d00e      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005058:	4b8a      	ldr	r3, [pc, #552]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800505a:	69db      	ldr	r3, [r3, #28]
 800505c:	4a89      	ldr	r2, [pc, #548]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800505e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005062:	61d3      	str	r3, [r2, #28]
 8005064:	4b87      	ldr	r3, [pc, #540]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005066:	69d9      	ldr	r1, [r3, #28]
 8005068:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800506c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005070:	4a84      	ldr	r2, [pc, #528]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005072:	430b      	orrs	r3, r1
 8005074:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005076:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800507a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005082:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005086:	2300      	movs	r3, #0
 8005088:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800508c:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005090:	460b      	mov	r3, r1
 8005092:	4313      	orrs	r3, r2
 8005094:	d055      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8005096:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800509a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800509e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050a2:	d031      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80050a4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050a8:	d82a      	bhi.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80050aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050ae:	d02d      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80050b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050b4:	d824      	bhi.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80050b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050ba:	d029      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80050bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050c0:	d81e      	bhi.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80050c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050c6:	d011      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80050c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050cc:	d818      	bhi.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d020      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80050d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050d6:	d113      	bne.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80050d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050dc:	3308      	adds	r3, #8
 80050de:	4618      	mov	r0, r3
 80050e0:	f004 f810 	bl	8009104 <RCCEx_PLL2_Config>
 80050e4:	4603      	mov	r3, r0
 80050e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80050ea:	e014      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80050ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050f0:	3330      	adds	r3, #48	@ 0x30
 80050f2:	4618      	mov	r0, r3
 80050f4:	f004 f89e 	bl	8009234 <RCCEx_PLL3_Config>
 80050f8:	4603      	mov	r3, r0
 80050fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80050fe:	e00a      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005106:	e006      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005108:	bf00      	nop
 800510a:	e004      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800510c:	bf00      	nop
 800510e:	e002      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005110:	bf00      	nop
 8005112:	e000      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005114:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005116:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800511a:	2b00      	cmp	r3, #0
 800511c:	d10d      	bne.n	800513a <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800511e:	4b59      	ldr	r3, [pc, #356]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005120:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005124:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005128:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800512c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005130:	4a54      	ldr	r2, [pc, #336]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005132:	430b      	orrs	r3, r1
 8005134:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005138:	e003      	b.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800513a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800513e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005142:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800514a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800514e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005152:	2300      	movs	r3, #0
 8005154:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005158:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800515c:	460b      	mov	r3, r1
 800515e:	4313      	orrs	r3, r2
 8005160:	d055      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005162:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005166:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800516a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800516e:	d031      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8005170:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005174:	d82a      	bhi.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005176:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800517a:	d02d      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 800517c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005180:	d824      	bhi.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005182:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005186:	d029      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8005188:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800518c:	d81e      	bhi.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800518e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005192:	d011      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8005194:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005198:	d818      	bhi.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800519a:	2b00      	cmp	r3, #0
 800519c:	d020      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800519e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051a2:	d113      	bne.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80051a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051a8:	3308      	adds	r3, #8
 80051aa:	4618      	mov	r0, r3
 80051ac:	f003 ffaa 	bl	8009104 <RCCEx_PLL2_Config>
 80051b0:	4603      	mov	r3, r0
 80051b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80051b6:	e014      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80051b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051bc:	3330      	adds	r3, #48	@ 0x30
 80051be:	4618      	mov	r0, r3
 80051c0:	f004 f838 	bl	8009234 <RCCEx_PLL3_Config>
 80051c4:	4603      	mov	r3, r0
 80051c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80051ca:	e00a      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80051d2:	e006      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80051d4:	bf00      	nop
 80051d6:	e004      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80051d8:	bf00      	nop
 80051da:	e002      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80051dc:	bf00      	nop
 80051de:	e000      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80051e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d10d      	bne.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80051ea:	4b26      	ldr	r3, [pc, #152]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80051ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80051f0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80051f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051f8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80051fc:	4a21      	ldr	r2, [pc, #132]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80051fe:	430b      	orrs	r3, r1
 8005200:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005204:	e003      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005206:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800520a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800520e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005216:	2100      	movs	r1, #0
 8005218:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 800521c:	f003 0320 	and.w	r3, r3, #32
 8005220:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005224:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005228:	460b      	mov	r3, r1
 800522a:	4313      	orrs	r3, r2
 800522c:	d057      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800522e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005232:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005236:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800523a:	d033      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 800523c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005240:	d82c      	bhi.n	800529c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005242:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005246:	d02f      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8005248:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800524c:	d826      	bhi.n	800529c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800524e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005252:	d02b      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8005254:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005258:	d820      	bhi.n	800529c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800525a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800525e:	d013      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005260:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005264:	d81a      	bhi.n	800529c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005266:	2b00      	cmp	r3, #0
 8005268:	d022      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800526a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800526e:	d115      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005270:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005274:	3308      	adds	r3, #8
 8005276:	4618      	mov	r0, r3
 8005278:	f003 ff44 	bl	8009104 <RCCEx_PLL2_Config>
 800527c:	4603      	mov	r3, r0
 800527e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8005282:	e016      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8005284:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005288:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800528c:	3330      	adds	r3, #48	@ 0x30
 800528e:	4618      	mov	r0, r3
 8005290:	f003 ffd0 	bl	8009234 <RCCEx_PLL3_Config>
 8005294:	4603      	mov	r3, r0
 8005296:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800529a:	e00a      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80052a2:	e006      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80052a4:	bf00      	nop
 80052a6:	e004      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80052a8:	bf00      	nop
 80052aa:	e002      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80052ac:	bf00      	nop
 80052ae:	e000      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80052b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10d      	bne.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80052ba:	4bbb      	ldr	r3, [pc, #748]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80052bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80052c0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80052c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80052cc:	4ab6      	ldr	r2, [pc, #728]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80052ce:	430b      	orrs	r3, r1
 80052d0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80052d4:	e003      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052da:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80052de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e6:	2100      	movs	r1, #0
 80052e8:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80052ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80052f4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80052f8:	460b      	mov	r3, r1
 80052fa:	4313      	orrs	r3, r2
 80052fc:	d055      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80052fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005302:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005306:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800530a:	d031      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 800530c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005310:	d82a      	bhi.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005312:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005316:	d02d      	beq.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8005318:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800531c:	d824      	bhi.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800531e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005322:	d029      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8005324:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005328:	d81e      	bhi.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800532a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800532e:	d011      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8005330:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005334:	d818      	bhi.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005336:	2b00      	cmp	r3, #0
 8005338:	d020      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800533a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800533e:	d113      	bne.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005340:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005344:	3308      	adds	r3, #8
 8005346:	4618      	mov	r0, r3
 8005348:	f003 fedc 	bl	8009104 <RCCEx_PLL2_Config>
 800534c:	4603      	mov	r3, r0
 800534e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005352:	e014      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005354:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005358:	3330      	adds	r3, #48	@ 0x30
 800535a:	4618      	mov	r0, r3
 800535c:	f003 ff6a 	bl	8009234 <RCCEx_PLL3_Config>
 8005360:	4603      	mov	r3, r0
 8005362:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005366:	e00a      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800536e:	e006      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005370:	bf00      	nop
 8005372:	e004      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005374:	bf00      	nop
 8005376:	e002      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005378:	bf00      	nop
 800537a:	e000      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800537c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800537e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10d      	bne.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8005386:	4b88      	ldr	r3, [pc, #544]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005388:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800538c:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8005390:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005394:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005398:	4a83      	ldr	r2, [pc, #524]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800539a:	430b      	orrs	r3, r1
 800539c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80053a0:	e003      	b.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80053aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b2:	2100      	movs	r1, #0
 80053b4:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80053b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80053c0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80053c4:	460b      	mov	r3, r1
 80053c6:	4313      	orrs	r3, r2
 80053c8:	d055      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80053ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053ce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80053d2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80053d6:	d031      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80053d8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80053dc:	d82a      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80053de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053e2:	d02d      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80053e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053e8:	d824      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80053ea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053ee:	d029      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 80053f0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053f4:	d81e      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80053f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053fa:	d011      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 80053fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005400:	d818      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005402:	2b00      	cmp	r3, #0
 8005404:	d020      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8005406:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800540a:	d113      	bne.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800540c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005410:	3308      	adds	r3, #8
 8005412:	4618      	mov	r0, r3
 8005414:	f003 fe76 	bl	8009104 <RCCEx_PLL2_Config>
 8005418:	4603      	mov	r3, r0
 800541a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800541e:	e014      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005420:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005424:	3330      	adds	r3, #48	@ 0x30
 8005426:	4618      	mov	r0, r3
 8005428:	f003 ff04 	bl	8009234 <RCCEx_PLL3_Config>
 800542c:	4603      	mov	r3, r0
 800542e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005432:	e00a      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800543a:	e006      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800543c:	bf00      	nop
 800543e:	e004      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005440:	bf00      	nop
 8005442:	e002      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005444:	bf00      	nop
 8005446:	e000      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005448:	bf00      	nop
    }

    if (ret == HAL_OK)
 800544a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10d      	bne.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8005452:	4b55      	ldr	r3, [pc, #340]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005454:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005458:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800545c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005460:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005464:	4a50      	ldr	r2, [pc, #320]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005466:	430b      	orrs	r3, r1
 8005468:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800546c:	e003      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800546e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005472:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8005476:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800547a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547e:	2100      	movs	r1, #0
 8005480:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8005484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005488:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800548c:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005490:	460b      	mov	r3, r1
 8005492:	4313      	orrs	r3, r2
 8005494:	d055      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8005496:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800549a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800549e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054a2:	d031      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80054a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054a8:	d82a      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80054aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054ae:	d02d      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80054b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054b4:	d824      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80054b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80054ba:	d029      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80054bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80054c0:	d81e      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80054c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054c6:	d011      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80054c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054cc:	d818      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d020      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80054d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054d6:	d113      	bne.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80054d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054dc:	3308      	adds	r3, #8
 80054de:	4618      	mov	r0, r3
 80054e0:	f003 fe10 	bl	8009104 <RCCEx_PLL2_Config>
 80054e4:	4603      	mov	r3, r0
 80054e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80054ea:	e014      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80054ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054f0:	3330      	adds	r3, #48	@ 0x30
 80054f2:	4618      	mov	r0, r3
 80054f4:	f003 fe9e 	bl	8009234 <RCCEx_PLL3_Config>
 80054f8:	4603      	mov	r3, r0
 80054fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80054fe:	e00a      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005506:	e006      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005508:	bf00      	nop
 800550a:	e004      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800550c:	bf00      	nop
 800550e:	e002      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005510:	bf00      	nop
 8005512:	e000      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005514:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005516:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10d      	bne.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 800551e:	4b22      	ldr	r3, [pc, #136]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005520:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005524:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005528:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800552c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005530:	4a1d      	ldr	r2, [pc, #116]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005532:	430b      	orrs	r3, r1
 8005534:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005538:	e003      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800553a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800553e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005542:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800554e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005552:	2300      	movs	r3, #0
 8005554:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005558:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800555c:	460b      	mov	r3, r1
 800555e:	4313      	orrs	r3, r2
 8005560:	d055      	beq.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005562:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005566:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800556a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800556e:	d035      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8005570:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005574:	d82e      	bhi.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005576:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800557a:	d031      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 800557c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005580:	d828      	bhi.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005582:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005586:	d01b      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8005588:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800558c:	d822      	bhi.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800558e:	2b00      	cmp	r3, #0
 8005590:	d003      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8005592:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005596:	d009      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8005598:	e01c      	b.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800559a:	4b03      	ldr	r3, [pc, #12]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800559c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800559e:	4a02      	ldr	r2, [pc, #8]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80055a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055a4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80055a6:	e01c      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 80055a8:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80055ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055b0:	3308      	adds	r3, #8
 80055b2:	4618      	mov	r0, r3
 80055b4:	f003 fda6 	bl	8009104 <RCCEx_PLL2_Config>
 80055b8:	4603      	mov	r3, r0
 80055ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80055be:	e010      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80055c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055c4:	3330      	adds	r3, #48	@ 0x30
 80055c6:	4618      	mov	r0, r3
 80055c8:	f003 fe34 	bl	8009234 <RCCEx_PLL3_Config>
 80055cc:	4603      	mov	r3, r0
 80055ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80055d2:	e006      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80055da:	e002      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80055dc:	bf00      	nop
 80055de:	e000      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80055e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d10d      	bne.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80055ea:	4bc3      	ldr	r3, [pc, #780]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80055ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055f0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80055f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80055fc:	4abe      	ldr	r2, [pc, #760]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80055fe:	430b      	orrs	r3, r1
 8005600:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005604:	e003      	b.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005606:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800560a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 800560e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005616:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800561a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800561e:	2300      	movs	r3, #0
 8005620:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005624:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005628:	460b      	mov	r3, r1
 800562a:	4313      	orrs	r3, r2
 800562c:	d051      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800562e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005632:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005636:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800563a:	d033      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800563c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005640:	d82c      	bhi.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005642:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005646:	d02d      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005648:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800564c:	d826      	bhi.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800564e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005652:	d019      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8005654:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005658:	d820      	bhi.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800565a:	2b00      	cmp	r3, #0
 800565c:	d003      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 800565e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005662:	d007      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8005664:	e01a      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005666:	4ba4      	ldr	r3, [pc, #656]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800566a:	4aa3      	ldr	r2, [pc, #652]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800566c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005670:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005672:	e018      	b.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005674:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005678:	3308      	adds	r3, #8
 800567a:	4618      	mov	r0, r3
 800567c:	f003 fd42 	bl	8009104 <RCCEx_PLL2_Config>
 8005680:	4603      	mov	r3, r0
 8005682:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005686:	e00e      	b.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005688:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800568c:	3330      	adds	r3, #48	@ 0x30
 800568e:	4618      	mov	r0, r3
 8005690:	f003 fdd0 	bl	8009234 <RCCEx_PLL3_Config>
 8005694:	4603      	mov	r3, r0
 8005696:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800569a:	e004      	b.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80056a2:	e000      	b.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 80056a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d10d      	bne.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80056ae:	4b92      	ldr	r3, [pc, #584]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80056b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056b4:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 80056b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056bc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80056c0:	4a8d      	ldr	r2, [pc, #564]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80056c2:	430b      	orrs	r3, r1
 80056c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80056c8:	e003      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056ce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80056d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056da:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80056de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80056e0:	2300      	movs	r3, #0
 80056e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80056e4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80056e8:	460b      	mov	r3, r1
 80056ea:	4313      	orrs	r3, r2
 80056ec:	d032      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80056ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056f2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80056f6:	2b05      	cmp	r3, #5
 80056f8:	d80f      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x1466>
 80056fa:	2b03      	cmp	r3, #3
 80056fc:	d211      	bcs.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d911      	bls.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8005702:	2b02      	cmp	r3, #2
 8005704:	d109      	bne.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005706:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800570a:	3308      	adds	r3, #8
 800570c:	4618      	mov	r0, r3
 800570e:	f003 fcf9 	bl	8009104 <RCCEx_PLL2_Config>
 8005712:	4603      	mov	r3, r0
 8005714:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005718:	e006      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005720:	e002      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005722:	bf00      	nop
 8005724:	e000      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005726:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005728:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10d      	bne.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005730:	4b71      	ldr	r3, [pc, #452]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005732:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005736:	f023 0107 	bic.w	r1, r3, #7
 800573a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800573e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005742:	4a6d      	ldr	r2, [pc, #436]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005744:	430b      	orrs	r3, r1
 8005746:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800574a:	e003      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800574c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005750:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005754:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575c:	2100      	movs	r1, #0
 800575e:	6739      	str	r1, [r7, #112]	@ 0x70
 8005760:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005764:	677b      	str	r3, [r7, #116]	@ 0x74
 8005766:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800576a:	460b      	mov	r3, r1
 800576c:	4313      	orrs	r3, r2
 800576e:	d024      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005770:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005774:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005778:	2b00      	cmp	r3, #0
 800577a:	d005      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 800577c:	2b08      	cmp	r3, #8
 800577e:	d005      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005786:	e002      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005788:	bf00      	nop
 800578a:	e000      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800578c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800578e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10d      	bne.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8005796:	4b58      	ldr	r3, [pc, #352]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005798:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800579c:	f023 0108 	bic.w	r1, r3, #8
 80057a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80057a8:	4a53      	ldr	r2, [pc, #332]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80057aa:	430b      	orrs	r3, r1
 80057ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80057b0:	e003      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057b6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80057ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c2:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80057c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057c8:	2300      	movs	r3, #0
 80057ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80057cc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80057d0:	460b      	mov	r3, r1
 80057d2:	4313      	orrs	r3, r2
 80057d4:	f000 80b9 	beq.w	800594a <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80057d8:	4b48      	ldr	r3, [pc, #288]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80057da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057dc:	4a47      	ldr	r2, [pc, #284]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80057de:	f043 0301 	orr.w	r3, r3, #1
 80057e2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057e4:	f7fd f8ea 	bl	80029bc <HAL_GetTick>
 80057e8:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80057ec:	e00b      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057ee:	f7fd f8e5 	bl	80029bc <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d903      	bls.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005804:	e005      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005806:	4b3d      	ldr	r3, [pc, #244]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	d0ed      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8005812:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005816:	2b00      	cmp	r3, #0
 8005818:	f040 8093 	bne.w	8005942 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800581c:	4b36      	ldr	r3, [pc, #216]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800581e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005822:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005826:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800582a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800582e:	2b00      	cmp	r3, #0
 8005830:	d023      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8005832:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005836:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 800583a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800583e:	4293      	cmp	r3, r2
 8005840:	d01b      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005842:	4b2d      	ldr	r3, [pc, #180]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005844:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005848:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800584c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005850:	4b29      	ldr	r3, [pc, #164]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005852:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005856:	4a28      	ldr	r2, [pc, #160]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800585c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005860:	4b25      	ldr	r3, [pc, #148]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005862:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005866:	4a24      	ldr	r2, [pc, #144]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005868:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800586c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005870:	4a21      	ldr	r2, [pc, #132]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005872:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005876:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800587a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d019      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005886:	f7fd f899 	bl	80029bc <HAL_GetTick>
 800588a:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800588e:	e00d      	b.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005890:	f7fd f894 	bl	80029bc <HAL_GetTick>
 8005894:	4602      	mov	r2, r0
 8005896:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800589a:	1ad2      	subs	r2, r2, r3
 800589c:	f241 3388 	movw	r3, #5000	@ 0x1388
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d903      	bls.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 80058aa:	e006      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058ac:	4b12      	ldr	r3, [pc, #72]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058b2:	f003 0302 	and.w	r3, r3, #2
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d0ea      	beq.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 80058ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d13a      	bne.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80058c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058c6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80058ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058d2:	d115      	bne.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 80058d4:	4b08      	ldr	r3, [pc, #32]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058d6:	69db      	ldr	r3, [r3, #28]
 80058d8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80058dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058e0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80058e4:	091b      	lsrs	r3, r3, #4
 80058e6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80058ea:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80058ee:	4a02      	ldr	r2, [pc, #8]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058f0:	430b      	orrs	r3, r1
 80058f2:	61d3      	str	r3, [r2, #28]
 80058f4:	e00a      	b.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x1658>
 80058f6:	bf00      	nop
 80058f8:	44020c00 	.word	0x44020c00
 80058fc:	44020800 	.word	0x44020800
 8005900:	4b9f      	ldr	r3, [pc, #636]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005902:	69db      	ldr	r3, [r3, #28]
 8005904:	4a9e      	ldr	r2, [pc, #632]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005906:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800590a:	61d3      	str	r3, [r2, #28]
 800590c:	4b9c      	ldr	r3, [pc, #624]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800590e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005912:	4a9b      	ldr	r2, [pc, #620]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005914:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005918:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800591c:	4b98      	ldr	r3, [pc, #608]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800591e:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005922:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005926:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800592a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800592e:	4a94      	ldr	r2, [pc, #592]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005930:	430b      	orrs	r3, r1
 8005932:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005936:	e008      	b.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005938:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800593c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8005940:	e003      	b.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005942:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005946:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800594a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800594e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005952:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005956:	663b      	str	r3, [r7, #96]	@ 0x60
 8005958:	2300      	movs	r3, #0
 800595a:	667b      	str	r3, [r7, #100]	@ 0x64
 800595c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005960:	460b      	mov	r3, r1
 8005962:	4313      	orrs	r3, r2
 8005964:	d035      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005966:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800596a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800596e:	2b30      	cmp	r3, #48	@ 0x30
 8005970:	d014      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8005972:	2b30      	cmp	r3, #48	@ 0x30
 8005974:	d80e      	bhi.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005976:	2b20      	cmp	r3, #32
 8005978:	d012      	beq.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 800597a:	2b20      	cmp	r3, #32
 800597c:	d80a      	bhi.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800597e:	2b00      	cmp	r3, #0
 8005980:	d010      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8005982:	2b10      	cmp	r3, #16
 8005984:	d106      	bne.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005986:	4b7e      	ldr	r3, [pc, #504]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800598a:	4a7d      	ldr	r2, [pc, #500]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800598c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005990:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005992:	e008      	b.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800599a:	e004      	b.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800599c:	bf00      	nop
 800599e:	e002      	b.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80059a0:	bf00      	nop
 80059a2:	e000      	b.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80059a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10d      	bne.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80059ae:	4b74      	ldr	r3, [pc, #464]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80059b4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80059b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059bc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80059c0:	4a6f      	ldr	r2, [pc, #444]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059c2:	430b      	orrs	r3, r1
 80059c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80059c8:	e003      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059ce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80059d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059da:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80059de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80059e0:	2300      	movs	r3, #0
 80059e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80059e4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80059e8:	460b      	mov	r3, r1
 80059ea:	4313      	orrs	r3, r2
 80059ec:	d033      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80059ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059f2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d002      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 80059fa:	2b40      	cmp	r3, #64	@ 0x40
 80059fc:	d007      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x175a>
 80059fe:	e010      	b.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a00:	4b5f      	ldr	r3, [pc, #380]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a04:	4a5e      	ldr	r2, [pc, #376]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a0a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005a0c:	e00d      	b.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a12:	3308      	adds	r3, #8
 8005a14:	4618      	mov	r0, r3
 8005a16:	f003 fb75 	bl	8009104 <RCCEx_PLL2_Config>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005a20:	e003      	b.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a2a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d10d      	bne.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005a32:	4b53      	ldr	r3, [pc, #332]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a34:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005a38:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8005a3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a40:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005a44:	4a4e      	ldr	r2, [pc, #312]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a46:	430b      	orrs	r3, r1
 8005a48:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005a4c:	e003      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a52:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005a56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005a62:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a64:	2300      	movs	r3, #0
 8005a66:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a68:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	d033      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8005a72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a76:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d002      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8005a7e:	2b80      	cmp	r3, #128	@ 0x80
 8005a80:	d007      	beq.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8005a82:	e010      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a84:	4b3e      	ldr	r3, [pc, #248]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a88:	4a3d      	ldr	r2, [pc, #244]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a8e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005a90:	e00d      	b.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a96:	3308      	adds	r3, #8
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f003 fb33 	bl	8009104 <RCCEx_PLL2_Config>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005aa4:	e003      	b.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005aac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005aae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10d      	bne.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8005ab6:	4b32      	ldr	r3, [pc, #200]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ab8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005abc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005ac0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ac4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005ac8:	4a2d      	ldr	r2, [pc, #180]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005aca:	430b      	orrs	r3, r1
 8005acc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005ad0:	e003      	b.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ad2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ad6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005ada:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae2:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ae8:	2300      	movs	r3, #0
 8005aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005aec:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005af0:	460b      	mov	r3, r1
 8005af2:	4313      	orrs	r3, r2
 8005af4:	d04a      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8005af6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005afa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005afe:	2b04      	cmp	r3, #4
 8005b00:	d827      	bhi.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8005b02:	a201      	add	r2, pc, #4	@ (adr r2, 8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8005b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b08:	08005b1d 	.word	0x08005b1d
 8005b0c:	08005b2b 	.word	0x08005b2b
 8005b10:	08005b3f 	.word	0x08005b3f
 8005b14:	08005b5b 	.word	0x08005b5b
 8005b18:	08005b5b 	.word	0x08005b5b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b1c:	4b18      	ldr	r3, [pc, #96]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b20:	4a17      	ldr	r2, [pc, #92]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b26:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005b28:	e018      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b2e:	3308      	adds	r3, #8
 8005b30:	4618      	mov	r0, r3
 8005b32:	f003 fae7 	bl	8009104 <RCCEx_PLL2_Config>
 8005b36:	4603      	mov	r3, r0
 8005b38:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005b3c:	e00e      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005b3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b42:	3330      	adds	r3, #48	@ 0x30
 8005b44:	4618      	mov	r0, r3
 8005b46:	f003 fb75 	bl	8009234 <RCCEx_PLL3_Config>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005b50:	e004      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b58:	e000      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8005b5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b5c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10f      	bne.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005b64:	4b06      	ldr	r3, [pc, #24]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b6a:	f023 0107 	bic.w	r1, r3, #7
 8005b6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b76:	4a02      	ldr	r2, [pc, #8]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b78:	430b      	orrs	r3, r1
 8005b7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005b7e:	e005      	b.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8005b80:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b84:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b88:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005b8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b94:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005b98:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b9e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	f000 8081 	beq.w	8005cac <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8005baa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005bb2:	2b20      	cmp	r3, #32
 8005bb4:	d85f      	bhi.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8005bb6:	a201      	add	r2, pc, #4	@ (adr r2, 8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8005bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bbc:	08005c41 	.word	0x08005c41
 8005bc0:	08005c77 	.word	0x08005c77
 8005bc4:	08005c77 	.word	0x08005c77
 8005bc8:	08005c77 	.word	0x08005c77
 8005bcc:	08005c77 	.word	0x08005c77
 8005bd0:	08005c77 	.word	0x08005c77
 8005bd4:	08005c77 	.word	0x08005c77
 8005bd8:	08005c77 	.word	0x08005c77
 8005bdc:	08005c4f 	.word	0x08005c4f
 8005be0:	08005c77 	.word	0x08005c77
 8005be4:	08005c77 	.word	0x08005c77
 8005be8:	08005c77 	.word	0x08005c77
 8005bec:	08005c77 	.word	0x08005c77
 8005bf0:	08005c77 	.word	0x08005c77
 8005bf4:	08005c77 	.word	0x08005c77
 8005bf8:	08005c77 	.word	0x08005c77
 8005bfc:	08005c63 	.word	0x08005c63
 8005c00:	08005c77 	.word	0x08005c77
 8005c04:	08005c77 	.word	0x08005c77
 8005c08:	08005c77 	.word	0x08005c77
 8005c0c:	08005c77 	.word	0x08005c77
 8005c10:	08005c77 	.word	0x08005c77
 8005c14:	08005c77 	.word	0x08005c77
 8005c18:	08005c77 	.word	0x08005c77
 8005c1c:	08005c7f 	.word	0x08005c7f
 8005c20:	08005c77 	.word	0x08005c77
 8005c24:	08005c77 	.word	0x08005c77
 8005c28:	08005c77 	.word	0x08005c77
 8005c2c:	08005c77 	.word	0x08005c77
 8005c30:	08005c77 	.word	0x08005c77
 8005c34:	08005c77 	.word	0x08005c77
 8005c38:	08005c77 	.word	0x08005c77
 8005c3c:	08005c7f 	.word	0x08005c7f
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c40:	4bab      	ldr	r3, [pc, #684]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c44:	4aaa      	ldr	r2, [pc, #680]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005c46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c4a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005c4c:	e018      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c52:	3308      	adds	r3, #8
 8005c54:	4618      	mov	r0, r3
 8005c56:	f003 fa55 	bl	8009104 <RCCEx_PLL2_Config>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005c60:	e00e      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005c62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c66:	3330      	adds	r3, #48	@ 0x30
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f003 fae3 	bl	8009234 <RCCEx_PLL3_Config>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005c74:	e004      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005c7c:	e000      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8005c7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d10d      	bne.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005c88:	4b99      	ldr	r3, [pc, #612]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005c8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c8e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005c92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c96:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c9a:	4a95      	ldr	r2, [pc, #596]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005c9c:	430b      	orrs	r3, r1
 8005c9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005ca2:	e003      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ca8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005cac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005cba:	2300      	movs	r3, #0
 8005cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005cbe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005cc2:	460b      	mov	r3, r1
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	d04e      	beq.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005cc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ccc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005cd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cd4:	d02e      	beq.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8005cd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cda:	d827      	bhi.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005cdc:	2bc0      	cmp	r3, #192	@ 0xc0
 8005cde:	d02b      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8005ce0:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ce2:	d823      	bhi.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005ce4:	2b80      	cmp	r3, #128	@ 0x80
 8005ce6:	d017      	beq.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8005ce8:	2b80      	cmp	r3, #128	@ 0x80
 8005cea:	d81f      	bhi.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d002      	beq.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8005cf0:	2b40      	cmp	r3, #64	@ 0x40
 8005cf2:	d007      	beq.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8005cf4:	e01a      	b.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cf6:	4b7e      	ldr	r3, [pc, #504]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cfa:	4a7d      	ldr	r2, [pc, #500]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005cfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d00:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005d02:	e01a      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d08:	3308      	adds	r3, #8
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f003 f9fa 	bl	8009104 <RCCEx_PLL2_Config>
 8005d10:	4603      	mov	r3, r0
 8005d12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005d16:	e010      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d1c:	3330      	adds	r3, #48	@ 0x30
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f003 fa88 	bl	8009234 <RCCEx_PLL3_Config>
 8005d24:	4603      	mov	r3, r0
 8005d26:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005d2a:	e006      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d32:	e002      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005d34:	bf00      	nop
 8005d36:	e000      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005d38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d3a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10d      	bne.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005d42:	4b6b      	ldr	r3, [pc, #428]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d48:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005d4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d54:	4a66      	ldr	r2, [pc, #408]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d56:	430b      	orrs	r3, r1
 8005d58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005d5c:	e003      	b.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d62:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8005d66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d6e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005d72:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d74:	2300      	movs	r3, #0
 8005d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d78:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	d055      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8005d82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d86:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005d8a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005d8e:	d031      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8005d90:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005d94:	d82a      	bhi.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005d96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d9a:	d02d      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8005d9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005da0:	d824      	bhi.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005da2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005da6:	d029      	beq.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8005da8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005dac:	d81e      	bhi.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005dae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005db2:	d011      	beq.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8005db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005db8:	d818      	bhi.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d020      	beq.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8005dbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005dc2:	d113      	bne.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005dc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dc8:	3308      	adds	r3, #8
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f003 f99a 	bl	8009104 <RCCEx_PLL2_Config>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005dd6:	e014      	b.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ddc:	3330      	adds	r3, #48	@ 0x30
 8005dde:	4618      	mov	r0, r3
 8005de0:	f003 fa28 	bl	8009234 <RCCEx_PLL3_Config>
 8005de4:	4603      	mov	r3, r0
 8005de6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005dea:	e00a      	b.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005df2:	e006      	b.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005df4:	bf00      	nop
 8005df6:	e004      	b.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005df8:	bf00      	nop
 8005dfa:	e002      	b.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005dfc:	bf00      	nop
 8005dfe:	e000      	b.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005e00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e02:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d10d      	bne.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8005e0a:	4b39      	ldr	r3, [pc, #228]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e10:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005e14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e18:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005e1c:	4a34      	ldr	r2, [pc, #208]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e1e:	430b      	orrs	r3, r1
 8005e20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e24:	e003      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e2a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8005e2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e36:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e40:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005e44:	460b      	mov	r3, r1
 8005e46:	4313      	orrs	r3, r2
 8005e48:	d058      	beq.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8005e4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e52:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005e56:	d031      	beq.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8005e58:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005e5c:	d82a      	bhi.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005e5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e62:	d02d      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8005e64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e68:	d824      	bhi.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005e6a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e6e:	d029      	beq.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8005e70:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e74:	d81e      	bhi.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005e76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e7a:	d011      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8005e7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e80:	d818      	bhi.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d020      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8005e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e8a:	d113      	bne.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e90:	3308      	adds	r3, #8
 8005e92:	4618      	mov	r0, r3
 8005e94:	f003 f936 	bl	8009104 <RCCEx_PLL2_Config>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005e9e:	e014      	b.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ea0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ea4:	3330      	adds	r3, #48	@ 0x30
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f003 f9c4 	bl	8009234 <RCCEx_PLL3_Config>
 8005eac:	4603      	mov	r3, r0
 8005eae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005eb2:	e00a      	b.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005eba:	e006      	b.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005ebc:	bf00      	nop
 8005ebe:	e004      	b.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005ec0:	bf00      	nop
 8005ec2:	e002      	b.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005ec4:	bf00      	nop
 8005ec6:	e000      	b.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005ec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d110      	bne.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8005ed2:	4b07      	ldr	r3, [pc, #28]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ed8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005edc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ee0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ee4:	4902      	ldr	r1, [pc, #8]	@ (8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005eec:	e006      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8005eee:	bf00      	nop
 8005ef0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ef4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ef8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005efc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f04:	2100      	movs	r1, #0
 8005f06:	6239      	str	r1, [r7, #32]
 8005f08:	f003 0301 	and.w	r3, r3, #1
 8005f0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f0e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005f12:	460b      	mov	r3, r1
 8005f14:	4313      	orrs	r3, r2
 8005f16:	d055      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8005f18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f20:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005f24:	d031      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8005f26:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005f2a:	d82a      	bhi.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005f2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f30:	d02d      	beq.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8005f32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f36:	d824      	bhi.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005f38:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005f3c:	d029      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8005f3e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005f42:	d81e      	bhi.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005f44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f48:	d011      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8005f4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f4e:	d818      	bhi.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d020      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8005f54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f58:	d113      	bne.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f5e:	3308      	adds	r3, #8
 8005f60:	4618      	mov	r0, r3
 8005f62:	f003 f8cf 	bl	8009104 <RCCEx_PLL2_Config>
 8005f66:	4603      	mov	r3, r0
 8005f68:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005f6c:	e014      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f72:	3330      	adds	r3, #48	@ 0x30
 8005f74:	4618      	mov	r0, r3
 8005f76:	f003 f95d 	bl	8009234 <RCCEx_PLL3_Config>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005f80:	e00a      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f88:	e006      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005f8a:	bf00      	nop
 8005f8c:	e004      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005f8e:	bf00      	nop
 8005f90:	e002      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005f92:	bf00      	nop
 8005f94:	e000      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005f96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f98:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d10d      	bne.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8005fa0:	4b88      	ldr	r3, [pc, #544]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005fa6:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8005faa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005fb2:	4984      	ldr	r1, [pc, #528]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005fba:	e003      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fbc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fc0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005fc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fcc:	2100      	movs	r1, #0
 8005fce:	61b9      	str	r1, [r7, #24]
 8005fd0:	f003 0302 	and.w	r3, r3, #2
 8005fd4:	61fb      	str	r3, [r7, #28]
 8005fd6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005fda:	460b      	mov	r3, r1
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	d03d      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8005fe0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fe4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d81c      	bhi.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8005fec:	a201      	add	r2, pc, #4	@ (adr r2, 8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8005fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff2:	bf00      	nop
 8005ff4:	0800602f 	.word	0x0800602f
 8005ff8:	08006005 	.word	0x08006005
 8005ffc:	08006013 	.word	0x08006013
 8006000:	0800602f 	.word	0x0800602f
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006004:	4b6f      	ldr	r3, [pc, #444]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006008:	4a6e      	ldr	r2, [pc, #440]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800600a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800600e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006010:	e00e      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006012:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006016:	3308      	adds	r3, #8
 8006018:	4618      	mov	r0, r3
 800601a:	f003 f873 	bl	8009104 <RCCEx_PLL2_Config>
 800601e:	4603      	mov	r3, r0
 8006020:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8006024:	e004      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800602c:	e000      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800602e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006030:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10d      	bne.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006038:	4b62      	ldr	r3, [pc, #392]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800603a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800603e:	f023 0203 	bic.w	r2, r3, #3
 8006042:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006046:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800604a:	495e      	ldr	r1, [pc, #376]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800604c:	4313      	orrs	r3, r2
 800604e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006052:	e003      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006054:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006058:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800605c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006064:	2100      	movs	r1, #0
 8006066:	6139      	str	r1, [r7, #16]
 8006068:	f003 0304 	and.w	r3, r3, #4
 800606c:	617b      	str	r3, [r7, #20]
 800606e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006072:	460b      	mov	r3, r1
 8006074:	4313      	orrs	r3, r2
 8006076:	d03a      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8006078:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800607c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006080:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006084:	d00e      	beq.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8006086:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800608a:	d815      	bhi.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 800608c:	2b00      	cmp	r3, #0
 800608e:	d017      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8006090:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006094:	d110      	bne.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006096:	4b4b      	ldr	r3, [pc, #300]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609a:	4a4a      	ldr	r2, [pc, #296]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800609c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060a0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80060a2:	e00e      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80060a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060a8:	3308      	adds	r3, #8
 80060aa:	4618      	mov	r0, r3
 80060ac:	f003 f82a 	bl	8009104 <RCCEx_PLL2_Config>
 80060b0:	4603      	mov	r3, r0
 80060b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80060b6:	e004      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80060be:	e000      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 80060c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10d      	bne.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80060ca:	4b3e      	ldr	r3, [pc, #248]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80060d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060d8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80060dc:	4939      	ldr	r1, [pc, #228]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80060e4:	e003      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060ea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80060ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f6:	2100      	movs	r1, #0
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	f003 0310 	and.w	r3, r3, #16
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006104:	460b      	mov	r3, r1
 8006106:	4313      	orrs	r3, r2
 8006108:	d038      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800610a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800610e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006112:	2b30      	cmp	r3, #48	@ 0x30
 8006114:	d01b      	beq.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8006116:	2b30      	cmp	r3, #48	@ 0x30
 8006118:	d815      	bhi.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 800611a:	2b10      	cmp	r3, #16
 800611c:	d002      	beq.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 800611e:	2b20      	cmp	r3, #32
 8006120:	d007      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8006122:	e010      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006124:	4b27      	ldr	r3, [pc, #156]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006128:	4a26      	ldr	r2, [pc, #152]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800612a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800612e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8006130:	e00e      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006132:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006136:	3330      	adds	r3, #48	@ 0x30
 8006138:	4618      	mov	r0, r3
 800613a:	f003 f87b 	bl	8009234 <RCCEx_PLL3_Config>
 800613e:	4603      	mov	r3, r0
 8006140:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006144:	e004      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800614c:	e000      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800614e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006150:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10d      	bne.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8006158:	4b1a      	ldr	r3, [pc, #104]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800615a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800615e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006162:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006166:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800616a:	4916      	ldr	r1, [pc, #88]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800616c:	4313      	orrs	r3, r2
 800616e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006172:	e003      	b.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006174:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006178:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800617c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006184:	2100      	movs	r1, #0
 8006186:	6039      	str	r1, [r7, #0]
 8006188:	f003 0308 	and.w	r3, r3, #8
 800618c:	607b      	str	r3, [r7, #4]
 800618e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006192:	460b      	mov	r3, r1
 8006194:	4313      	orrs	r3, r2
 8006196:	d00c      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8006198:	4b0a      	ldr	r3, [pc, #40]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800619a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800619e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80061a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061a6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80061aa:	4906      	ldr	r1, [pc, #24]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80061b2:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80061bc:	46bd      	mov	sp, r7
 80061be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061c2:	bf00      	nop
 80061c4:	44020c00 	.word	0x44020c00

080061c8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b08b      	sub	sp, #44	@ 0x2c
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80061d0:	4bae      	ldr	r3, [pc, #696]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80061d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061d8:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80061da:	4bac      	ldr	r3, [pc, #688]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80061dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061de:	f003 0303 	and.w	r3, r3, #3
 80061e2:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80061e4:	4ba9      	ldr	r3, [pc, #676]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80061e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e8:	0a1b      	lsrs	r3, r3, #8
 80061ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061ee:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80061f0:	4ba6      	ldr	r3, [pc, #664]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80061f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f4:	091b      	lsrs	r3, r3, #4
 80061f6:	f003 0301 	and.w	r3, r3, #1
 80061fa:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80061fc:	4ba3      	ldr	r3, [pc, #652]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80061fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006200:	08db      	lsrs	r3, r3, #3
 8006202:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006206:	697a      	ldr	r2, [r7, #20]
 8006208:	fb02 f303 	mul.w	r3, r2, r3
 800620c:	ee07 3a90 	vmov	s15, r3
 8006210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006214:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8006218:	69bb      	ldr	r3, [r7, #24]
 800621a:	2b00      	cmp	r3, #0
 800621c:	f000 8126 	beq.w	800646c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8006220:	69fb      	ldr	r3, [r7, #28]
 8006222:	2b03      	cmp	r3, #3
 8006224:	d053      	beq.n	80062ce <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	2b03      	cmp	r3, #3
 800622a:	d86f      	bhi.n	800630c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800622c:	69fb      	ldr	r3, [r7, #28]
 800622e:	2b01      	cmp	r3, #1
 8006230:	d003      	beq.n	800623a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8006232:	69fb      	ldr	r3, [r7, #28]
 8006234:	2b02      	cmp	r3, #2
 8006236:	d02b      	beq.n	8006290 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006238:	e068      	b.n	800630c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800623a:	4b94      	ldr	r3, [pc, #592]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	08db      	lsrs	r3, r3, #3
 8006240:	f003 0303 	and.w	r3, r3, #3
 8006244:	4a92      	ldr	r2, [pc, #584]	@ (8006490 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006246:	fa22 f303 	lsr.w	r3, r2, r3
 800624a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	ee07 3a90 	vmov	s15, r3
 8006252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	ee07 3a90 	vmov	s15, r3
 800625c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006260:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006264:	6a3b      	ldr	r3, [r7, #32]
 8006266:	ee07 3a90 	vmov	s15, r3
 800626a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800626e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006272:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006494 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800627a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800627e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800628a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800628e:	e068      	b.n	8006362 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	ee07 3a90 	vmov	s15, r3
 8006296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800629a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006498 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800629e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062a2:	6a3b      	ldr	r3, [r7, #32]
 80062a4:	ee07 3a90 	vmov	s15, r3
 80062a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062ac:	ed97 6a04 	vldr	s12, [r7, #16]
 80062b0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006494 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80062b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062c8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80062cc:	e049      	b.n	8006362 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	ee07 3a90 	vmov	s15, r3
 80062d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062d8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800649c <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80062dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062e0:	6a3b      	ldr	r3, [r7, #32]
 80062e2:	ee07 3a90 	vmov	s15, r3
 80062e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062ea:	ed97 6a04 	vldr	s12, [r7, #16]
 80062ee:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006494 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80062f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006302:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006306:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800630a:	e02a      	b.n	8006362 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800630c:	4b5f      	ldr	r3, [pc, #380]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	08db      	lsrs	r3, r3, #3
 8006312:	f003 0303 	and.w	r3, r3, #3
 8006316:	4a5e      	ldr	r2, [pc, #376]	@ (8006490 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006318:	fa22 f303 	lsr.w	r3, r2, r3
 800631c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	ee07 3a90 	vmov	s15, r3
 8006324:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	ee07 3a90 	vmov	s15, r3
 800632e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006336:	6a3b      	ldr	r3, [r7, #32]
 8006338:	ee07 3a90 	vmov	s15, r3
 800633c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006340:	ed97 6a04 	vldr	s12, [r7, #16]
 8006344:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006494 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006348:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800634c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006350:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006354:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800635c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006360:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006362:	4b4a      	ldr	r3, [pc, #296]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800636a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800636e:	d121      	bne.n	80063b4 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006370:	4b46      	ldr	r3, [pc, #280]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006374:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006378:	2b00      	cmp	r3, #0
 800637a:	d017      	beq.n	80063ac <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800637c:	4b43      	ldr	r3, [pc, #268]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800637e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006380:	0a5b      	lsrs	r3, r3, #9
 8006382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006386:	ee07 3a90 	vmov	s15, r3
 800638a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800638e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006392:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006396:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800639a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800639e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063a2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	601a      	str	r2, [r3, #0]
 80063aa:	e006      	b.n	80063ba <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2200      	movs	r2, #0
 80063b0:	601a      	str	r2, [r3, #0]
 80063b2:	e002      	b.n	80063ba <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80063ba:	4b34      	ldr	r3, [pc, #208]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063c6:	d121      	bne.n	800640c <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80063c8:	4b30      	ldr	r3, [pc, #192]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d017      	beq.n	8006404 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80063d4:	4b2d      	ldr	r3, [pc, #180]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063d8:	0c1b      	lsrs	r3, r3, #16
 80063da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063de:	ee07 3a90 	vmov	s15, r3
 80063e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80063e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063ea:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80063ee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80063f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063fa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	605a      	str	r2, [r3, #4]
 8006402:	e006      	b.n	8006412 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	605a      	str	r2, [r3, #4]
 800640a:	e002      	b.n	8006412 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006412:	4b1e      	ldr	r3, [pc, #120]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800641a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800641e:	d121      	bne.n	8006464 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006420:	4b1a      	ldr	r3, [pc, #104]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006424:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006428:	2b00      	cmp	r3, #0
 800642a:	d017      	beq.n	800645c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800642c:	4b17      	ldr	r3, [pc, #92]	@ (800648c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800642e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006430:	0e1b      	lsrs	r3, r3, #24
 8006432:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006436:	ee07 3a90 	vmov	s15, r3
 800643a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800643e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006442:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006446:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800644a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800644e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006452:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800645a:	e010      	b.n	800647e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	609a      	str	r2, [r3, #8]
}
 8006462:	e00c      	b.n	800647e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	609a      	str	r2, [r3, #8]
}
 800646a:	e008      	b.n	800647e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	609a      	str	r2, [r3, #8]
}
 800647e:	bf00      	nop
 8006480:	372c      	adds	r7, #44	@ 0x2c
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	44020c00 	.word	0x44020c00
 8006490:	03d09000 	.word	0x03d09000
 8006494:	46000000 	.word	0x46000000
 8006498:	4a742400 	.word	0x4a742400
 800649c:	4af42400 	.word	0x4af42400

080064a0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b08b      	sub	sp, #44	@ 0x2c
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80064a8:	4bae      	ldr	r3, [pc, #696]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80064aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064b0:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80064b2:	4bac      	ldr	r3, [pc, #688]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80064b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b6:	f003 0303 	and.w	r3, r3, #3
 80064ba:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80064bc:	4ba9      	ldr	r3, [pc, #676]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80064be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c0:	0a1b      	lsrs	r3, r3, #8
 80064c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064c6:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80064c8:	4ba6      	ldr	r3, [pc, #664]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80064ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064cc:	091b      	lsrs	r3, r3, #4
 80064ce:	f003 0301 	and.w	r3, r3, #1
 80064d2:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80064d4:	4ba3      	ldr	r3, [pc, #652]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80064d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d8:	08db      	lsrs	r3, r3, #3
 80064da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80064de:	697a      	ldr	r2, [r7, #20]
 80064e0:	fb02 f303 	mul.w	r3, r2, r3
 80064e4:	ee07 3a90 	vmov	s15, r3
 80064e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ec:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	f000 8126 	beq.w	8006744 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	2b03      	cmp	r3, #3
 80064fc:	d053      	beq.n	80065a6 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	2b03      	cmp	r3, #3
 8006502:	d86f      	bhi.n	80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d003      	beq.n	8006512 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	2b02      	cmp	r3, #2
 800650e:	d02b      	beq.n	8006568 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006510:	e068      	b.n	80065e4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006512:	4b94      	ldr	r3, [pc, #592]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	08db      	lsrs	r3, r3, #3
 8006518:	f003 0303 	and.w	r3, r3, #3
 800651c:	4a92      	ldr	r2, [pc, #584]	@ (8006768 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800651e:	fa22 f303 	lsr.w	r3, r2, r3
 8006522:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	ee07 3a90 	vmov	s15, r3
 8006534:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006538:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800653c:	6a3b      	ldr	r3, [r7, #32]
 800653e:	ee07 3a90 	vmov	s15, r3
 8006542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006546:	ed97 6a04 	vldr	s12, [r7, #16]
 800654a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800676c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800654e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800655a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800655e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006562:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006566:	e068      	b.n	800663a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	ee07 3a90 	vmov	s15, r3
 800656e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006572:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8006576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	ee07 3a90 	vmov	s15, r3
 8006580:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006584:	ed97 6a04 	vldr	s12, [r7, #16]
 8006588:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800676c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800658c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006590:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006594:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006598:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800659c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80065a4:	e049      	b.n	800663a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	ee07 3a90 	vmov	s15, r3
 80065ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065b0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006774 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80065b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065b8:	6a3b      	ldr	r3, [r7, #32]
 80065ba:	ee07 3a90 	vmov	s15, r3
 80065be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065c2:	ed97 6a04 	vldr	s12, [r7, #16]
 80065c6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800676c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80065ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80065e2:	e02a      	b.n	800663a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065e4:	4b5f      	ldr	r3, [pc, #380]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	08db      	lsrs	r3, r3, #3
 80065ea:	f003 0303 	and.w	r3, r3, #3
 80065ee:	4a5e      	ldr	r2, [pc, #376]	@ (8006768 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80065f0:	fa22 f303 	lsr.w	r3, r2, r3
 80065f4:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	ee07 3a90 	vmov	s15, r3
 80065fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	ee07 3a90 	vmov	s15, r3
 8006606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800660a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800660e:	6a3b      	ldr	r3, [r7, #32]
 8006610:	ee07 3a90 	vmov	s15, r3
 8006614:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006618:	ed97 6a04 	vldr	s12, [r7, #16]
 800661c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800676c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006620:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006624:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006628:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800662c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006630:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006634:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006638:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800663a:	4b4a      	ldr	r3, [pc, #296]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006642:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006646:	d121      	bne.n	800668c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006648:	4b46      	ldr	r3, [pc, #280]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800664a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800664c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006650:	2b00      	cmp	r3, #0
 8006652:	d017      	beq.n	8006684 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006654:	4b43      	ldr	r3, [pc, #268]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006658:	0a5b      	lsrs	r3, r3, #9
 800665a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800665e:	ee07 3a90 	vmov	s15, r3
 8006662:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8006666:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800666a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800666e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006672:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800667a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	601a      	str	r2, [r3, #0]
 8006682:	e006      	b.n	8006692 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	601a      	str	r2, [r3, #0]
 800668a:	e002      	b.n	8006692 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006692:	4b34      	ldr	r3, [pc, #208]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800669a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800669e:	d121      	bne.n	80066e4 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80066a0:	4b30      	ldr	r3, [pc, #192]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d017      	beq.n	80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80066ac:	4b2d      	ldr	r3, [pc, #180]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066b0:	0c1b      	lsrs	r3, r3, #16
 80066b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066b6:	ee07 3a90 	vmov	s15, r3
 80066ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80066be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066c2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80066c6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80066ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066d2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	605a      	str	r2, [r3, #4]
 80066da:	e006      	b.n	80066ea <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	605a      	str	r2, [r3, #4]
 80066e2:	e002      	b.n	80066ea <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066ea:	4b1e      	ldr	r3, [pc, #120]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066f6:	d121      	bne.n	800673c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80066f8:	4b1a      	ldr	r3, [pc, #104]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006700:	2b00      	cmp	r3, #0
 8006702:	d017      	beq.n	8006734 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006704:	4b17      	ldr	r3, [pc, #92]	@ (8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006708:	0e1b      	lsrs	r3, r3, #24
 800670a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800670e:	ee07 3a90 	vmov	s15, r3
 8006712:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8006716:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800671a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800671e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006722:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800672a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006732:	e010      	b.n	8006756 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	609a      	str	r2, [r3, #8]
}
 800673a:	e00c      	b.n	8006756 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	609a      	str	r2, [r3, #8]
}
 8006742:	e008      	b.n	8006756 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	609a      	str	r2, [r3, #8]
}
 8006756:	bf00      	nop
 8006758:	372c      	adds	r7, #44	@ 0x2c
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr
 8006762:	bf00      	nop
 8006764:	44020c00 	.word	0x44020c00
 8006768:	03d09000 	.word	0x03d09000
 800676c:	46000000 	.word	0x46000000
 8006770:	4a742400 	.word	0x4a742400
 8006774:	4af42400 	.word	0x4af42400

08006778 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8006778:	b480      	push	{r7}
 800677a:	b08b      	sub	sp, #44	@ 0x2c
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006780:	4bae      	ldr	r3, [pc, #696]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006788:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800678a:	4bac      	ldr	r3, [pc, #688]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800678c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800678e:	f003 0303 	and.w	r3, r3, #3
 8006792:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006794:	4ba9      	ldr	r3, [pc, #676]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006798:	0a1b      	lsrs	r3, r3, #8
 800679a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800679e:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80067a0:	4ba6      	ldr	r3, [pc, #664]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80067a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067a4:	091b      	lsrs	r3, r3, #4
 80067a6:	f003 0301 	and.w	r3, r3, #1
 80067aa:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80067ac:	4ba3      	ldr	r3, [pc, #652]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80067ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067b0:	08db      	lsrs	r3, r3, #3
 80067b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80067b6:	697a      	ldr	r2, [r7, #20]
 80067b8:	fb02 f303 	mul.w	r3, r2, r3
 80067bc:	ee07 3a90 	vmov	s15, r3
 80067c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067c4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	f000 8126 	beq.w	8006a1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	2b03      	cmp	r3, #3
 80067d4:	d053      	beq.n	800687e <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80067d6:	69fb      	ldr	r3, [r7, #28]
 80067d8:	2b03      	cmp	r3, #3
 80067da:	d86f      	bhi.n	80068bc <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d003      	beq.n	80067ea <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80067e2:	69fb      	ldr	r3, [r7, #28]
 80067e4:	2b02      	cmp	r3, #2
 80067e6:	d02b      	beq.n	8006840 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80067e8:	e068      	b.n	80068bc <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80067ea:	4b94      	ldr	r3, [pc, #592]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	08db      	lsrs	r3, r3, #3
 80067f0:	f003 0303 	and.w	r3, r3, #3
 80067f4:	4a92      	ldr	r2, [pc, #584]	@ (8006a40 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80067f6:	fa22 f303 	lsr.w	r3, r2, r3
 80067fa:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	ee07 3a90 	vmov	s15, r3
 8006802:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	ee07 3a90 	vmov	s15, r3
 800680c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006810:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006814:	6a3b      	ldr	r3, [r7, #32]
 8006816:	ee07 3a90 	vmov	s15, r3
 800681a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800681e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006822:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006a44 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800682a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800682e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800683a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800683e:	e068      	b.n	8006912 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006840:	69bb      	ldr	r3, [r7, #24]
 8006842:	ee07 3a90 	vmov	s15, r3
 8006846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800684a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006a48 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 800684e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006852:	6a3b      	ldr	r3, [r7, #32]
 8006854:	ee07 3a90 	vmov	s15, r3
 8006858:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800685c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006860:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006a44 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006864:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006868:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800686c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006870:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006874:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006878:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800687c:	e049      	b.n	8006912 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	ee07 3a90 	vmov	s15, r3
 8006884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006888:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006a4c <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 800688c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006890:	6a3b      	ldr	r3, [r7, #32]
 8006892:	ee07 3a90 	vmov	s15, r3
 8006896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800689a:	ed97 6a04 	vldr	s12, [r7, #16]
 800689e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006a44 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80068a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80068ba:	e02a      	b.n	8006912 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80068bc:	4b5f      	ldr	r3, [pc, #380]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	08db      	lsrs	r3, r3, #3
 80068c2:	f003 0303 	and.w	r3, r3, #3
 80068c6:	4a5e      	ldr	r2, [pc, #376]	@ (8006a40 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80068c8:	fa22 f303 	lsr.w	r3, r2, r3
 80068cc:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	ee07 3a90 	vmov	s15, r3
 80068d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068d8:	69bb      	ldr	r3, [r7, #24]
 80068da:	ee07 3a90 	vmov	s15, r3
 80068de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068e6:	6a3b      	ldr	r3, [r7, #32]
 80068e8:	ee07 3a90 	vmov	s15, r3
 80068ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068f0:	ed97 6a04 	vldr	s12, [r7, #16]
 80068f4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006a44 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80068f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006900:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006904:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006908:	ee67 7a27 	vmul.f32	s15, s14, s15
 800690c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006910:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006912:	4b4a      	ldr	r3, [pc, #296]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800691a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800691e:	d121      	bne.n	8006964 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006920:	4b46      	ldr	r3, [pc, #280]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006924:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006928:	2b00      	cmp	r3, #0
 800692a:	d017      	beq.n	800695c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800692c:	4b43      	ldr	r3, [pc, #268]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800692e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006930:	0a5b      	lsrs	r3, r3, #9
 8006932:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006936:	ee07 3a90 	vmov	s15, r3
 800693a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800693e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006942:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006946:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800694a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800694e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006952:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	601a      	str	r2, [r3, #0]
 800695a:	e006      	b.n	800696a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	601a      	str	r2, [r3, #0]
 8006962:	e002      	b.n	800696a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800696a:	4b34      	ldr	r3, [pc, #208]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006972:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006976:	d121      	bne.n	80069bc <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006978:	4b30      	ldr	r3, [pc, #192]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800697a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800697c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006980:	2b00      	cmp	r3, #0
 8006982:	d017      	beq.n	80069b4 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006984:	4b2d      	ldr	r3, [pc, #180]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006988:	0c1b      	lsrs	r3, r3, #16
 800698a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800698e:	ee07 3a90 	vmov	s15, r3
 8006992:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006996:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800699a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800699e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80069a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069aa:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	605a      	str	r2, [r3, #4]
 80069b2:	e006      	b.n	80069c2 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	605a      	str	r2, [r3, #4]
 80069ba:	e002      	b.n	80069c2 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80069c2:	4b1e      	ldr	r3, [pc, #120]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069ce:	d121      	bne.n	8006a14 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80069d0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d017      	beq.n	8006a0c <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80069dc:	4b17      	ldr	r3, [pc, #92]	@ (8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069e0:	0e1b      	lsrs	r3, r3, #24
 80069e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069e6:	ee07 3a90 	vmov	s15, r3
 80069ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 80069ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069f2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80069f6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80069fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a02:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8006a0a:	e010      	b.n	8006a2e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	609a      	str	r2, [r3, #8]
}
 8006a12:	e00c      	b.n	8006a2e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	609a      	str	r2, [r3, #8]
}
 8006a1a:	e008      	b.n	8006a2e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	609a      	str	r2, [r3, #8]
}
 8006a2e:	bf00      	nop
 8006a30:	372c      	adds	r7, #44	@ 0x2c
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	44020c00 	.word	0x44020c00
 8006a40:	03d09000 	.word	0x03d09000
 8006a44:	46000000 	.word	0x46000000
 8006a48:	4a742400 	.word	0x4a742400
 8006a4c:	4af42400 	.word	0x4af42400

08006a50 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006a50:	b590      	push	{r4, r7, lr}
 8006a52:	b08f      	sub	sp, #60	@ 0x3c
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006a5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a5e:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8006a62:	4321      	orrs	r1, r4
 8006a64:	d150      	bne.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006a66:	4b26      	ldr	r3, [pc, #152]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006a68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a70:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006a72:	4b23      	ldr	r3, [pc, #140]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006a74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b02      	cmp	r3, #2
 8006a7e:	d108      	bne.n	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a86:	d104      	bne.n	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006a88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a8e:	f002 bb2a 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006a92:	4b1b      	ldr	r3, [pc, #108]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006a94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006aa0:	d108      	bne.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006aa8:	d104      	bne.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8006aaa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006aae:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ab0:	f002 bb19 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8006ab4:	4b12      	ldr	r3, [pc, #72]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006abc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ac0:	d119      	bne.n	8006af6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8006ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ac8:	d115      	bne.n	8006af6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006aca:	4b0d      	ldr	r3, [pc, #52]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006acc:	69db      	ldr	r3, [r3, #28]
 8006ace:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8006ad2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ad6:	d30a      	bcc.n	8006aee <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8006ad8:	4b09      	ldr	r3, [pc, #36]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ada:	69db      	ldr	r3, [r3, #28]
 8006adc:	0a1b      	lsrs	r3, r3, #8
 8006ade:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ae2:	4a08      	ldr	r2, [pc, #32]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ae8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006aea:	f002 bafc 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8006aee:	2300      	movs	r3, #0
 8006af0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006af2:	f002 baf8 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006af6:	2300      	movs	r3, #0
 8006af8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006afa:	f002 baf4 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006afe:	bf00      	nop
 8006b00:	44020c00 	.word	0x44020c00
 8006b04:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8006b08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b0c:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8006b10:	ea50 0104 	orrs.w	r1, r0, r4
 8006b14:	f001 8275 	beq.w	8008002 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8006b18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b1c:	2801      	cmp	r0, #1
 8006b1e:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8006b22:	f082 82dd 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b2a:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8006b2e:	ea50 0104 	orrs.w	r1, r0, r4
 8006b32:	f001 816c 	beq.w	8007e0e <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8006b36:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b3a:	2801      	cmp	r0, #1
 8006b3c:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8006b40:	f082 82ce 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b48:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8006b4c:	ea50 0104 	orrs.w	r1, r0, r4
 8006b50:	f001 8602 	beq.w	8008758 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8006b54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b58:	2801      	cmp	r0, #1
 8006b5a:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8006b5e:	f082 82bf 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b66:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8006b6a:	ea50 0104 	orrs.w	r1, r0, r4
 8006b6e:	f001 854c 	beq.w	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8006b72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b76:	2801      	cmp	r0, #1
 8006b78:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8006b7c:	f082 82b0 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b84:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8006b88:	ea50 0104 	orrs.w	r1, r0, r4
 8006b8c:	f001 849e 	beq.w	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8006b90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b94:	2801      	cmp	r0, #1
 8006b96:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8006b9a:	f082 82a1 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ba2:	f1a1 0420 	sub.w	r4, r1, #32
 8006ba6:	ea50 0104 	orrs.w	r1, r0, r4
 8006baa:	f001 83e8 	beq.w	800837e <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8006bae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bb2:	2801      	cmp	r0, #1
 8006bb4:	f171 0120 	sbcs.w	r1, r1, #32
 8006bb8:	f082 8292 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006bbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bc0:	f1a1 0410 	sub.w	r4, r1, #16
 8006bc4:	ea50 0104 	orrs.w	r1, r0, r4
 8006bc8:	f002 8256 	beq.w	8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006bcc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bd0:	2801      	cmp	r0, #1
 8006bd2:	f171 0110 	sbcs.w	r1, r1, #16
 8006bd6:	f082 8283 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006bda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bde:	f1a1 0408 	sub.w	r4, r1, #8
 8006be2:	ea50 0104 	orrs.w	r1, r0, r4
 8006be6:	f002 81cc 	beq.w	8008f82 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8006bea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bee:	2801      	cmp	r0, #1
 8006bf0:	f171 0108 	sbcs.w	r1, r1, #8
 8006bf4:	f082 8274 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006bf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bfc:	1f0c      	subs	r4, r1, #4
 8006bfe:	ea50 0104 	orrs.w	r1, r0, r4
 8006c02:	f001 8648 	beq.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8006c06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c0a:	2801      	cmp	r0, #1
 8006c0c:	f171 0104 	sbcs.w	r1, r1, #4
 8006c10:	f082 8266 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c18:	1e8c      	subs	r4, r1, #2
 8006c1a:	ea50 0104 	orrs.w	r1, r0, r4
 8006c1e:	f002 8143 	beq.w	8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8006c22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c26:	2801      	cmp	r0, #1
 8006c28:	f171 0102 	sbcs.w	r1, r1, #2
 8006c2c:	f082 8258 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c34:	1e4c      	subs	r4, r1, #1
 8006c36:	ea50 0104 	orrs.w	r1, r0, r4
 8006c3a:	f002 80ce 	beq.w	8008dda <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8006c3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c42:	2801      	cmp	r0, #1
 8006c44:	f171 0101 	sbcs.w	r1, r1, #1
 8006c48:	f082 824a 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c50:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8006c54:	4321      	orrs	r1, r4
 8006c56:	f002 8059 	beq.w	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8006c5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c5e:	4cd9      	ldr	r4, [pc, #868]	@ (8006fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006c60:	42a0      	cmp	r0, r4
 8006c62:	f171 0100 	sbcs.w	r1, r1, #0
 8006c66:	f082 823b 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c6e:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8006c72:	4321      	orrs	r1, r4
 8006c74:	f001 87d9 	beq.w	8008c2a <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8006c78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c7c:	4cd2      	ldr	r4, [pc, #840]	@ (8006fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006c7e:	42a0      	cmp	r0, r4
 8006c80:	f171 0100 	sbcs.w	r1, r1, #0
 8006c84:	f082 822c 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c8c:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8006c90:	4321      	orrs	r1, r4
 8006c92:	f001 8751 	beq.w	8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8006c96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c9a:	4ccc      	ldr	r4, [pc, #816]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006c9c:	42a0      	cmp	r0, r4
 8006c9e:	f171 0100 	sbcs.w	r1, r1, #0
 8006ca2:	f082 821d 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ca6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006caa:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8006cae:	4321      	orrs	r1, r4
 8006cb0:	f001 869a 	beq.w	80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8006cb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cb8:	4cc5      	ldr	r4, [pc, #788]	@ (8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8006cba:	42a0      	cmp	r0, r4
 8006cbc:	f171 0100 	sbcs.w	r1, r1, #0
 8006cc0:	f082 820e 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006cc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cc8:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8006ccc:	4321      	orrs	r1, r4
 8006cce:	f001 8612 	beq.w	80088f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8006cd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cd6:	4cbf      	ldr	r4, [pc, #764]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8006cd8:	42a0      	cmp	r0, r4
 8006cda:	f171 0100 	sbcs.w	r1, r1, #0
 8006cde:	f082 81ff 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ce2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ce6:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8006cea:	4321      	orrs	r1, r4
 8006cec:	f002 817e 	beq.w	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8006cf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cf4:	4cb8      	ldr	r4, [pc, #736]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006cf6:	42a0      	cmp	r0, r4
 8006cf8:	f171 0100 	sbcs.w	r1, r1, #0
 8006cfc:	f082 81f0 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d04:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8006d08:	4321      	orrs	r1, r4
 8006d0a:	f000 829e 	beq.w	800724a <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8006d0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d12:	4cb2      	ldr	r4, [pc, #712]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006d14:	42a0      	cmp	r0, r4
 8006d16:	f171 0100 	sbcs.w	r1, r1, #0
 8006d1a:	f082 81e1 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d22:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8006d26:	4321      	orrs	r1, r4
 8006d28:	f000 826d 	beq.w	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8006d2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d30:	4cab      	ldr	r4, [pc, #684]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d32:	42a0      	cmp	r0, r4
 8006d34:	f171 0100 	sbcs.w	r1, r1, #0
 8006d38:	f082 81d2 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d40:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8006d44:	4321      	orrs	r1, r4
 8006d46:	f001 800d 	beq.w	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8006d4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d4e:	4ca5      	ldr	r4, [pc, #660]	@ (8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006d50:	42a0      	cmp	r0, r4
 8006d52:	f171 0100 	sbcs.w	r1, r1, #0
 8006d56:	f082 81c3 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d5e:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8006d62:	4321      	orrs	r1, r4
 8006d64:	f000 81d0 	beq.w	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8006d68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d6c:	4c9e      	ldr	r4, [pc, #632]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006d6e:	42a0      	cmp	r0, r4
 8006d70:	f171 0100 	sbcs.w	r1, r1, #0
 8006d74:	f082 81b4 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d7c:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8006d80:	4321      	orrs	r1, r4
 8006d82:	f000 8142 	beq.w	800700a <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8006d86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d8a:	4c98      	ldr	r4, [pc, #608]	@ (8006fec <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006d8c:	42a0      	cmp	r0, r4
 8006d8e:	f171 0100 	sbcs.w	r1, r1, #0
 8006d92:	f082 81a5 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d9a:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8006d9e:	4321      	orrs	r1, r4
 8006da0:	f001 824e 	beq.w	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8006da4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006da8:	4c91      	ldr	r4, [pc, #580]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8006daa:	42a0      	cmp	r0, r4
 8006dac:	f171 0100 	sbcs.w	r1, r1, #0
 8006db0:	f082 8196 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006db4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006db8:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8006dbc:	4321      	orrs	r1, r4
 8006dbe:	f001 8197 	beq.w	80080f0 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8006dc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dc6:	4c8b      	ldr	r4, [pc, #556]	@ (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8006dc8:	42a0      	cmp	r0, r4
 8006dca:	f171 0100 	sbcs.w	r1, r1, #0
 8006dce:	f082 8187 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dd6:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8006dda:	4321      	orrs	r1, r4
 8006ddc:	f001 8154 	beq.w	8008088 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8006de0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006de4:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8006de8:	f171 0100 	sbcs.w	r1, r1, #0
 8006dec:	f082 8178 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006df0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006df4:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8006df8:	4321      	orrs	r1, r4
 8006dfa:	f001 80b7 	beq.w	8007f6c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8006dfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e02:	f248 0401 	movw	r4, #32769	@ 0x8001
 8006e06:	42a0      	cmp	r0, r4
 8006e08:	f171 0100 	sbcs.w	r1, r1, #0
 8006e0c:	f082 8168 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e14:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8006e18:	4321      	orrs	r1, r4
 8006e1a:	f001 8064 	beq.w	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8006e1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e22:	f244 0401 	movw	r4, #16385	@ 0x4001
 8006e26:	42a0      	cmp	r0, r4
 8006e28:	f171 0100 	sbcs.w	r1, r1, #0
 8006e2c:	f082 8158 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e34:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8006e38:	4321      	orrs	r1, r4
 8006e3a:	f001 8011 	beq.w	8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8006e3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e42:	f242 0401 	movw	r4, #8193	@ 0x2001
 8006e46:	42a0      	cmp	r0, r4
 8006e48:	f171 0100 	sbcs.w	r1, r1, #0
 8006e4c:	f082 8148 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e54:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8006e58:	4321      	orrs	r1, r4
 8006e5a:	f000 871e 	beq.w	8007c9a <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8006e5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e62:	f241 0401 	movw	r4, #4097	@ 0x1001
 8006e66:	42a0      	cmp	r0, r4
 8006e68:	f171 0100 	sbcs.w	r1, r1, #0
 8006e6c:	f082 8138 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e74:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8006e78:	4321      	orrs	r1, r4
 8006e7a:	f000 86a8 	beq.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8006e7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e82:	f640 0401 	movw	r4, #2049	@ 0x801
 8006e86:	42a0      	cmp	r0, r4
 8006e88:	f171 0100 	sbcs.w	r1, r1, #0
 8006e8c:	f082 8128 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e94:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8006e98:	4321      	orrs	r1, r4
 8006e9a:	f000 8632 	beq.w	8007b02 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8006e9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ea2:	f240 4401 	movw	r4, #1025	@ 0x401
 8006ea6:	42a0      	cmp	r0, r4
 8006ea8:	f171 0100 	sbcs.w	r1, r1, #0
 8006eac:	f082 8118 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006eb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eb4:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8006eb8:	4321      	orrs	r1, r4
 8006eba:	f000 85b0 	beq.w	8007a1e <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8006ebe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ec2:	f240 2401 	movw	r4, #513	@ 0x201
 8006ec6:	42a0      	cmp	r0, r4
 8006ec8:	f171 0100 	sbcs.w	r1, r1, #0
 8006ecc:	f082 8108 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ed0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ed4:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8006ed8:	4321      	orrs	r1, r4
 8006eda:	f000 8535 	beq.w	8007948 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8006ede:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ee2:	f240 1401 	movw	r4, #257	@ 0x101
 8006ee6:	42a0      	cmp	r0, r4
 8006ee8:	f171 0100 	sbcs.w	r1, r1, #0
 8006eec:	f082 80f8 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ef0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ef4:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8006ef8:	4321      	orrs	r1, r4
 8006efa:	f000 84ba 	beq.w	8007872 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8006efe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f02:	2881      	cmp	r0, #129	@ 0x81
 8006f04:	f171 0100 	sbcs.w	r1, r1, #0
 8006f08:	f082 80ea 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f10:	2821      	cmp	r0, #33	@ 0x21
 8006f12:	f171 0100 	sbcs.w	r1, r1, #0
 8006f16:	d26f      	bcs.n	8006ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8006f18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f1c:	4301      	orrs	r1, r0
 8006f1e:	f002 80df 	beq.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f26:	1e42      	subs	r2, r0, #1
 8006f28:	f141 33ff 	adc.w	r3, r1, #4294967295
 8006f2c:	2a20      	cmp	r2, #32
 8006f2e:	f173 0100 	sbcs.w	r1, r3, #0
 8006f32:	f082 80d5 	bcs.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f36:	2a1f      	cmp	r2, #31
 8006f38:	f202 80d2 	bhi.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f3c:	a101      	add	r1, pc, #4	@ (adr r1, 8006f44 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8006f3e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006f42:	bf00      	nop
 8006f44:	080072a5 	.word	0x080072a5
 8006f48:	08007371 	.word	0x08007371
 8006f4c:	080090e1 	.word	0x080090e1
 8006f50:	08007431 	.word	0x08007431
 8006f54:	080090e1 	.word	0x080090e1
 8006f58:	080090e1 	.word	0x080090e1
 8006f5c:	080090e1 	.word	0x080090e1
 8006f60:	08007501 	.word	0x08007501
 8006f64:	080090e1 	.word	0x080090e1
 8006f68:	080090e1 	.word	0x080090e1
 8006f6c:	080090e1 	.word	0x080090e1
 8006f70:	080090e1 	.word	0x080090e1
 8006f74:	080090e1 	.word	0x080090e1
 8006f78:	080090e1 	.word	0x080090e1
 8006f7c:	080090e1 	.word	0x080090e1
 8006f80:	080075e3 	.word	0x080075e3
 8006f84:	080090e1 	.word	0x080090e1
 8006f88:	080090e1 	.word	0x080090e1
 8006f8c:	080090e1 	.word	0x080090e1
 8006f90:	080090e1 	.word	0x080090e1
 8006f94:	080090e1 	.word	0x080090e1
 8006f98:	080090e1 	.word	0x080090e1
 8006f9c:	080090e1 	.word	0x080090e1
 8006fa0:	080090e1 	.word	0x080090e1
 8006fa4:	080090e1 	.word	0x080090e1
 8006fa8:	080090e1 	.word	0x080090e1
 8006fac:	080090e1 	.word	0x080090e1
 8006fb0:	080090e1 	.word	0x080090e1
 8006fb4:	080090e1 	.word	0x080090e1
 8006fb8:	080090e1 	.word	0x080090e1
 8006fbc:	080090e1 	.word	0x080090e1
 8006fc0:	080076b9 	.word	0x080076b9
 8006fc4:	80000001 	.word	0x80000001
 8006fc8:	40000001 	.word	0x40000001
 8006fcc:	20000001 	.word	0x20000001
 8006fd0:	10000001 	.word	0x10000001
 8006fd4:	08000001 	.word	0x08000001
 8006fd8:	04000001 	.word	0x04000001
 8006fdc:	00800001 	.word	0x00800001
 8006fe0:	00400001 	.word	0x00400001
 8006fe4:	00200001 	.word	0x00200001
 8006fe8:	00100001 	.word	0x00100001
 8006fec:	00080001 	.word	0x00080001
 8006ff0:	00040001 	.word	0x00040001
 8006ff4:	00020001 	.word	0x00020001
 8006ff8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ffc:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007000:	430b      	orrs	r3, r1
 8007002:	f000 83c4 	beq.w	800778e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8007006:	f002 b86b 	b.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800700a:	4ba1      	ldr	r3, [pc, #644]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800700c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007010:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007014:	633b      	str	r3, [r7, #48]	@ 0x30
 8007016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007018:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800701c:	d036      	beq.n	800708c <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800701e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007020:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007024:	d86b      	bhi.n	80070fe <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007028:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800702c:	d02b      	beq.n	8007086 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800702e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007030:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007034:	d863      	bhi.n	80070fe <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007038:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800703c:	d01b      	beq.n	8007076 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800703e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007040:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007044:	d85b      	bhi.n	80070fe <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007048:	2b00      	cmp	r3, #0
 800704a:	d004      	beq.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 800704c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007052:	d008      	beq.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8007054:	e053      	b.n	80070fe <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>

        switch (srcclk)
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007056:	f107 0320 	add.w	r3, r7, #32
 800705a:	4618      	mov	r0, r3
 800705c:	f7ff f8b4 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007062:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007064:	e04e      	b.n	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007066:	f107 0314 	add.w	r3, r7, #20
 800706a:	4618      	mov	r0, r3
 800706c:	f7ff fa18 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007074:	e046      	b.n	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007076:	f107 0308 	add.w	r3, r7, #8
 800707a:	4618      	mov	r0, r3
 800707c:	f7ff fb7c 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007084:	e03e      	b.n	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007086:	4b83      	ldr	r3, [pc, #524]	@ (8007294 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007088:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800708a:	e03b      	b.n	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800708c:	4b80      	ldr	r3, [pc, #512]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800708e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007092:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007096:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007098:	4b7d      	ldr	r3, [pc, #500]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 0302 	and.w	r3, r3, #2
 80070a0:	2b02      	cmp	r3, #2
 80070a2:	d10c      	bne.n	80070be <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80070a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d109      	bne.n	80070be <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80070aa:	4b79      	ldr	r3, [pc, #484]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	08db      	lsrs	r3, r3, #3
 80070b0:	f003 0303 	and.w	r3, r3, #3
 80070b4:	4a78      	ldr	r2, [pc, #480]	@ (8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80070b6:	fa22 f303 	lsr.w	r3, r2, r3
 80070ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80070bc:	e01e      	b.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80070be:	4b74      	ldr	r3, [pc, #464]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070ca:	d106      	bne.n	80070da <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80070cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070d2:	d102      	bne.n	80070da <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80070d4:	4b71      	ldr	r3, [pc, #452]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80070d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80070d8:	e010      	b.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80070da:	4b6d      	ldr	r3, [pc, #436]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070e6:	d106      	bne.n	80070f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 80070e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070ee:	d102      	bne.n	80070f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80070f0:	4b6b      	ldr	r3, [pc, #428]	@ (80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80070f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80070f4:	e002      	b.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80070f6:	2300      	movs	r3, #0
 80070f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80070fa:	e003      	b.n	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 80070fc:	e002      	b.n	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 80070fe:	2300      	movs	r3, #0
 8007100:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007102:	bf00      	nop
          }
        }
        break;
 8007104:	f001 bfef 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007108:	4b61      	ldr	r3, [pc, #388]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800710a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800710e:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8007112:	633b      	str	r3, [r7, #48]	@ 0x30
 8007114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007116:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800711a:	d036      	beq.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 800711c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007122:	d86b      	bhi.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007126:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800712a:	d02b      	beq.n	8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 800712c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007132:	d863      	bhi.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007136:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800713a:	d01b      	beq.n	8007174 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800713c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007142:	d85b      	bhi.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007146:	2b00      	cmp	r3, #0
 8007148:	d004      	beq.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800714a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007150:	d008      	beq.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8007152:	e053      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>

        switch (srcclk)
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007154:	f107 0320 	add.w	r3, r7, #32
 8007158:	4618      	mov	r0, r3
 800715a:	f7ff f835 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800715e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007160:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007162:	e04e      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007164:	f107 0314 	add.w	r3, r7, #20
 8007168:	4618      	mov	r0, r3
 800716a:	f7ff f999 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007172:	e046      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007174:	f107 0308 	add.w	r3, r7, #8
 8007178:	4618      	mov	r0, r3
 800717a:	f7ff fafd 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007182:	e03e      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007184:	4b43      	ldr	r3, [pc, #268]	@ (8007294 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007186:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007188:	e03b      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800718a:	4b41      	ldr	r3, [pc, #260]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800718c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007190:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007194:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007196:	4b3e      	ldr	r3, [pc, #248]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f003 0302 	and.w	r3, r3, #2
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d10c      	bne.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80071a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d109      	bne.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80071a8:	4b39      	ldr	r3, [pc, #228]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	08db      	lsrs	r3, r3, #3
 80071ae:	f003 0303 	and.w	r3, r3, #3
 80071b2:	4a39      	ldr	r2, [pc, #228]	@ (8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80071b4:	fa22 f303 	lsr.w	r3, r2, r3
 80071b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80071ba:	e01e      	b.n	80071fa <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80071bc:	4b34      	ldr	r3, [pc, #208]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071c8:	d106      	bne.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80071ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071d0:	d102      	bne.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80071d2:	4b32      	ldr	r3, [pc, #200]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80071d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80071d6:	e010      	b.n	80071fa <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80071d8:	4b2d      	ldr	r3, [pc, #180]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071e4:	d106      	bne.n	80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 80071e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071ec:	d102      	bne.n	80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80071ee:	4b2c      	ldr	r3, [pc, #176]	@ (80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80071f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80071f2:	e002      	b.n	80071fa <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80071f4:	2300      	movs	r3, #0
 80071f6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80071f8:	e003      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 80071fa:	e002      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 80071fc:	2300      	movs	r3, #0
 80071fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007200:	bf00      	nop
          }
        }
        break;
 8007202:	f001 bf70 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8007206:	4b22      	ldr	r3, [pc, #136]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007208:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800720c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007210:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8007212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007214:	2b00      	cmp	r3, #0
 8007216:	d108      	bne.n	800722a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007218:	f107 0320 	add.w	r3, r7, #32
 800721c:	4618      	mov	r0, r3
 800721e:	f7fe ffd3 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007224:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007226:	f001 bf5e 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800722a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722c:	2b40      	cmp	r3, #64	@ 0x40
 800722e:	d108      	bne.n	8007242 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007230:	f107 0314 	add.w	r3, r7, #20
 8007234:	4618      	mov	r0, r3
 8007236:	f7ff f933 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800723e:	f001 bf52 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007242:	2300      	movs	r3, #0
 8007244:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007246:	f001 bf4e 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800724a:	4b11      	ldr	r3, [pc, #68]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800724c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007250:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007254:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8007256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007258:	2b00      	cmp	r3, #0
 800725a:	d108      	bne.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800725c:	f107 0320 	add.w	r3, r7, #32
 8007260:	4618      	mov	r0, r3
 8007262:	f7fe ffb1 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007268:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800726a:	f001 bf3c 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800726e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007270:	2b80      	cmp	r3, #128	@ 0x80
 8007272:	d108      	bne.n	8007286 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007274:	f107 0314 	add.w	r3, r7, #20
 8007278:	4618      	mov	r0, r3
 800727a:	f7ff f911 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007282:	f001 bf30 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007286:	2300      	movs	r3, #0
 8007288:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800728a:	f001 bf2c 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800728e:	bf00      	nop
 8007290:	44020c00 	.word	0x44020c00
 8007294:	00bb8000 	.word	0x00bb8000
 8007298:	03d09000 	.word	0x03d09000
 800729c:	003d0900 	.word	0x003d0900
 80072a0:	007a1200 	.word	0x007a1200
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80072a4:	4b9d      	ldr	r3, [pc, #628]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80072a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80072aa:	f003 0307 	and.w	r3, r3, #7
 80072ae:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80072b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d104      	bne.n	80072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80072b6:	f7fc ffd1 	bl	800425c <HAL_RCC_GetPCLK2Freq>
 80072ba:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80072bc:	f001 bf13 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80072c0:	4b96      	ldr	r3, [pc, #600]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80072cc:	d10a      	bne.n	80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80072ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d107      	bne.n	80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072d4:	f107 0314 	add.w	r3, r7, #20
 80072d8:	4618      	mov	r0, r3
 80072da:	f7ff f8e1 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80072e2:	e043      	b.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80072e4:	4b8d      	ldr	r3, [pc, #564]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072f0:	d10a      	bne.n	8007308 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 80072f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d107      	bne.n	8007308 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072f8:	f107 0308 	add.w	r3, r7, #8
 80072fc:	4618      	mov	r0, r3
 80072fe:	f7ff fa3b 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	637b      	str	r3, [r7, #52]	@ 0x34
 8007306:	e031      	b.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007308:	4b84      	ldr	r3, [pc, #528]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 0302 	and.w	r3, r3, #2
 8007310:	2b02      	cmp	r3, #2
 8007312:	d10c      	bne.n	800732e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007316:	2b03      	cmp	r3, #3
 8007318:	d109      	bne.n	800732e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800731a:	4b80      	ldr	r3, [pc, #512]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	08db      	lsrs	r3, r3, #3
 8007320:	f003 0303 	and.w	r3, r3, #3
 8007324:	4a7e      	ldr	r2, [pc, #504]	@ (8007520 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007326:	fa22 f303 	lsr.w	r3, r2, r3
 800732a:	637b      	str	r3, [r7, #52]	@ 0x34
 800732c:	e01e      	b.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800732e:	4b7b      	ldr	r3, [pc, #492]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007336:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800733a:	d105      	bne.n	8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800733c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800733e:	2b04      	cmp	r3, #4
 8007340:	d102      	bne.n	8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8007342:	4b78      	ldr	r3, [pc, #480]	@ (8007524 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007344:	637b      	str	r3, [r7, #52]	@ 0x34
 8007346:	e011      	b.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007348:	4b74      	ldr	r3, [pc, #464]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800734a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800734e:	f003 0302 	and.w	r3, r3, #2
 8007352:	2b02      	cmp	r3, #2
 8007354:	d106      	bne.n	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8007356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007358:	2b05      	cmp	r3, #5
 800735a:	d103      	bne.n	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 800735c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007360:	637b      	str	r3, [r7, #52]	@ 0x34
 8007362:	e003      	b.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8007364:	2300      	movs	r3, #0
 8007366:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007368:	f001 bebd 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800736c:	f001 bebb 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007370:	4b6a      	ldr	r3, [pc, #424]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007372:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007376:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800737a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800737c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737e:	2b00      	cmp	r3, #0
 8007380:	d104      	bne.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007382:	f7fc ff55 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8007386:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007388:	f001 bead 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800738c:	4b63      	ldr	r3, [pc, #396]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007394:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007398:	d10a      	bne.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800739a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739c:	2b08      	cmp	r3, #8
 800739e:	d107      	bne.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073a0:	f107 0314 	add.w	r3, r7, #20
 80073a4:	4618      	mov	r0, r3
 80073a6:	f7ff f87b 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ae:	e03d      	b.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80073b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b2:	2b10      	cmp	r3, #16
 80073b4:	d108      	bne.n	80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073b6:	f107 0308 	add.w	r3, r7, #8
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7ff f9dc 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073c4:	f001 be8f 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80073c8:	4b54      	ldr	r3, [pc, #336]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f003 0302 	and.w	r3, r3, #2
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d10c      	bne.n	80073ee <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 80073d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d6:	2b18      	cmp	r3, #24
 80073d8:	d109      	bne.n	80073ee <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80073da:	4b50      	ldr	r3, [pc, #320]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	08db      	lsrs	r3, r3, #3
 80073e0:	f003 0303 	and.w	r3, r3, #3
 80073e4:	4a4e      	ldr	r2, [pc, #312]	@ (8007520 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80073e6:	fa22 f303 	lsr.w	r3, r2, r3
 80073ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ec:	e01e      	b.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80073ee:	4b4b      	ldr	r3, [pc, #300]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073fa:	d105      	bne.n	8007408 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80073fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fe:	2b20      	cmp	r3, #32
 8007400:	d102      	bne.n	8007408 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8007402:	4b48      	ldr	r3, [pc, #288]	@ (8007524 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007404:	637b      	str	r3, [r7, #52]	@ 0x34
 8007406:	e011      	b.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007408:	4b44      	ldr	r3, [pc, #272]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800740a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800740e:	f003 0302 	and.w	r3, r3, #2
 8007412:	2b02      	cmp	r3, #2
 8007414:	d106      	bne.n	8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8007416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007418:	2b28      	cmp	r3, #40	@ 0x28
 800741a:	d103      	bne.n	8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 800741c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007420:	637b      	str	r3, [r7, #52]	@ 0x34
 8007422:	e003      	b.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8007424:	2300      	movs	r3, #0
 8007426:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007428:	f001 be5d 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800742c:	f001 be5b 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007430:	4b3a      	ldr	r3, [pc, #232]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007432:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007436:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800743a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800743c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743e:	2b00      	cmp	r3, #0
 8007440:	d104      	bne.n	800744c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007442:	f7fc fef5 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8007446:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007448:	f001 be4d 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800744c:	4b33      	ldr	r3, [pc, #204]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007454:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007458:	d10a      	bne.n	8007470 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800745a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745c:	2b40      	cmp	r3, #64	@ 0x40
 800745e:	d107      	bne.n	8007470 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007460:	f107 0314 	add.w	r3, r7, #20
 8007464:	4618      	mov	r0, r3
 8007466:	f7ff f81b 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	637b      	str	r3, [r7, #52]	@ 0x34
 800746e:	e045      	b.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8007470:	4b2a      	ldr	r3, [pc, #168]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007478:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800747c:	d10a      	bne.n	8007494 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 800747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007480:	2b80      	cmp	r3, #128	@ 0x80
 8007482:	d107      	bne.n	8007494 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007484:	f107 0308 	add.w	r3, r7, #8
 8007488:	4618      	mov	r0, r3
 800748a:	f7ff f975 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	637b      	str	r3, [r7, #52]	@ 0x34
 8007492:	e033      	b.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007494:	4b21      	ldr	r3, [pc, #132]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0302 	and.w	r3, r3, #2
 800749c:	2b02      	cmp	r3, #2
 800749e:	d10c      	bne.n	80074ba <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 80074a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80074a4:	d109      	bne.n	80074ba <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80074a6:	4b1d      	ldr	r3, [pc, #116]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	08db      	lsrs	r3, r3, #3
 80074ac:	f003 0303 	and.w	r3, r3, #3
 80074b0:	4a1b      	ldr	r2, [pc, #108]	@ (8007520 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80074b2:	fa22 f303 	lsr.w	r3, r2, r3
 80074b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80074b8:	e020      	b.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80074ba:	4b18      	ldr	r3, [pc, #96]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074c6:	d106      	bne.n	80074d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80074c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074ce:	d102      	bne.n	80074d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 80074d0:	4b14      	ldr	r3, [pc, #80]	@ (8007524 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80074d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80074d4:	e012      	b.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80074d6:	4b11      	ldr	r3, [pc, #68]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074dc:	f003 0302 	and.w	r3, r3, #2
 80074e0:	2b02      	cmp	r3, #2
 80074e2:	d107      	bne.n	80074f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 80074e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80074ea:	d103      	bne.n	80074f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 80074ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074f2:	e003      	b.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 80074f4:	2300      	movs	r3, #0
 80074f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074f8:	f001 bdf5 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80074fc:	f001 bdf3 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007500:	4b06      	ldr	r3, [pc, #24]	@ (800751c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007502:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007506:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800750a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800750c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750e:	2b00      	cmp	r3, #0
 8007510:	d10a      	bne.n	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007512:	f7fc fe8d 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8007516:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8007518:	f001 bde5 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800751c:	44020c00 	.word	0x44020c00
 8007520:	03d09000 	.word	0x03d09000
 8007524:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8007528:	4ba0      	ldr	r3, [pc, #640]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007530:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007534:	d10b      	bne.n	800754e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8007536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800753c:	d107      	bne.n	800754e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800753e:	f107 0314 	add.w	r3, r7, #20
 8007542:	4618      	mov	r0, r3
 8007544:	f7fe ffac 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007548:	69bb      	ldr	r3, [r7, #24]
 800754a:	637b      	str	r3, [r7, #52]	@ 0x34
 800754c:	e047      	b.n	80075de <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800754e:	4b97      	ldr	r3, [pc, #604]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007556:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800755a:	d10b      	bne.n	8007574 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800755c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800755e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007562:	d107      	bne.n	8007574 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007564:	f107 0308 	add.w	r3, r7, #8
 8007568:	4618      	mov	r0, r3
 800756a:	f7ff f905 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	637b      	str	r3, [r7, #52]	@ 0x34
 8007572:	e034      	b.n	80075de <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007574:	4b8d      	ldr	r3, [pc, #564]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0302 	and.w	r3, r3, #2
 800757c:	2b02      	cmp	r3, #2
 800757e:	d10d      	bne.n	800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8007580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007582:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007586:	d109      	bne.n	800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007588:	4b88      	ldr	r3, [pc, #544]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	08db      	lsrs	r3, r3, #3
 800758e:	f003 0303 	and.w	r3, r3, #3
 8007592:	4a87      	ldr	r2, [pc, #540]	@ (80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007594:	fa22 f303 	lsr.w	r3, r2, r3
 8007598:	637b      	str	r3, [r7, #52]	@ 0x34
 800759a:	e020      	b.n	80075de <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800759c:	4b83      	ldr	r3, [pc, #524]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075a8:	d106      	bne.n	80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 80075aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075b0:	d102      	bne.n	80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 80075b2:	4b80      	ldr	r3, [pc, #512]	@ (80077b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80075b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80075b6:	e012      	b.n	80075de <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80075b8:	4b7c      	ldr	r3, [pc, #496]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80075ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075be:	f003 0302 	and.w	r3, r3, #2
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d107      	bne.n	80075d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80075c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80075cc:	d103      	bne.n	80075d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 80075ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80075d4:	e003      	b.n	80075de <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 80075d6:	2300      	movs	r3, #0
 80075d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075da:	f001 bd84 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80075de:	f001 bd82 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80075e2:	4b72      	ldr	r3, [pc, #456]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80075e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80075e8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80075ec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80075ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d104      	bne.n	80075fe <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80075f4:	f7fc fe1c 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 80075f8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 80075fa:	f001 bd74 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 80075fe:	4b6b      	ldr	r3, [pc, #428]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007606:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800760a:	d10b      	bne.n	8007624 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 800760c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007612:	d107      	bne.n	8007624 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007614:	f107 0314 	add.w	r3, r7, #20
 8007618:	4618      	mov	r0, r3
 800761a:	f7fe ff41 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800761e:	69bb      	ldr	r3, [r7, #24]
 8007620:	637b      	str	r3, [r7, #52]	@ 0x34
 8007622:	e047      	b.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8007624:	4b61      	ldr	r3, [pc, #388]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800762c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007630:	d10b      	bne.n	800764a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007634:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007638:	d107      	bne.n	800764a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800763a:	f107 0308 	add.w	r3, r7, #8
 800763e:	4618      	mov	r0, r3
 8007640:	f7ff f89a 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	637b      	str	r3, [r7, #52]	@ 0x34
 8007648:	e034      	b.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800764a:	4b58      	ldr	r3, [pc, #352]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f003 0302 	and.w	r3, r3, #2
 8007652:	2b02      	cmp	r3, #2
 8007654:	d10d      	bne.n	8007672 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8007656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007658:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800765c:	d109      	bne.n	8007672 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800765e:	4b53      	ldr	r3, [pc, #332]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	08db      	lsrs	r3, r3, #3
 8007664:	f003 0303 	and.w	r3, r3, #3
 8007668:	4a51      	ldr	r2, [pc, #324]	@ (80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800766a:	fa22 f303 	lsr.w	r3, r2, r3
 800766e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007670:	e020      	b.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8007672:	4b4e      	ldr	r3, [pc, #312]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800767a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800767e:	d106      	bne.n	800768e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8007680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007682:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007686:	d102      	bne.n	800768e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8007688:	4b4a      	ldr	r3, [pc, #296]	@ (80077b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800768a:	637b      	str	r3, [r7, #52]	@ 0x34
 800768c:	e012      	b.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800768e:	4b47      	ldr	r3, [pc, #284]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007690:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007694:	f003 0302 	and.w	r3, r3, #2
 8007698:	2b02      	cmp	r3, #2
 800769a:	d107      	bne.n	80076ac <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 800769c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80076a2:	d103      	bne.n	80076ac <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 80076a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80076aa:	e003      	b.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 80076ac:	2300      	movs	r3, #0
 80076ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076b0:	f001 bd19 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80076b4:	f001 bd17 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 80076b8:	4b3c      	ldr	r3, [pc, #240]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80076be:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80076c2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80076c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d104      	bne.n	80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80076ca:	f7fc fdb1 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 80076ce:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80076d0:	f001 bd09 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80076d4:	4b35      	ldr	r3, [pc, #212]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076e0:	d10b      	bne.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80076e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076e8:	d107      	bne.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076ea:	f107 0314 	add.w	r3, r7, #20
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7fe fed6 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80076f8:	e047      	b.n	800778a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 80076fa:	4b2c      	ldr	r3, [pc, #176]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007702:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007706:	d10b      	bne.n	8007720 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8007708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800770e:	d107      	bne.n	8007720 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007710:	f107 0308 	add.w	r3, r7, #8
 8007714:	4618      	mov	r0, r3
 8007716:	f7ff f82f 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	637b      	str	r3, [r7, #52]	@ 0x34
 800771e:	e034      	b.n	800778a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8007720:	4b22      	ldr	r3, [pc, #136]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f003 0302 	and.w	r3, r3, #2
 8007728:	2b02      	cmp	r3, #2
 800772a:	d10d      	bne.n	8007748 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 800772c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007732:	d109      	bne.n	8007748 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007734:	4b1d      	ldr	r3, [pc, #116]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	08db      	lsrs	r3, r3, #3
 800773a:	f003 0303 	and.w	r3, r3, #3
 800773e:	4a1c      	ldr	r2, [pc, #112]	@ (80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007740:	fa22 f303 	lsr.w	r3, r2, r3
 8007744:	637b      	str	r3, [r7, #52]	@ 0x34
 8007746:	e020      	b.n	800778a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8007748:	4b18      	ldr	r3, [pc, #96]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007754:	d106      	bne.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8007756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007758:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800775c:	d102      	bne.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 800775e:	4b15      	ldr	r3, [pc, #84]	@ (80077b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007760:	637b      	str	r3, [r7, #52]	@ 0x34
 8007762:	e012      	b.n	800778a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8007764:	4b11      	ldr	r3, [pc, #68]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007766:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800776a:	f003 0302 	and.w	r3, r3, #2
 800776e:	2b02      	cmp	r3, #2
 8007770:	d107      	bne.n	8007782 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8007772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007774:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007778:	d103      	bne.n	8007782 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 800777a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800777e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007780:	e003      	b.n	800778a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8007782:	2300      	movs	r3, #0
 8007784:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007786:	f001 bcae 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800778a:	f001 bcac 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800778e:	4b07      	ldr	r3, [pc, #28]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007790:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007794:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8007798:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800779a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779c:	2b00      	cmp	r3, #0
 800779e:	d10b      	bne.n	80077b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80077a0:	f7fc fd46 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 80077a4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 80077a6:	f001 bc9e 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80077aa:	bf00      	nop
 80077ac:	44020c00 	.word	0x44020c00
 80077b0:	03d09000 	.word	0x03d09000
 80077b4:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 80077b8:	4ba0      	ldr	r3, [pc, #640]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80077c4:	d10b      	bne.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80077cc:	d107      	bne.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077ce:	f107 0314 	add.w	r3, r7, #20
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7fe fe64 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	637b      	str	r3, [r7, #52]	@ 0x34
 80077dc:	e047      	b.n	800786e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80077de:	4b97      	ldr	r3, [pc, #604]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077ea:	d10b      	bne.n	8007804 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80077ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80077f2:	d107      	bne.n	8007804 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077f4:	f107 0308 	add.w	r3, r7, #8
 80077f8:	4618      	mov	r0, r3
 80077fa:	f7fe ffbd 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	637b      	str	r3, [r7, #52]	@ 0x34
 8007802:	e034      	b.n	800786e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8007804:	4b8d      	ldr	r3, [pc, #564]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f003 0302 	and.w	r3, r3, #2
 800780c:	2b02      	cmp	r3, #2
 800780e:	d10d      	bne.n	800782c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8007810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007812:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007816:	d109      	bne.n	800782c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007818:	4b88      	ldr	r3, [pc, #544]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	08db      	lsrs	r3, r3, #3
 800781e:	f003 0303 	and.w	r3, r3, #3
 8007822:	4a87      	ldr	r2, [pc, #540]	@ (8007a40 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007824:	fa22 f303 	lsr.w	r3, r2, r3
 8007828:	637b      	str	r3, [r7, #52]	@ 0x34
 800782a:	e020      	b.n	800786e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800782c:	4b83      	ldr	r3, [pc, #524]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007834:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007838:	d106      	bne.n	8007848 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800783a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007840:	d102      	bne.n	8007848 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8007842:	4b80      	ldr	r3, [pc, #512]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007844:	637b      	str	r3, [r7, #52]	@ 0x34
 8007846:	e012      	b.n	800786e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8007848:	4b7c      	ldr	r3, [pc, #496]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800784a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800784e:	f003 0302 	and.w	r3, r3, #2
 8007852:	2b02      	cmp	r3, #2
 8007854:	d107      	bne.n	8007866 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8007856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007858:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800785c:	d103      	bne.n	8007866 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 800785e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007862:	637b      	str	r3, [r7, #52]	@ 0x34
 8007864:	e003      	b.n	800786e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8007866:	2300      	movs	r3, #0
 8007868:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800786a:	f001 bc3c 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800786e:	f001 bc3a 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8007872:	4b72      	ldr	r3, [pc, #456]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007874:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007878:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800787c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800787e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007880:	2b00      	cmp	r3, #0
 8007882:	d104      	bne.n	800788e <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007884:	f7fc fcd4 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8007888:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800788a:	f001 bc2c 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800788e:	4b6b      	ldr	r3, [pc, #428]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007896:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800789a:	d10b      	bne.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800789c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80078a2:	d107      	bne.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078a4:	f107 0314 	add.w	r3, r7, #20
 80078a8:	4618      	mov	r0, r3
 80078aa:	f7fe fdf9 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80078ae:	69bb      	ldr	r3, [r7, #24]
 80078b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80078b2:	e047      	b.n	8007944 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 80078b4:	4b61      	ldr	r3, [pc, #388]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078c0:	d10b      	bne.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 80078c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80078c8:	d107      	bne.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078ca:	f107 0308 	add.w	r3, r7, #8
 80078ce:	4618      	mov	r0, r3
 80078d0:	f7fe ff52 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80078d8:	e034      	b.n	8007944 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 80078da:	4b58      	ldr	r3, [pc, #352]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f003 0302 	and.w	r3, r3, #2
 80078e2:	2b02      	cmp	r3, #2
 80078e4:	d10d      	bne.n	8007902 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 80078e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80078ec:	d109      	bne.n	8007902 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80078ee:	4b53      	ldr	r3, [pc, #332]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	08db      	lsrs	r3, r3, #3
 80078f4:	f003 0303 	and.w	r3, r3, #3
 80078f8:	4a51      	ldr	r2, [pc, #324]	@ (8007a40 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80078fa:	fa22 f303 	lsr.w	r3, r2, r3
 80078fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007900:	e020      	b.n	8007944 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8007902:	4b4e      	ldr	r3, [pc, #312]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800790a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800790e:	d106      	bne.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8007910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007912:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007916:	d102      	bne.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8007918:	4b4a      	ldr	r3, [pc, #296]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800791a:	637b      	str	r3, [r7, #52]	@ 0x34
 800791c:	e012      	b.n	8007944 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 800791e:	4b47      	ldr	r3, [pc, #284]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007920:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007924:	f003 0302 	and.w	r3, r3, #2
 8007928:	2b02      	cmp	r3, #2
 800792a:	d107      	bne.n	800793c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 800792c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800792e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007932:	d103      	bne.n	800793c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8007934:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007938:	637b      	str	r3, [r7, #52]	@ 0x34
 800793a:	e003      	b.n	8007944 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 800793c:	2300      	movs	r3, #0
 800793e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007940:	f001 bbd1 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007944:	f001 bbcf 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8007948:	4b3c      	ldr	r3, [pc, #240]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800794a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800794e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007952:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8007954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007956:	2b00      	cmp	r3, #0
 8007958:	d104      	bne.n	8007964 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800795a:	f7fc fc69 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 800795e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8007960:	f001 bbc1 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8007964:	4b35      	ldr	r3, [pc, #212]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800796c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007970:	d10b      	bne.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8007972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007974:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007978:	d107      	bne.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800797a:	f107 0314 	add.w	r3, r7, #20
 800797e:	4618      	mov	r0, r3
 8007980:	f7fe fd8e 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007984:	69bb      	ldr	r3, [r7, #24]
 8007986:	637b      	str	r3, [r7, #52]	@ 0x34
 8007988:	e047      	b.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800798a:	4b2c      	ldr	r3, [pc, #176]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007992:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007996:	d10b      	bne.n	80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8007998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800799e:	d107      	bne.n	80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079a0:	f107 0308 	add.w	r3, r7, #8
 80079a4:	4618      	mov	r0, r3
 80079a6:	f7fe fee7 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80079ae:	e034      	b.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 80079b0:	4b22      	ldr	r3, [pc, #136]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 0302 	and.w	r3, r3, #2
 80079b8:	2b02      	cmp	r3, #2
 80079ba:	d10d      	bne.n	80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 80079bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079be:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80079c2:	d109      	bne.n	80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80079c4:	4b1d      	ldr	r3, [pc, #116]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	08db      	lsrs	r3, r3, #3
 80079ca:	f003 0303 	and.w	r3, r3, #3
 80079ce:	4a1c      	ldr	r2, [pc, #112]	@ (8007a40 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80079d0:	fa22 f303 	lsr.w	r3, r2, r3
 80079d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80079d6:	e020      	b.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 80079d8:	4b18      	ldr	r3, [pc, #96]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079e4:	d106      	bne.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 80079e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80079ec:	d102      	bne.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 80079ee:	4b15      	ldr	r3, [pc, #84]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80079f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80079f2:	e012      	b.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 80079f4:	4b11      	ldr	r3, [pc, #68]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079fa:	f003 0302 	and.w	r3, r3, #2
 80079fe:	2b02      	cmp	r3, #2
 8007a00:	d107      	bne.n	8007a12 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8007a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a04:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007a08:	d103      	bne.n	8007a12 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8007a0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a10:	e003      	b.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8007a12:	2300      	movs	r3, #0
 8007a14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a16:	f001 bb66 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007a1a:	f001 bb64 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8007a1e:	4b07      	ldr	r3, [pc, #28]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007a24:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8007a28:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8007a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d10b      	bne.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a30:	f7fc fbfe 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8007a34:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a36:	f001 bb56 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007a3a:	bf00      	nop
 8007a3c:	44020c00 	.word	0x44020c00
 8007a40:	03d09000 	.word	0x03d09000
 8007a44:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8007a48:	4ba1      	ldr	r3, [pc, #644]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a54:	d10b      	bne.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8007a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a5c:	d107      	bne.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a5e:	f107 0314 	add.w	r3, r7, #20
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7fe fd1c 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a6c:	e047      	b.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8007a6e:	4b98      	ldr	r3, [pc, #608]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a7a:	d10b      	bne.n	8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8007a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a82:	d107      	bne.n	8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a84:	f107 0308 	add.w	r3, r7, #8
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f7fe fe75 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a92:	e034      	b.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8007a94:	4b8e      	ldr	r3, [pc, #568]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f003 0302 	and.w	r3, r3, #2
 8007a9c:	2b02      	cmp	r3, #2
 8007a9e:	d10d      	bne.n	8007abc <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8007aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007aa6:	d109      	bne.n	8007abc <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007aa8:	4b89      	ldr	r3, [pc, #548]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	08db      	lsrs	r3, r3, #3
 8007aae:	f003 0303 	and.w	r3, r3, #3
 8007ab2:	4a88      	ldr	r2, [pc, #544]	@ (8007cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007ab4:	fa22 f303 	lsr.w	r3, r2, r3
 8007ab8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aba:	e020      	b.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8007abc:	4b84      	ldr	r3, [pc, #528]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ac8:	d106      	bne.n	8007ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8007aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007acc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ad0:	d102      	bne.n	8007ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8007ad2:	4b81      	ldr	r3, [pc, #516]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007ad4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ad6:	e012      	b.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8007ad8:	4b7d      	ldr	r3, [pc, #500]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007ada:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ade:	f003 0302 	and.w	r3, r3, #2
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d107      	bne.n	8007af6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8007ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae8:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8007aec:	d103      	bne.n	8007af6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8007aee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007af2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007af4:	e003      	b.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8007af6:	2300      	movs	r3, #0
 8007af8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007afa:	f001 baf4 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007afe:	f001 baf2 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8007b02:	4b73      	ldr	r3, [pc, #460]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b04:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007b08:	f003 0307 	and.w	r3, r3, #7
 8007b0c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8007b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d104      	bne.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007b14:	f7fc fb8c 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8007b18:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8007b1a:	f001 bae4 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8007b1e:	4b6c      	ldr	r3, [pc, #432]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b2a:	d10a      	bne.n	8007b42 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	d107      	bne.n	8007b42 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b32:	f107 0314 	add.w	r3, r7, #20
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7fe fcb2 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b3c:	69bb      	ldr	r3, [r7, #24]
 8007b3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b40:	e043      	b.n	8007bca <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8007b42:	4b63      	ldr	r3, [pc, #396]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b4e:	d10a      	bne.n	8007b66 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8007b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b52:	2b02      	cmp	r3, #2
 8007b54:	d107      	bne.n	8007b66 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b56:	f107 0308 	add.w	r3, r7, #8
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f7fe fe0c 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b64:	e031      	b.n	8007bca <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8007b66:	4b5a      	ldr	r3, [pc, #360]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 0302 	and.w	r3, r3, #2
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d10c      	bne.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8007b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b74:	2b03      	cmp	r3, #3
 8007b76:	d109      	bne.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b78:	4b55      	ldr	r3, [pc, #340]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	08db      	lsrs	r3, r3, #3
 8007b7e:	f003 0303 	and.w	r3, r3, #3
 8007b82:	4a54      	ldr	r2, [pc, #336]	@ (8007cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007b84:	fa22 f303 	lsr.w	r3, r2, r3
 8007b88:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b8a:	e01e      	b.n	8007bca <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8007b8c:	4b50      	ldr	r3, [pc, #320]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b98:	d105      	bne.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8007b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9c:	2b04      	cmp	r3, #4
 8007b9e:	d102      	bne.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8007ba0:	4b4d      	ldr	r3, [pc, #308]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007ba2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ba4:	e011      	b.n	8007bca <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8007ba6:	4b4a      	ldr	r3, [pc, #296]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007ba8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bac:	f003 0302 	and.w	r3, r3, #2
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d106      	bne.n	8007bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8007bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb6:	2b05      	cmp	r3, #5
 8007bb8:	d103      	bne.n	8007bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8007bba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bc0:	e003      	b.n	8007bca <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bc6:	f001 ba8e 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007bca:	f001 ba8c 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8007bce:	4b40      	ldr	r3, [pc, #256]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007bd0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007bd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007bd8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8007bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d104      	bne.n	8007bea <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007be0:	f7fc fb26 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8007be4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8007be6:	f001 ba7e 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8007bea:	4b39      	ldr	r3, [pc, #228]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bf2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007bf6:	d10a      	bne.n	8007c0e <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8007bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfa:	2b10      	cmp	r3, #16
 8007bfc:	d107      	bne.n	8007c0e <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bfe:	f107 0314 	add.w	r3, r7, #20
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7fe fc4c 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c0c:	e043      	b.n	8007c96 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8007c0e:	4b30      	ldr	r3, [pc, #192]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c1a:	d10a      	bne.n	8007c32 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8007c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1e:	2b20      	cmp	r3, #32
 8007c20:	d107      	bne.n	8007c32 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c22:	f107 0308 	add.w	r3, r7, #8
 8007c26:	4618      	mov	r0, r3
 8007c28:	f7fe fda6 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c30:	e031      	b.n	8007c96 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8007c32:	4b27      	ldr	r3, [pc, #156]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d10c      	bne.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8007c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c40:	2b30      	cmp	r3, #48	@ 0x30
 8007c42:	d109      	bne.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c44:	4b22      	ldr	r3, [pc, #136]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	08db      	lsrs	r3, r3, #3
 8007c4a:	f003 0303 	and.w	r3, r3, #3
 8007c4e:	4a21      	ldr	r2, [pc, #132]	@ (8007cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007c50:	fa22 f303 	lsr.w	r3, r2, r3
 8007c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c56:	e01e      	b.n	8007c96 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8007c58:	4b1d      	ldr	r3, [pc, #116]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c64:	d105      	bne.n	8007c72 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8007c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c68:	2b40      	cmp	r3, #64	@ 0x40
 8007c6a:	d102      	bne.n	8007c72 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8007c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007c6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c70:	e011      	b.n	8007c96 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8007c72:	4b17      	ldr	r3, [pc, #92]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c78:	f003 0302 	and.w	r3, r3, #2
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	d106      	bne.n	8007c8e <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8007c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c82:	2b50      	cmp	r3, #80	@ 0x50
 8007c84:	d103      	bne.n	8007c8e <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8007c86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c8c:	e003      	b.n	8007c96 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c92:	f001 ba28 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c96:	f001 ba26 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ca0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007ca4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d104      	bne.n	8007cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007cac:	f7fc faec 	bl	8004288 <HAL_RCC_GetPCLK3Freq>
 8007cb0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007cb2:	f001 ba18 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007cbc:	d10e      	bne.n	8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cbe:	f107 0314 	add.w	r3, r7, #20
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7fe fbec 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007cc8:	69bb      	ldr	r3, [r7, #24]
 8007cca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ccc:	f001 ba0b 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007cd0:	44020c00 	.word	0x44020c00
 8007cd4:	03d09000 	.word	0x03d09000
 8007cd8:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8007cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cde:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007ce2:	d108      	bne.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ce4:	f107 0308 	add.w	r3, r7, #8
 8007ce8:	4618      	mov	r0, r3
 8007cea:	f7fe fd45 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cf2:	f001 b9f8 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007cf6:	4ba4      	ldr	r3, [pc, #656]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 0302 	and.w	r3, r3, #2
 8007cfe:	2b02      	cmp	r3, #2
 8007d00:	d10d      	bne.n	8007d1e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8007d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d04:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007d08:	d109      	bne.n	8007d1e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d0a:	4b9f      	ldr	r3, [pc, #636]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	08db      	lsrs	r3, r3, #3
 8007d10:	f003 0303 	and.w	r3, r3, #3
 8007d14:	4a9d      	ldr	r2, [pc, #628]	@ (8007f8c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007d16:	fa22 f303 	lsr.w	r3, r2, r3
 8007d1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d1c:	e020      	b.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8007d1e:	4b9a      	ldr	r3, [pc, #616]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d2a:	d106      	bne.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8007d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d32:	d102      	bne.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8007d34:	4b96      	ldr	r3, [pc, #600]	@ (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007d36:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d38:	e012      	b.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007d3a:	4b93      	ldr	r3, [pc, #588]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d40:	f003 0302 	and.w	r3, r3, #2
 8007d44:	2b02      	cmp	r3, #2
 8007d46:	d107      	bne.n	8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8007d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007d4e:	d103      	bne.n	8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8007d50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d56:	e003      	b.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d5c:	f001 b9c3 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d60:	f001 b9c1 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007d64:	4b88      	ldr	r3, [pc, #544]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007d6a:	f003 0307 	and.w	r3, r3, #7
 8007d6e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d104      	bne.n	8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8007d76:	f7fc fa3f 	bl	80041f8 <HAL_RCC_GetHCLKFreq>
 8007d7a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8007d7c:	f001 b9b3 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	d104      	bne.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8007d86:	f7fc f90b 	bl	8003fa0 <HAL_RCC_GetSysClockFreq>
 8007d8a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007d8c:	f001 b9ab 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8007d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	d108      	bne.n	8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d96:	f107 0314 	add.w	r3, r7, #20
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7fe fb80 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007da4:	f001 b99f 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007da8:	4b77      	ldr	r3, [pc, #476]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007db0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007db4:	d105      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8007db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db8:	2b03      	cmp	r3, #3
 8007dba:	d102      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8007dbc:	4b75      	ldr	r3, [pc, #468]	@ (8007f94 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8007dbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dc0:	e023      	b.n	8007e0a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007dc2:	4b71      	ldr	r3, [pc, #452]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f003 0302 	and.w	r3, r3, #2
 8007dca:	2b02      	cmp	r3, #2
 8007dcc:	d10c      	bne.n	8007de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8007dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd0:	2b04      	cmp	r3, #4
 8007dd2:	d109      	bne.n	8007de8 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007dd4:	4b6c      	ldr	r3, [pc, #432]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	08db      	lsrs	r3, r3, #3
 8007dda:	f003 0303 	and.w	r3, r3, #3
 8007dde:	4a6b      	ldr	r2, [pc, #428]	@ (8007f8c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007de0:	fa22 f303 	lsr.w	r3, r2, r3
 8007de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007de6:	e010      	b.n	8007e0a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8007de8:	4b67      	ldr	r3, [pc, #412]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007df4:	d105      	bne.n	8007e02 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8007df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df8:	2b05      	cmp	r3, #5
 8007dfa:	d102      	bne.n	8007e02 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8007dfc:	4b64      	ldr	r3, [pc, #400]	@ (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007dfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e00:	e003      	b.n	8007e0a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8007e02:	2300      	movs	r3, #0
 8007e04:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e06:	f001 b96e 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e0a:	f001 b96c 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8007e0e:	4b5e      	ldr	r3, [pc, #376]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e14:	f003 0308 	and.w	r3, r3, #8
 8007e18:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8007e1a:	4b5b      	ldr	r3, [pc, #364]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e20:	f003 0302 	and.w	r3, r3, #2
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d106      	bne.n	8007e36 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8007e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d103      	bne.n	8007e36 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8007e2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e32:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e34:	e012      	b.n	8007e5c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8007e36:	4b54      	ldr	r3, [pc, #336]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e44:	d106      	bne.n	8007e54 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8007e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e48:	2b08      	cmp	r3, #8
 8007e4a:	d103      	bne.n	8007e54 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8007e4c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007e50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e52:	e003      	b.n	8007e5c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8007e54:	2300      	movs	r3, #0
 8007e56:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007e58:	f001 b945 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e5c:	f001 b943 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007e60:	4b49      	ldr	r3, [pc, #292]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007e66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007e6a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d104      	bne.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e72:	f7fc f9dd 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8007e76:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007e78:	f001 b935 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8007e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e82:	d108      	bne.n	8007e96 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e84:	f107 0308 	add.w	r3, r7, #8
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f7fe fc75 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e92:	f001 b928 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007e96:	4b3c      	ldr	r3, [pc, #240]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f003 0302 	and.w	r3, r3, #2
 8007e9e:	2b02      	cmp	r3, #2
 8007ea0:	d10d      	bne.n	8007ebe <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8007ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ea8:	d109      	bne.n	8007ebe <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007eaa:	4b37      	ldr	r3, [pc, #220]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	08db      	lsrs	r3, r3, #3
 8007eb0:	f003 0303 	and.w	r3, r3, #3
 8007eb4:	4a35      	ldr	r2, [pc, #212]	@ (8007f8c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007eb6:	fa22 f303 	lsr.w	r3, r2, r3
 8007eba:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ebc:	e011      	b.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8007ebe:	4b32      	ldr	r3, [pc, #200]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ec6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007eca:	d106      	bne.n	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8007ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ece:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007ed2:	d102      	bne.n	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8007ed4:	4b2e      	ldr	r3, [pc, #184]	@ (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007ed6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ed8:	e003      	b.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8007eda:	2300      	movs	r3, #0
 8007edc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ede:	f001 b902 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ee2:	f001 b900 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007ee6:	4b28      	ldr	r3, [pc, #160]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007ee8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007eec:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007ef0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d104      	bne.n	8007f02 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ef8:	f7fc f99a 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8007efc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007efe:	f001 b8f2 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8007f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f04:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f08:	d108      	bne.n	8007f1c <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f0a:	f107 0308 	add.w	r3, r7, #8
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7fe fc32 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f18:	f001 b8e5 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f003 0302 	and.w	r3, r3, #2
 8007f24:	2b02      	cmp	r3, #2
 8007f26:	d10d      	bne.n	8007f44 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8007f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007f2e:	d109      	bne.n	8007f44 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f30:	4b15      	ldr	r3, [pc, #84]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	08db      	lsrs	r3, r3, #3
 8007f36:	f003 0303 	and.w	r3, r3, #3
 8007f3a:	4a14      	ldr	r2, [pc, #80]	@ (8007f8c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8007f40:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f42:	e011      	b.n	8007f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8007f44:	4b10      	ldr	r3, [pc, #64]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f50:	d106      	bne.n	8007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8007f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f54:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007f58:	d102      	bne.n	8007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8007f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007f5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f5e:	e003      	b.n	8007f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8007f60:	2300      	movs	r3, #0
 8007f62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f64:	f001 b8bf 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f68:	f001 b8bd 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007f6c:	4b06      	ldr	r3, [pc, #24]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f6e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f72:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007f76:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8007f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d10c      	bne.n	8007f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007f7e:	f7fc f983 	bl	8004288 <HAL_RCC_GetPCLK3Freq>
 8007f82:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f84:	f001 b8af 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f88:	44020c00 	.word	0x44020c00
 8007f8c:	03d09000 	.word	0x03d09000
 8007f90:	003d0900 	.word	0x003d0900
 8007f94:	007a1200 	.word	0x007a1200
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8007f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f9e:	d108      	bne.n	8007fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fa0:	f107 0308 	add.w	r3, r7, #8
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f7fe fbe7 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fae:	f001 b89a 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8007fb2:	4b9f      	ldr	r3, [pc, #636]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f003 0302 	and.w	r3, r3, #2
 8007fba:	2b02      	cmp	r3, #2
 8007fbc:	d10d      	bne.n	8007fda <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8007fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007fc4:	d109      	bne.n	8007fda <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007fc6:	4b9a      	ldr	r3, [pc, #616]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	08db      	lsrs	r3, r3, #3
 8007fcc:	f003 0303 	and.w	r3, r3, #3
 8007fd0:	4a98      	ldr	r2, [pc, #608]	@ (8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8007fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8007fd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fd8:	e011      	b.n	8007ffe <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8007fda:	4b95      	ldr	r3, [pc, #596]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fe2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fe6:	d106      	bne.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8007fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007fee:	d102      	bne.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8007ff0:	4b91      	ldr	r3, [pc, #580]	@ (8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8007ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff4:	e003      	b.n	8007ffe <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ffa:	f001 b874 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ffe:	f001 b872 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008002:	4b8b      	ldr	r3, [pc, #556]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008004:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008008:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800800c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800800e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008010:	2b00      	cmp	r3, #0
 8008012:	d104      	bne.n	800801e <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008014:	f7fc f938 	bl	8004288 <HAL_RCC_GetPCLK3Freq>
 8008018:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800801a:	f001 b864 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800801e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008020:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008024:	d108      	bne.n	8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008026:	f107 0308 	add.w	r3, r7, #8
 800802a:	4618      	mov	r0, r3
 800802c:	f7fe fba4 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008034:	f001 b857 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008038:	4b7d      	ldr	r3, [pc, #500]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 0302 	and.w	r3, r3, #2
 8008040:	2b02      	cmp	r3, #2
 8008042:	d10d      	bne.n	8008060 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8008044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008046:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800804a:	d109      	bne.n	8008060 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800804c:	4b78      	ldr	r3, [pc, #480]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	08db      	lsrs	r3, r3, #3
 8008052:	f003 0303 	and.w	r3, r3, #3
 8008056:	4a77      	ldr	r2, [pc, #476]	@ (8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008058:	fa22 f303 	lsr.w	r3, r2, r3
 800805c:	637b      	str	r3, [r7, #52]	@ 0x34
 800805e:	e011      	b.n	8008084 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8008060:	4b73      	ldr	r3, [pc, #460]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008068:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800806c:	d106      	bne.n	800807c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800806e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008070:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008074:	d102      	bne.n	800807c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8008076:	4b70      	ldr	r3, [pc, #448]	@ (8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008078:	637b      	str	r3, [r7, #52]	@ 0x34
 800807a:	e003      	b.n	8008084 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 800807c:	2300      	movs	r3, #0
 800807e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008080:	f001 b831 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008084:	f001 b82f 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8008088:	4b69      	ldr	r3, [pc, #420]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800808a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800808e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8008092:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8008094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008096:	2b00      	cmp	r3, #0
 8008098:	d104      	bne.n	80080a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800809a:	f7fc f8c9 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 800809e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80080a0:	f001 b821 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 80080a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80080aa:	d108      	bne.n	80080be <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80080ac:	f107 0308 	add.w	r3, r7, #8
 80080b0:	4618      	mov	r0, r3
 80080b2:	f7fe fb61 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080ba:	f001 b814 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80080be:	4b5c      	ldr	r3, [pc, #368]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 0302 	and.w	r3, r3, #2
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d10e      	bne.n	80080e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 80080ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80080d0:	d10a      	bne.n	80080e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80080d2:	4b57      	ldr	r3, [pc, #348]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	08db      	lsrs	r3, r3, #3
 80080d8:	f003 0303 	and.w	r3, r3, #3
 80080dc:	4a55      	ldr	r2, [pc, #340]	@ (8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80080de:	fa22 f303 	lsr.w	r3, r2, r3
 80080e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080e4:	f000 bfff 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80080e8:	2300      	movs	r3, #0
 80080ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080ec:	f000 bffb 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80080f0:	4b4f      	ldr	r3, [pc, #316]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080f2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80080f6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80080fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80080fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fe:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008102:	d056      	beq.n	80081b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8008104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008106:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800810a:	f200 808b 	bhi.w	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800810e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008110:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008114:	d03e      	beq.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8008116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008118:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800811c:	f200 8082 	bhi.w	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008122:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008126:	d027      	beq.n	8008178 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8008128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800812a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800812e:	d879      	bhi.n	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008132:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008136:	d017      	beq.n	8008168 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8008138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800813e:	d871      	bhi.n	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008142:	2b00      	cmp	r3, #0
 8008144:	d004      	beq.n	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8008146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008148:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800814c:	d004      	beq.n	8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800814e:	e069      	b.n	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008150:	f7fc f89a 	bl	8004288 <HAL_RCC_GetPCLK3Freq>
 8008154:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008156:	e068      	b.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008158:	f107 0314 	add.w	r3, r7, #20
 800815c:	4618      	mov	r0, r3
 800815e:	f7fe f99f 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008166:	e060      	b.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008168:	f107 0308 	add.w	r3, r7, #8
 800816c:	4618      	mov	r0, r3
 800816e:	f7fe fb03 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008176:	e058      	b.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008178:	4b2d      	ldr	r3, [pc, #180]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800817a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800817e:	f003 0302 	and.w	r3, r3, #2
 8008182:	2b02      	cmp	r3, #2
 8008184:	d103      	bne.n	800818e <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 8008186:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800818a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800818c:	e04d      	b.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800818e:	2300      	movs	r3, #0
 8008190:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008192:	e04a      	b.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008194:	4b26      	ldr	r3, [pc, #152]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008196:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800819a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800819e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081a2:	d103      	bne.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 80081a4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80081a8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80081aa:	e03e      	b.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80081ac:	2300      	movs	r3, #0
 80081ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80081b0:	e03b      	b.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80081b2:	4b1f      	ldr	r3, [pc, #124]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081b8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80081bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80081be:	4b1c      	ldr	r3, [pc, #112]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 0302 	and.w	r3, r3, #2
 80081c6:	2b02      	cmp	r3, #2
 80081c8:	d10c      	bne.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80081ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d109      	bne.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80081d0:	4b17      	ldr	r3, [pc, #92]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	08db      	lsrs	r3, r3, #3
 80081d6:	f003 0303 	and.w	r3, r3, #3
 80081da:	4a16      	ldr	r2, [pc, #88]	@ (8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80081dc:	fa22 f303 	lsr.w	r3, r2, r3
 80081e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081e2:	e01e      	b.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80081e4:	4b12      	ldr	r3, [pc, #72]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081f0:	d106      	bne.n	8008200 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 80081f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081f8:	d102      	bne.n	8008200 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80081fa:	4b0f      	ldr	r3, [pc, #60]	@ (8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80081fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80081fe:	e010      	b.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008200:	4b0b      	ldr	r3, [pc, #44]	@ (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008208:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800820c:	d106      	bne.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800820e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008210:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008214:	d102      	bne.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008216:	4b09      	ldr	r3, [pc, #36]	@ (800823c <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8008218:	637b      	str	r3, [r7, #52]	@ 0x34
 800821a:	e002      	b.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800821c:	2300      	movs	r3, #0
 800821e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008220:	e003      	b.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 8008222:	e002      	b.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8008224:	2300      	movs	r3, #0
 8008226:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008228:	bf00      	nop
          }
        }
        break;
 800822a:	f000 bf5c 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800822e:	bf00      	nop
 8008230:	44020c00 	.word	0x44020c00
 8008234:	03d09000 	.word	0x03d09000
 8008238:	003d0900 	.word	0x003d0900
 800823c:	007a1200 	.word	0x007a1200

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008240:	4b9e      	ldr	r3, [pc, #632]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008242:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008246:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800824a:	633b      	str	r3, [r7, #48]	@ 0x30
 800824c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008252:	d056      	beq.n	8008302 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8008254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008256:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800825a:	f200 808b 	bhi.w	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800825e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008260:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008264:	d03e      	beq.n	80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8008266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008268:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800826c:	f200 8082 	bhi.w	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008272:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008276:	d027      	beq.n	80082c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8008278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800827e:	d879      	bhi.n	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008282:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008286:	d017      	beq.n	80082b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8008288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800828e:	d871      	bhi.n	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008292:	2b00      	cmp	r3, #0
 8008294:	d004      	beq.n	80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 8008296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800829c:	d004      	beq.n	80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800829e:	e069      	b.n	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80082a0:	f7fb ffc6 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 80082a4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80082a6:	e068      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082a8:	f107 0314 	add.w	r3, r7, #20
 80082ac:	4618      	mov	r0, r3
 80082ae:	f7fe f8f7 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80082b6:	e060      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082b8:	f107 0308 	add.w	r3, r7, #8
 80082bc:	4618      	mov	r0, r3
 80082be:	f7fe fa5b 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80082c6:	e058      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80082c8:	4b7c      	ldr	r3, [pc, #496]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80082ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80082ce:	f003 0302 	and.w	r3, r3, #2
 80082d2:	2b02      	cmp	r3, #2
 80082d4:	d103      	bne.n	80082de <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 80082d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80082da:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80082dc:	e04d      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80082de:	2300      	movs	r3, #0
 80082e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80082e2:	e04a      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80082e4:	4b75      	ldr	r3, [pc, #468]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80082e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80082ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082f2:	d103      	bne.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 80082f4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80082f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80082fa:	e03e      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80082fc:	2300      	movs	r3, #0
 80082fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008300:	e03b      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008302:	4b6e      	ldr	r3, [pc, #440]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008304:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008308:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800830c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800830e:	4b6b      	ldr	r3, [pc, #428]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f003 0302 	and.w	r3, r3, #2
 8008316:	2b02      	cmp	r3, #2
 8008318:	d10c      	bne.n	8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800831a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800831c:	2b00      	cmp	r3, #0
 800831e:	d109      	bne.n	8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008320:	4b66      	ldr	r3, [pc, #408]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	08db      	lsrs	r3, r3, #3
 8008326:	f003 0303 	and.w	r3, r3, #3
 800832a:	4a65      	ldr	r2, [pc, #404]	@ (80084c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800832c:	fa22 f303 	lsr.w	r3, r2, r3
 8008330:	637b      	str	r3, [r7, #52]	@ 0x34
 8008332:	e01e      	b.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008334:	4b61      	ldr	r3, [pc, #388]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800833c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008340:	d106      	bne.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8008342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008344:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008348:	d102      	bne.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800834a:	4b5e      	ldr	r3, [pc, #376]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800834c:	637b      	str	r3, [r7, #52]	@ 0x34
 800834e:	e010      	b.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008350:	4b5a      	ldr	r3, [pc, #360]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008358:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800835c:	d106      	bne.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800835e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008360:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008364:	d102      	bne.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008366:	4b58      	ldr	r3, [pc, #352]	@ (80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008368:	637b      	str	r3, [r7, #52]	@ 0x34
 800836a:	e002      	b.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800836c:	2300      	movs	r3, #0
 800836e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008370:	e003      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 8008372:	e002      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8008374:	2300      	movs	r3, #0
 8008376:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008378:	bf00      	nop
          }
        }
        break;
 800837a:	f000 beb4 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800837e:	4b4f      	ldr	r3, [pc, #316]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008380:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008384:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008388:	633b      	str	r3, [r7, #48]	@ 0x30
 800838a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800838c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008390:	d056      	beq.n	8008440 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 8008392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008394:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008398:	f200 808b 	bhi.w	80084b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800839c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800839e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80083a2:	d03e      	beq.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 80083a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80083aa:	f200 8082 	bhi.w	80084b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80083ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80083b4:	d027      	beq.n	8008406 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 80083b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80083bc:	d879      	bhi.n	80084b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80083be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083c4:	d017      	beq.n	80083f6 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 80083c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083cc:	d871      	bhi.n	80084b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80083ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d004      	beq.n	80083de <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 80083d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083da:	d004      	beq.n	80083e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 80083dc:	e069      	b.n	80084b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>

        switch (srcclk)
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80083de:	f7fb ff53 	bl	8004288 <HAL_RCC_GetPCLK3Freq>
 80083e2:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80083e4:	e068      	b.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083e6:	f107 0314 	add.w	r3, r7, #20
 80083ea:	4618      	mov	r0, r3
 80083ec:	f7fe f858 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083f4:	e060      	b.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083f6:	f107 0308 	add.w	r3, r7, #8
 80083fa:	4618      	mov	r0, r3
 80083fc:	f7fe f9bc 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008404:	e058      	b.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008406:	4b2d      	ldr	r3, [pc, #180]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008408:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800840c:	f003 0302 	and.w	r3, r3, #2
 8008410:	2b02      	cmp	r3, #2
 8008412:	d103      	bne.n	800841c <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8008414:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008418:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800841a:	e04d      	b.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800841c:	2300      	movs	r3, #0
 800841e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008420:	e04a      	b.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008422:	4b26      	ldr	r3, [pc, #152]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008424:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008428:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800842c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008430:	d103      	bne.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8008432:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008436:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008438:	e03e      	b.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800843a:	2300      	movs	r3, #0
 800843c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800843e:	e03b      	b.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008440:	4b1e      	ldr	r3, [pc, #120]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008442:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008446:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800844a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800844c:	4b1b      	ldr	r3, [pc, #108]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 0302 	and.w	r3, r3, #2
 8008454:	2b02      	cmp	r3, #2
 8008456:	d10c      	bne.n	8008472 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8008458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800845a:	2b00      	cmp	r3, #0
 800845c:	d109      	bne.n	8008472 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800845e:	4b17      	ldr	r3, [pc, #92]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	08db      	lsrs	r3, r3, #3
 8008464:	f003 0303 	and.w	r3, r3, #3
 8008468:	4a15      	ldr	r2, [pc, #84]	@ (80084c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800846a:	fa22 f303 	lsr.w	r3, r2, r3
 800846e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008470:	e01e      	b.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008472:	4b12      	ldr	r3, [pc, #72]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800847a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800847e:	d106      	bne.n	800848e <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8008480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008482:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008486:	d102      	bne.n	800848e <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008488:	4b0e      	ldr	r3, [pc, #56]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800848a:	637b      	str	r3, [r7, #52]	@ 0x34
 800848c:	e010      	b.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800848e:	4b0b      	ldr	r3, [pc, #44]	@ (80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008496:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800849a:	d106      	bne.n	80084aa <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 800849c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800849e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084a2:	d102      	bne.n	80084aa <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80084a4:	4b08      	ldr	r3, [pc, #32]	@ (80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80084a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80084a8:	e002      	b.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80084aa:	2300      	movs	r3, #0
 80084ac:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80084ae:	e003      	b.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 80084b0:	e002      	b.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 80084b2:	2300      	movs	r3, #0
 80084b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084b6:	bf00      	nop
          }
        }
        break;
 80084b8:	f000 be15 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80084bc:	44020c00 	.word	0x44020c00
 80084c0:	03d09000 	.word	0x03d09000
 80084c4:	003d0900 	.word	0x003d0900
 80084c8:	007a1200 	.word	0x007a1200
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 80084cc:	4b9e      	ldr	r3, [pc, #632]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80084ce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80084d2:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80084d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80084d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084da:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80084de:	d056      	beq.n	800858e <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 80084e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80084e6:	f200 808b 	bhi.w	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80084ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80084f0:	d03e      	beq.n	8008570 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 80084f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80084f8:	f200 8082 	bhi.w	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80084fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008502:	d027      	beq.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8008504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008506:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800850a:	d879      	bhi.n	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800850c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800850e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008512:	d017      	beq.n	8008544 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8008514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008516:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800851a:	d871      	bhi.n	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800851c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851e:	2b00      	cmp	r3, #0
 8008520:	d004      	beq.n	800852c <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8008522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008524:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008528:	d004      	beq.n	8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800852a:	e069      	b.n	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>

        switch (srcclk)
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800852c:	f7fb feac 	bl	8004288 <HAL_RCC_GetPCLK3Freq>
 8008530:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008532:	e068      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008534:	f107 0314 	add.w	r3, r7, #20
 8008538:	4618      	mov	r0, r3
 800853a:	f7fd ffb1 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008542:	e060      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008544:	f107 0308 	add.w	r3, r7, #8
 8008548:	4618      	mov	r0, r3
 800854a:	f7fe f915 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008552:	e058      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008554:	4b7c      	ldr	r3, [pc, #496]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008556:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800855a:	f003 0302 	and.w	r3, r3, #2
 800855e:	2b02      	cmp	r3, #2
 8008560:	d103      	bne.n	800856a <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8008562:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008566:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008568:	e04d      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800856a:	2300      	movs	r3, #0
 800856c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800856e:	e04a      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008570:	4b75      	ldr	r3, [pc, #468]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008572:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008576:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800857a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800857e:	d103      	bne.n	8008588 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8008580:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008584:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008586:	e03e      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008588:	2300      	movs	r3, #0
 800858a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800858c:	e03b      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800858e:	4b6e      	ldr	r3, [pc, #440]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008590:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008594:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008598:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800859a:	4b6b      	ldr	r3, [pc, #428]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 0302 	and.w	r3, r3, #2
 80085a2:	2b02      	cmp	r3, #2
 80085a4:	d10c      	bne.n	80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 80085a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d109      	bne.n	80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80085ac:	4b66      	ldr	r3, [pc, #408]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	08db      	lsrs	r3, r3, #3
 80085b2:	f003 0303 	and.w	r3, r3, #3
 80085b6:	4a65      	ldr	r2, [pc, #404]	@ (800874c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80085b8:	fa22 f303 	lsr.w	r3, r2, r3
 80085bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80085be:	e01e      	b.n	80085fe <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085c0:	4b61      	ldr	r3, [pc, #388]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085cc:	d106      	bne.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 80085ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085d4:	d102      	bne.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80085d6:	4b5e      	ldr	r3, [pc, #376]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80085d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80085da:	e010      	b.n	80085fe <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085dc:	4b5a      	ldr	r3, [pc, #360]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085e8:	d106      	bne.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 80085ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085f0:	d102      	bne.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80085f2:	4b58      	ldr	r3, [pc, #352]	@ (8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80085f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80085f6:	e002      	b.n	80085fe <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80085f8:	2300      	movs	r3, #0
 80085fa:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80085fc:	e003      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 80085fe:	e002      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8008600:	2300      	movs	r3, #0
 8008602:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008604:	bf00      	nop
          }
        }
        break;
 8008606:	f000 bd6e 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800860a:	4b4f      	ldr	r3, [pc, #316]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800860c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008610:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008614:	633b      	str	r3, [r7, #48]	@ 0x30
 8008616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008618:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800861c:	d056      	beq.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008624:	f200 808b 	bhi.w	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800862e:	d03e      	beq.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8008630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008632:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008636:	f200 8082 	bhi.w	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800863a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008640:	d027      	beq.n	8008692 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8008642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008644:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008648:	d879      	bhi.n	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800864a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800864c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008650:	d017      	beq.n	8008682 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8008652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008654:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008658:	d871      	bhi.n	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800865a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865c:	2b00      	cmp	r3, #0
 800865e:	d004      	beq.n	800866a <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8008660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008662:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008666:	d004      	beq.n	8008672 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8008668:	e069      	b.n	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>

        switch (srcclk)
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800866a:	f7fb fe0d 	bl	8004288 <HAL_RCC_GetPCLK3Freq>
 800866e:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008670:	e068      	b.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008672:	f107 0314 	add.w	r3, r7, #20
 8008676:	4618      	mov	r0, r3
 8008678:	f7fd ff12 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008680:	e060      	b.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008682:	f107 0308 	add.w	r3, r7, #8
 8008686:	4618      	mov	r0, r3
 8008688:	f7fe f876 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008690:	e058      	b.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008692:	4b2d      	ldr	r3, [pc, #180]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008694:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008698:	f003 0302 	and.w	r3, r3, #2
 800869c:	2b02      	cmp	r3, #2
 800869e:	d103      	bne.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 80086a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086a4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80086a6:	e04d      	b.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80086a8:	2300      	movs	r3, #0
 80086aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086ac:	e04a      	b.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80086ae:	4b26      	ldr	r3, [pc, #152]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80086b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086bc:	d103      	bne.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 80086be:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80086c2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80086c4:	e03e      	b.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80086c6:	2300      	movs	r3, #0
 80086c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086ca:	e03b      	b.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80086cc:	4b1e      	ldr	r3, [pc, #120]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80086ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80086d2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80086d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80086d8:	4b1b      	ldr	r3, [pc, #108]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f003 0302 	and.w	r3, r3, #2
 80086e0:	2b02      	cmp	r3, #2
 80086e2:	d10c      	bne.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 80086e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d109      	bne.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80086ea:	4b17      	ldr	r3, [pc, #92]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	08db      	lsrs	r3, r3, #3
 80086f0:	f003 0303 	and.w	r3, r3, #3
 80086f4:	4a15      	ldr	r2, [pc, #84]	@ (800874c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80086f6:	fa22 f303 	lsr.w	r3, r2, r3
 80086fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80086fc:	e01e      	b.n	800873c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80086fe:	4b12      	ldr	r3, [pc, #72]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008706:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800870a:	d106      	bne.n	800871a <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 800870c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800870e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008712:	d102      	bne.n	800871a <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008714:	4b0e      	ldr	r3, [pc, #56]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8008716:	637b      	str	r3, [r7, #52]	@ 0x34
 8008718:	e010      	b.n	800873c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800871a:	4b0b      	ldr	r3, [pc, #44]	@ (8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008722:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008726:	d106      	bne.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8008728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800872a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800872e:	d102      	bne.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008730:	4b08      	ldr	r3, [pc, #32]	@ (8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008732:	637b      	str	r3, [r7, #52]	@ 0x34
 8008734:	e002      	b.n	800873c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008736:	2300      	movs	r3, #0
 8008738:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800873a:	e003      	b.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800873c:	e002      	b.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800873e:	2300      	movs	r3, #0
 8008740:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008742:	bf00      	nop
          }
        }
        break;
 8008744:	f000 bccf 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008748:	44020c00 	.word	0x44020c00
 800874c:	03d09000 	.word	0x03d09000
 8008750:	003d0900 	.word	0x003d0900
 8008754:	007a1200 	.word	0x007a1200
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8008758:	4b9e      	ldr	r3, [pc, #632]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800875a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800875e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008762:	633b      	str	r3, [r7, #48]	@ 0x30
 8008764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008766:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800876a:	d056      	beq.n	800881a <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800876c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008772:	f200 808b 	bhi.w	800888c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008778:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800877c:	d03e      	beq.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800877e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008784:	f200 8082 	bhi.w	800888c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800878e:	d027      	beq.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8008790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008792:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008796:	d879      	bhi.n	800888c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800879a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800879e:	d017      	beq.n	80087d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 80087a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087a6:	d871      	bhi.n	800888c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80087a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d004      	beq.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 80087ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087b4:	d004      	beq.n	80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 80087b6:	e069      	b.n	800888c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>

        switch (srcclk)
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80087b8:	f7fb fd66 	bl	8004288 <HAL_RCC_GetPCLK3Freq>
 80087bc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80087be:	e068      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087c0:	f107 0314 	add.w	r3, r7, #20
 80087c4:	4618      	mov	r0, r3
 80087c6:	f7fd fe6b 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80087ce:	e060      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087d0:	f107 0308 	add.w	r3, r7, #8
 80087d4:	4618      	mov	r0, r3
 80087d6:	f7fd ffcf 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80087de:	e058      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80087e0:	4b7c      	ldr	r3, [pc, #496]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80087e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087e6:	f003 0302 	and.w	r3, r3, #2
 80087ea:	2b02      	cmp	r3, #2
 80087ec:	d103      	bne.n	80087f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 80087ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80087f2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80087f4:	e04d      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80087f6:	2300      	movs	r3, #0
 80087f8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80087fa:	e04a      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80087fc:	4b75      	ldr	r3, [pc, #468]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80087fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008802:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008806:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800880a:	d103      	bne.n	8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 800880c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008810:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008812:	e03e      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008814:	2300      	movs	r3, #0
 8008816:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008818:	e03b      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800881a:	4b6e      	ldr	r3, [pc, #440]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800881c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008820:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008824:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008826:	4b6b      	ldr	r3, [pc, #428]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 0302 	and.w	r3, r3, #2
 800882e:	2b02      	cmp	r3, #2
 8008830:	d10c      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8008832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008834:	2b00      	cmp	r3, #0
 8008836:	d109      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008838:	4b66      	ldr	r3, [pc, #408]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	08db      	lsrs	r3, r3, #3
 800883e:	f003 0303 	and.w	r3, r3, #3
 8008842:	4a65      	ldr	r2, [pc, #404]	@ (80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008844:	fa22 f303 	lsr.w	r3, r2, r3
 8008848:	637b      	str	r3, [r7, #52]	@ 0x34
 800884a:	e01e      	b.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800884c:	4b61      	ldr	r3, [pc, #388]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008858:	d106      	bne.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800885a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800885c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008860:	d102      	bne.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008862:	4b5e      	ldr	r3, [pc, #376]	@ (80089dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008864:	637b      	str	r3, [r7, #52]	@ 0x34
 8008866:	e010      	b.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008868:	4b5a      	ldr	r3, [pc, #360]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008870:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008874:	d106      	bne.n	8008884 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8008876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008878:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800887c:	d102      	bne.n	8008884 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800887e:	4b58      	ldr	r3, [pc, #352]	@ (80089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008880:	637b      	str	r3, [r7, #52]	@ 0x34
 8008882:	e002      	b.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008884:	2300      	movs	r3, #0
 8008886:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008888:	e003      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800888a:	e002      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800888c:	2300      	movs	r3, #0
 800888e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008890:	bf00      	nop
          }
        }
        break;
 8008892:	f000 bc28 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008896:	4b4f      	ldr	r3, [pc, #316]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008898:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800889c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088a0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80088a2:	4b4c      	ldr	r3, [pc, #304]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088ae:	d106      	bne.n	80088be <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 80088b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d103      	bne.n	80088be <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 80088b6:	4b4a      	ldr	r3, [pc, #296]	@ (80089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80088b8:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 80088ba:	f000 bc14 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80088be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088c4:	d108      	bne.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088c6:	f107 0320 	add.w	r3, r7, #32
 80088ca:	4618      	mov	r0, r3
 80088cc:	f7fd fc7c 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80088d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088d4:	f000 bc07 	b.w	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80088d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088de:	d107      	bne.n	80088f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088e0:	f107 0314 	add.w	r3, r7, #20
 80088e4:	4618      	mov	r0, r3
 80088e6:	f7fd fddb 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088ee:	e3fa      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80088f0:	2300      	movs	r3, #0
 80088f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088f4:	e3f7      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80088f6:	4b37      	ldr	r3, [pc, #220]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80088fc:	f003 0307 	and.w	r3, r3, #7
 8008900:	633b      	str	r3, [r7, #48]	@ 0x30
 8008902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008904:	2b04      	cmp	r3, #4
 8008906:	d861      	bhi.n	80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8008908:	a201      	add	r2, pc, #4	@ (adr r2, 8008910 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 800890a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800890e:	bf00      	nop
 8008910:	08008925 	.word	0x08008925
 8008914:	08008935 	.word	0x08008935
 8008918:	08008945 	.word	0x08008945
 800891c:	08008955 	.word	0x08008955
 8008920:	0800895b 	.word	0x0800895b
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008924:	f107 0320 	add.w	r3, r7, #32
 8008928:	4618      	mov	r0, r3
 800892a:	f7fd fc4d 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800892e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008930:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008932:	e04e      	b.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008934:	f107 0314 	add.w	r3, r7, #20
 8008938:	4618      	mov	r0, r3
 800893a:	f7fd fdb1 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008942:	e046      	b.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008944:	f107 0308 	add.w	r3, r7, #8
 8008948:	4618      	mov	r0, r3
 800894a:	f7fd ff15 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008952:	e03e      	b.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008954:	4b23      	ldr	r3, [pc, #140]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8008956:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008958:	e03b      	b.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800895a:	4b1e      	ldr	r3, [pc, #120]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800895c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008960:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008964:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008966:	4b1b      	ldr	r3, [pc, #108]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 0302 	and.w	r3, r3, #2
 800896e:	2b02      	cmp	r3, #2
 8008970:	d10c      	bne.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8008972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008974:	2b00      	cmp	r3, #0
 8008976:	d109      	bne.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008978:	4b16      	ldr	r3, [pc, #88]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	08db      	lsrs	r3, r3, #3
 800897e:	f003 0303 	and.w	r3, r3, #3
 8008982:	4a15      	ldr	r2, [pc, #84]	@ (80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008984:	fa22 f303 	lsr.w	r3, r2, r3
 8008988:	637b      	str	r3, [r7, #52]	@ 0x34
 800898a:	e01e      	b.n	80089ca <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800898c:	4b11      	ldr	r3, [pc, #68]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008994:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008998:	d106      	bne.n	80089a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800899a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800899c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089a0:	d102      	bne.n	80089a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80089a2:	4b0e      	ldr	r3, [pc, #56]	@ (80089dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 80089a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80089a6:	e010      	b.n	80089ca <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80089a8:	4b0a      	ldr	r3, [pc, #40]	@ (80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089b4:	d106      	bne.n	80089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 80089b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089bc:	d102      	bne.n	80089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80089be:	4b08      	ldr	r3, [pc, #32]	@ (80089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80089c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80089c2:	e002      	b.n	80089ca <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80089c4:	2300      	movs	r3, #0
 80089c6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80089c8:	e003      	b.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 80089ca:	e002      	b.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 80089cc:	2300      	movs	r3, #0
 80089ce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089d0:	bf00      	nop
          }
        }
        break;
 80089d2:	e388      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80089d4:	44020c00 	.word	0x44020c00
 80089d8:	03d09000 	.word	0x03d09000
 80089dc:	003d0900 	.word	0x003d0900
 80089e0:	007a1200 	.word	0x007a1200
 80089e4:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80089e8:	4ba9      	ldr	r3, [pc, #676]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80089ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80089ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80089f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80089f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f6:	2b20      	cmp	r3, #32
 80089f8:	f200 809a 	bhi.w	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 80089fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 80089fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a02:	bf00      	nop
 8008a04:	08008a89 	.word	0x08008a89
 8008a08:	08008b31 	.word	0x08008b31
 8008a0c:	08008b31 	.word	0x08008b31
 8008a10:	08008b31 	.word	0x08008b31
 8008a14:	08008b31 	.word	0x08008b31
 8008a18:	08008b31 	.word	0x08008b31
 8008a1c:	08008b31 	.word	0x08008b31
 8008a20:	08008b31 	.word	0x08008b31
 8008a24:	08008a99 	.word	0x08008a99
 8008a28:	08008b31 	.word	0x08008b31
 8008a2c:	08008b31 	.word	0x08008b31
 8008a30:	08008b31 	.word	0x08008b31
 8008a34:	08008b31 	.word	0x08008b31
 8008a38:	08008b31 	.word	0x08008b31
 8008a3c:	08008b31 	.word	0x08008b31
 8008a40:	08008b31 	.word	0x08008b31
 8008a44:	08008aa9 	.word	0x08008aa9
 8008a48:	08008b31 	.word	0x08008b31
 8008a4c:	08008b31 	.word	0x08008b31
 8008a50:	08008b31 	.word	0x08008b31
 8008a54:	08008b31 	.word	0x08008b31
 8008a58:	08008b31 	.word	0x08008b31
 8008a5c:	08008b31 	.word	0x08008b31
 8008a60:	08008b31 	.word	0x08008b31
 8008a64:	08008ab9 	.word	0x08008ab9
 8008a68:	08008b31 	.word	0x08008b31
 8008a6c:	08008b31 	.word	0x08008b31
 8008a70:	08008b31 	.word	0x08008b31
 8008a74:	08008b31 	.word	0x08008b31
 8008a78:	08008b31 	.word	0x08008b31
 8008a7c:	08008b31 	.word	0x08008b31
 8008a80:	08008b31 	.word	0x08008b31
 8008a84:	08008abf 	.word	0x08008abf
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a88:	f107 0320 	add.w	r3, r7, #32
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7fd fb9b 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a94:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a96:	e04e      	b.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a98:	f107 0314 	add.w	r3, r7, #20
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f7fd fcff 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008aa6:	e046      	b.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008aa8:	f107 0308 	add.w	r3, r7, #8
 8008aac:	4618      	mov	r0, r3
 8008aae:	f7fd fe63 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ab6:	e03e      	b.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008ab8:	4b76      	ldr	r3, [pc, #472]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008aba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008abc:	e03b      	b.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008abe:	4b74      	ldr	r3, [pc, #464]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008ac0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ac4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008aca:	4b71      	ldr	r3, [pc, #452]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f003 0302 	and.w	r3, r3, #2
 8008ad2:	2b02      	cmp	r3, #2
 8008ad4:	d10c      	bne.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8008ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d109      	bne.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008adc:	4b6c      	ldr	r3, [pc, #432]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	08db      	lsrs	r3, r3, #3
 8008ae2:	f003 0303 	and.w	r3, r3, #3
 8008ae6:	4a6c      	ldr	r2, [pc, #432]	@ (8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8008aec:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aee:	e01e      	b.n	8008b2e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008af0:	4b67      	ldr	r3, [pc, #412]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008af8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008afc:	d106      	bne.n	8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8008afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b04:	d102      	bne.n	8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008b06:	4b65      	ldr	r3, [pc, #404]	@ (8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008b08:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b0a:	e010      	b.n	8008b2e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b0c:	4b60      	ldr	r3, [pc, #384]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b18:	d106      	bne.n	8008b28 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8008b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b20:	d102      	bne.n	8008b28 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008b22:	4b5f      	ldr	r3, [pc, #380]	@ (8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008b24:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b26:	e002      	b.n	8008b2e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008b2c:	e003      	b.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8008b2e:	e002      	b.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8008b30:	2300      	movs	r3, #0
 8008b32:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b34:	bf00      	nop
          }
        }
        break;
 8008b36:	e2d6      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008b38:	4b55      	ldr	r3, [pc, #340]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b3e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008b42:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b4a:	d031      	beq.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8008b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b52:	d866      	bhi.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b56:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b58:	d027      	beq.n	8008baa <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8008b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b5c:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b5e:	d860      	bhi.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b62:	2b80      	cmp	r3, #128	@ 0x80
 8008b64:	d019      	beq.n	8008b9a <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8008b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b68:	2b80      	cmp	r3, #128	@ 0x80
 8008b6a:	d85a      	bhi.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d003      	beq.n	8008b7a <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8008b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b74:	2b40      	cmp	r3, #64	@ 0x40
 8008b76:	d008      	beq.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8008b78:	e053      	b.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b7a:	f107 0320 	add.w	r3, r7, #32
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7fd fb22 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b86:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b88:	e04e      	b.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b8a:	f107 0314 	add.w	r3, r7, #20
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f7fd fc86 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b98:	e046      	b.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b9a:	f107 0308 	add.w	r3, r7, #8
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f7fd fdea 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ba8:	e03e      	b.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008baa:	4b3a      	ldr	r3, [pc, #232]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008bac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bae:	e03b      	b.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008bb0:	4b37      	ldr	r3, [pc, #220]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008bb6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008bba:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008bbc:	4b34      	ldr	r3, [pc, #208]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f003 0302 	and.w	r3, r3, #2
 8008bc4:	2b02      	cmp	r3, #2
 8008bc6:	d10c      	bne.n	8008be2 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8008bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d109      	bne.n	8008be2 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008bce:	4b30      	ldr	r3, [pc, #192]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	08db      	lsrs	r3, r3, #3
 8008bd4:	f003 0303 	and.w	r3, r3, #3
 8008bd8:	4a2f      	ldr	r2, [pc, #188]	@ (8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008bda:	fa22 f303 	lsr.w	r3, r2, r3
 8008bde:	637b      	str	r3, [r7, #52]	@ 0x34
 8008be0:	e01e      	b.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008be2:	4b2b      	ldr	r3, [pc, #172]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008bea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bee:	d106      	bne.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8008bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bf6:	d102      	bne.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008bf8:	4b28      	ldr	r3, [pc, #160]	@ (8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008bfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bfc:	e010      	b.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008bfe:	4b24      	ldr	r3, [pc, #144]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c0a:	d106      	bne.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8008c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c12:	d102      	bne.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008c14:	4b22      	ldr	r3, [pc, #136]	@ (8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008c16:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c18:	e002      	b.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008c1e:	e003      	b.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8008c20:	e002      	b.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8008c22:	2300      	movs	r3, #0
 8008c24:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c26:	bf00      	nop
          }
        }
        break;
 8008c28:	e25d      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8008c2a:	4b19      	ldr	r3, [pc, #100]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c30:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008c34:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8008c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d103      	bne.n	8008c44 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008c3c:	f7fb fb0e 	bl	800425c <HAL_RCC_GetPCLK2Freq>
 8008c40:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008c42:	e250      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8008c44:	4b12      	ldr	r3, [pc, #72]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c50:	d10b      	bne.n	8008c6a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8008c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c58:	d107      	bne.n	8008c6a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c5a:	f107 0314 	add.w	r3, r7, #20
 8008c5e:	4618      	mov	r0, r3
 8008c60:	f7fd fc1e 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c68:	e04f      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8008c6a:	4b09      	ldr	r3, [pc, #36]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c76:	d115      	bne.n	8008ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8008c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c7e:	d111      	bne.n	8008ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c80:	f107 0308 	add.w	r3, r7, #8
 8008c84:	4618      	mov	r0, r3
 8008c86:	f7fd fd77 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c8e:	e03c      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8008c90:	44020c00 	.word	0x44020c00
 8008c94:	00bb8000 	.word	0x00bb8000
 8008c98:	03d09000 	.word	0x03d09000
 8008c9c:	003d0900 	.word	0x003d0900
 8008ca0:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8008ca4:	4b94      	ldr	r3, [pc, #592]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f003 0302 	and.w	r3, r3, #2
 8008cac:	2b02      	cmp	r3, #2
 8008cae:	d10d      	bne.n	8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8008cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008cb6:	d109      	bne.n	8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008cb8:	4b8f      	ldr	r3, [pc, #572]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	08db      	lsrs	r3, r3, #3
 8008cbe:	f003 0303 	and.w	r3, r3, #3
 8008cc2:	4a8e      	ldr	r2, [pc, #568]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008cc4:	fa22 f303 	lsr.w	r3, r2, r3
 8008cc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cca:	e01e      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8008ccc:	4b8a      	ldr	r3, [pc, #552]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008cd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cd8:	d106      	bne.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8008cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ce0:	d102      	bne.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8008ce2:	4b87      	ldr	r3, [pc, #540]	@ (8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008ce4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ce6:	e010      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8008ce8:	4b83      	ldr	r3, [pc, #524]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cf4:	d106      	bne.n	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8008cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008cfc:	d102      	bne.n	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8008cfe:	4b81      	ldr	r3, [pc, #516]	@ (8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008d00:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d02:	e002      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8008d04:	2300      	movs	r3, #0
 8008d06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d08:	e1ed      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d0a:	e1ec      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8008d0c:	4b7a      	ldr	r3, [pc, #488]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d12:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008d16:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8008d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d103      	bne.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008d1e:	f7fb fab3 	bl	8004288 <HAL_RCC_GetPCLK3Freq>
 8008d22:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008d24:	e1df      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8008d26:	4b74      	ldr	r3, [pc, #464]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d32:	d10b      	bne.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8008d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d3a:	d107      	bne.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d3c:	f107 0314 	add.w	r3, r7, #20
 8008d40:	4618      	mov	r0, r3
 8008d42:	f7fd fbad 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d46:	69bb      	ldr	r3, [r7, #24]
 8008d48:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d4a:	e045      	b.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8008d4c:	4b6a      	ldr	r3, [pc, #424]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d58:	d10b      	bne.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8008d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d60:	d107      	bne.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d62:	f107 0308 	add.w	r3, r7, #8
 8008d66:	4618      	mov	r0, r3
 8008d68:	f7fd fd06 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d70:	e032      	b.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8008d72:	4b61      	ldr	r3, [pc, #388]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f003 0302 	and.w	r3, r3, #2
 8008d7a:	2b02      	cmp	r3, #2
 8008d7c:	d10d      	bne.n	8008d9a <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8008d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008d84:	d109      	bne.n	8008d9a <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d86:	4b5c      	ldr	r3, [pc, #368]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	08db      	lsrs	r3, r3, #3
 8008d8c:	f003 0303 	and.w	r3, r3, #3
 8008d90:	4a5a      	ldr	r2, [pc, #360]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008d92:	fa22 f303 	lsr.w	r3, r2, r3
 8008d96:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d98:	e01e      	b.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 8008d9a:	4b57      	ldr	r3, [pc, #348]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008da2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008da6:	d106      	bne.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8008da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008daa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008dae:	d102      	bne.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8008db0:	4b53      	ldr	r3, [pc, #332]	@ (8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008db2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008db4:	e010      	b.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8008db6:	4b50      	ldr	r3, [pc, #320]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008dc2:	d106      	bne.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8008dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008dca:	d102      	bne.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8008dcc:	4b4d      	ldr	r3, [pc, #308]	@ (8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008dce:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dd0:	e002      	b.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008dd6:	e186      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008dd8:	e185      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008dda:	4b47      	ldr	r3, [pc, #284]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008de0:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8008de4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8008de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d103      	bne.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008dec:	f7fb fa36 	bl	800425c <HAL_RCC_GetPCLK2Freq>
 8008df0:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008df2:	e178      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8008df4:	4b40      	ldr	r3, [pc, #256]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e00:	d10b      	bne.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8008e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e08:	d107      	bne.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e0a:	f107 0314 	add.w	r3, r7, #20
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f7fd fb46 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e14:	69bb      	ldr	r3, [r7, #24]
 8008e16:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e18:	e045      	b.n	8008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8008e1a:	4b37      	ldr	r3, [pc, #220]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e26:	d10b      	bne.n	8008e40 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8008e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e2e:	d107      	bne.n	8008e40 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e30:	f107 0308 	add.w	r3, r7, #8
 8008e34:	4618      	mov	r0, r3
 8008e36:	f7fd fc9f 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e3e:	e032      	b.n	8008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8008e40:	4b2d      	ldr	r3, [pc, #180]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f003 0302 	and.w	r3, r3, #2
 8008e48:	2b02      	cmp	r3, #2
 8008e4a:	d10d      	bne.n	8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8008e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e4e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008e52:	d109      	bne.n	8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e54:	4b28      	ldr	r3, [pc, #160]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	08db      	lsrs	r3, r3, #3
 8008e5a:	f003 0303 	and.w	r3, r3, #3
 8008e5e:	4a27      	ldr	r2, [pc, #156]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008e60:	fa22 f303 	lsr.w	r3, r2, r3
 8008e64:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e66:	e01e      	b.n	8008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8008e68:	4b23      	ldr	r3, [pc, #140]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e74:	d106      	bne.n	8008e84 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8008e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e7c:	d102      	bne.n	8008e84 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8008e7e:	4b20      	ldr	r3, [pc, #128]	@ (8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008e80:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e82:	e010      	b.n	8008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8008e84:	4b1c      	ldr	r3, [pc, #112]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e90:	d106      	bne.n	8008ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8008e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e94:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008e98:	d102      	bne.n	8008ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 8008e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008e9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e9e:	e002      	b.n	8008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ea4:	e11f      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008ea6:	e11e      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008ea8:	4b13      	ldr	r3, [pc, #76]	@ (8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008eaa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008eae:	f003 0303 	and.w	r3, r3, #3
 8008eb2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb6:	2b03      	cmp	r3, #3
 8008eb8:	d85f      	bhi.n	8008f7a <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 8008eba:	a201      	add	r2, pc, #4	@ (adr r2, 8008ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 8008ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec0:	08008ed1 	.word	0x08008ed1
 8008ec4:	08008ed9 	.word	0x08008ed9
 8008ec8:	08008ee9 	.word	0x08008ee9
 8008ecc:	08008f09 	.word	0x08008f09

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8008ed0:	f7fb f992 	bl	80041f8 <HAL_RCC_GetHCLKFreq>
 8008ed4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008ed6:	e053      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ed8:	f107 0320 	add.w	r3, r7, #32
 8008edc:	4618      	mov	r0, r3
 8008ede:	f7fd f973 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ee6:	e04b      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ee8:	f107 0314 	add.w	r3, r7, #20
 8008eec:	4618      	mov	r0, r3
 8008eee:	f7fd fad7 	bl	80064a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8008ef2:	69fb      	ldr	r3, [r7, #28]
 8008ef4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ef6:	e043      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8008ef8:	44020c00 	.word	0x44020c00
 8008efc:	03d09000 	.word	0x03d09000
 8008f00:	003d0900 	.word	0x003d0900
 8008f04:	007a1200 	.word	0x007a1200
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008f08:	4b79      	ldr	r3, [pc, #484]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f0e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008f12:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008f14:	4b76      	ldr	r3, [pc, #472]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f003 0302 	and.w	r3, r3, #2
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	d10c      	bne.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8008f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d109      	bne.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f26:	4b72      	ldr	r3, [pc, #456]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	08db      	lsrs	r3, r3, #3
 8008f2c:	f003 0303 	and.w	r3, r3, #3
 8008f30:	4a70      	ldr	r2, [pc, #448]	@ (80090f4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 8008f32:	fa22 f303 	lsr.w	r3, r2, r3
 8008f36:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f38:	e01e      	b.n	8008f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008f3a:	4b6d      	ldr	r3, [pc, #436]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f46:	d106      	bne.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8008f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f4e:	d102      	bne.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008f50:	4b69      	ldr	r3, [pc, #420]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 8008f52:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f54:	e010      	b.n	8008f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008f56:	4b66      	ldr	r3, [pc, #408]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f62:	d106      	bne.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8008f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f6a:	d102      	bne.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008f6c:	4b63      	ldr	r3, [pc, #396]	@ (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 8008f6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f70:	e002      	b.n	8008f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8008f72:	2300      	movs	r3, #0
 8008f74:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008f76:	e003      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8008f78:	e002      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f7e:	bf00      	nop
          }
        }
        break;
 8008f80:	e0b1      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8008f82:	4b5b      	ldr	r3, [pc, #364]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f88:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008f8c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008f8e:	4b58      	ldr	r3, [pc, #352]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f94:	f003 0302 	and.w	r3, r3, #2
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d106      	bne.n	8008faa <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 8008f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d103      	bne.n	8008faa <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 8008fa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fa8:	e01f      	b.n	8008fea <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8008faa:	4b51      	ldr	r3, [pc, #324]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008fb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008fb8:	d106      	bne.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 8008fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbc:	2b40      	cmp	r3, #64	@ 0x40
 8008fbe:	d103      	bne.n	8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 8008fc0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008fc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fc6:	e010      	b.n	8008fea <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 8008fc8:	4b49      	ldr	r3, [pc, #292]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008fd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fd4:	d106      	bne.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 8008fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd8:	2b80      	cmp	r3, #128	@ 0x80
 8008fda:	d103      	bne.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 8008fdc:	f248 0312 	movw	r3, #32786	@ 0x8012
 8008fe0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fe2:	e002      	b.n	8008fea <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008fe8:	e07d      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008fea:	e07c      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008fec:	4b40      	ldr	r3, [pc, #256]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ff2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008ff6:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008ff8:	4b3d      	ldr	r3, [pc, #244]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009000:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009004:	d105      	bne.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 8009006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009008:	2b00      	cmp	r3, #0
 800900a:	d102      	bne.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800900c:	4b3c      	ldr	r3, [pc, #240]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800900e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009010:	e031      	b.n	8009076 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8009012:	4b37      	ldr	r3, [pc, #220]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800901a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800901e:	d10a      	bne.n	8009036 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 8009020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009022:	2b10      	cmp	r3, #16
 8009024:	d107      	bne.n	8009036 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009026:	f107 0320 	add.w	r3, r7, #32
 800902a:	4618      	mov	r0, r3
 800902c:	f7fd f8cc 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009032:	637b      	str	r3, [r7, #52]	@ 0x34
 8009034:	e01f      	b.n	8009076 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8009036:	4b2e      	ldr	r3, [pc, #184]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009038:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800903c:	f003 0302 	and.w	r3, r3, #2
 8009040:	2b02      	cmp	r3, #2
 8009042:	d106      	bne.n	8009052 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8009044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009046:	2b20      	cmp	r3, #32
 8009048:	d103      	bne.n	8009052 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800904a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800904e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009050:	e011      	b.n	8009076 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8009052:	4b27      	ldr	r3, [pc, #156]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009054:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009058:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800905c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009060:	d106      	bne.n	8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 8009062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009064:	2b30      	cmp	r3, #48	@ 0x30
 8009066:	d103      	bne.n	8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8009068:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800906c:	637b      	str	r3, [r7, #52]	@ 0x34
 800906e:	e002      	b.n	8009076 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8009070:	2300      	movs	r3, #0
 8009072:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009074:	e037      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009076:	e036      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8009078:	4b1d      	ldr	r3, [pc, #116]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800907a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800907e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009082:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8009084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009086:	2b10      	cmp	r3, #16
 8009088:	d107      	bne.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800908a:	f107 0320 	add.w	r3, r7, #32
 800908e:	4618      	mov	r0, r3
 8009090:	f7fd f89a 	bl	80061c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009096:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8009098:	e025      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800909a:	4b15      	ldr	r3, [pc, #84]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80090a6:	d10a      	bne.n	80090be <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 80090a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090aa:	2b20      	cmp	r3, #32
 80090ac:	d107      	bne.n	80090be <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80090ae:	f107 0308 	add.w	r3, r7, #8
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7fd fb60 	bl	8006778 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80090bc:	e00f      	b.n	80090de <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80090be:	4b0c      	ldr	r3, [pc, #48]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80090c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090ca:	d105      	bne.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 80090cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ce:	2b30      	cmp	r3, #48	@ 0x30
 80090d0:	d102      	bne.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 80090d2:	4b0b      	ldr	r3, [pc, #44]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80090d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80090d6:	e002      	b.n	80090de <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80090d8:	2300      	movs	r3, #0
 80090da:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 80090dc:	e003      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80090de:	e002      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 80090e0:	2300      	movs	r3, #0
 80090e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090e4:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80090e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	373c      	adds	r7, #60	@ 0x3c
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd90      	pop	{r4, r7, pc}
 80090f0:	44020c00 	.word	0x44020c00
 80090f4:	03d09000 	.word	0x03d09000
 80090f8:	003d0900 	.word	0x003d0900
 80090fc:	007a1200 	.word	0x007a1200
 8009100:	02dc6c00 	.word	0x02dc6c00

08009104 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800910c:	4b48      	ldr	r3, [pc, #288]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a47      	ldr	r2, [pc, #284]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 8009112:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009116:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009118:	f7f9 fc50 	bl	80029bc <HAL_GetTick>
 800911c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800911e:	e008      	b.n	8009132 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009120:	f7f9 fc4c 	bl	80029bc <HAL_GetTick>
 8009124:	4602      	mov	r2, r0
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	1ad3      	subs	r3, r2, r3
 800912a:	2b02      	cmp	r3, #2
 800912c:	d901      	bls.n	8009132 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800912e:	2303      	movs	r3, #3
 8009130:	e07a      	b.n	8009228 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009132:	4b3f      	ldr	r3, [pc, #252]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1f0      	bne.n	8009120 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800913e:	4b3c      	ldr	r3, [pc, #240]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 8009140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009142:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009146:	f023 0303 	bic.w	r3, r3, #3
 800914a:	687a      	ldr	r2, [r7, #4]
 800914c:	6811      	ldr	r1, [r2, #0]
 800914e:	687a      	ldr	r2, [r7, #4]
 8009150:	6852      	ldr	r2, [r2, #4]
 8009152:	0212      	lsls	r2, r2, #8
 8009154:	430a      	orrs	r2, r1
 8009156:	4936      	ldr	r1, [pc, #216]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 8009158:	4313      	orrs	r3, r2
 800915a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	689b      	ldr	r3, [r3, #8]
 8009160:	3b01      	subs	r3, #1
 8009162:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	68db      	ldr	r3, [r3, #12]
 800916a:	3b01      	subs	r3, #1
 800916c:	025b      	lsls	r3, r3, #9
 800916e:	b29b      	uxth	r3, r3
 8009170:	431a      	orrs	r2, r3
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	691b      	ldr	r3, [r3, #16]
 8009176:	3b01      	subs	r3, #1
 8009178:	041b      	lsls	r3, r3, #16
 800917a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800917e:	431a      	orrs	r2, r3
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	695b      	ldr	r3, [r3, #20]
 8009184:	3b01      	subs	r3, #1
 8009186:	061b      	lsls	r3, r3, #24
 8009188:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800918c:	4928      	ldr	r1, [pc, #160]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 800918e:	4313      	orrs	r3, r2
 8009190:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009192:	4b27      	ldr	r3, [pc, #156]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 8009194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009196:	f023 020c 	bic.w	r2, r3, #12
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	699b      	ldr	r3, [r3, #24]
 800919e:	4924      	ldr	r1, [pc, #144]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091a0:	4313      	orrs	r3, r2
 80091a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80091a4:	4b22      	ldr	r3, [pc, #136]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091a8:	f023 0220 	bic.w	r2, r3, #32
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	69db      	ldr	r3, [r3, #28]
 80091b0:	491f      	ldr	r1, [pc, #124]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091b2:	4313      	orrs	r3, r2
 80091b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80091b6:	4b1e      	ldr	r3, [pc, #120]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091be:	491c      	ldr	r1, [pc, #112]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091c0:	4313      	orrs	r3, r2
 80091c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80091c4:	4b1a      	ldr	r3, [pc, #104]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091c8:	4a19      	ldr	r2, [pc, #100]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091ca:	f023 0310 	bic.w	r3, r3, #16
 80091ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80091d0:	4b17      	ldr	r3, [pc, #92]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091d4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80091d8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80091dc:	687a      	ldr	r2, [r7, #4]
 80091de:	6a12      	ldr	r2, [r2, #32]
 80091e0:	00d2      	lsls	r2, r2, #3
 80091e2:	4913      	ldr	r1, [pc, #76]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091e4:	4313      	orrs	r3, r2
 80091e6:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80091e8:	4b11      	ldr	r3, [pc, #68]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ec:	4a10      	ldr	r2, [pc, #64]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091ee:	f043 0310 	orr.w	r3, r3, #16
 80091f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80091f4:	4b0e      	ldr	r3, [pc, #56]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a0d      	ldr	r2, [pc, #52]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 80091fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80091fe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009200:	f7f9 fbdc 	bl	80029bc <HAL_GetTick>
 8009204:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009206:	e008      	b.n	800921a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009208:	f7f9 fbd8 	bl	80029bc <HAL_GetTick>
 800920c:	4602      	mov	r2, r0
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	1ad3      	subs	r3, r2, r3
 8009212:	2b02      	cmp	r3, #2
 8009214:	d901      	bls.n	800921a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009216:	2303      	movs	r3, #3
 8009218:	e006      	b.n	8009228 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800921a:	4b05      	ldr	r3, [pc, #20]	@ (8009230 <RCCEx_PLL2_Config+0x12c>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009222:	2b00      	cmp	r3, #0
 8009224:	d0f0      	beq.n	8009208 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8009226:	2300      	movs	r3, #0

}
 8009228:	4618      	mov	r0, r3
 800922a:	3710      	adds	r7, #16
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}
 8009230:	44020c00 	.word	0x44020c00

08009234 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800923c:	4b48      	ldr	r3, [pc, #288]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a47      	ldr	r2, [pc, #284]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 8009242:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009246:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009248:	f7f9 fbb8 	bl	80029bc <HAL_GetTick>
 800924c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800924e:	e008      	b.n	8009262 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009250:	f7f9 fbb4 	bl	80029bc <HAL_GetTick>
 8009254:	4602      	mov	r2, r0
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	1ad3      	subs	r3, r2, r3
 800925a:	2b02      	cmp	r3, #2
 800925c:	d901      	bls.n	8009262 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800925e:	2303      	movs	r3, #3
 8009260:	e07a      	b.n	8009358 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009262:	4b3f      	ldr	r3, [pc, #252]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800926a:	2b00      	cmp	r3, #0
 800926c:	d1f0      	bne.n	8009250 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800926e:	4b3c      	ldr	r3, [pc, #240]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 8009270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009272:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009276:	f023 0303 	bic.w	r3, r3, #3
 800927a:	687a      	ldr	r2, [r7, #4]
 800927c:	6811      	ldr	r1, [r2, #0]
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	6852      	ldr	r2, [r2, #4]
 8009282:	0212      	lsls	r2, r2, #8
 8009284:	430a      	orrs	r2, r1
 8009286:	4936      	ldr	r1, [pc, #216]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 8009288:	4313      	orrs	r3, r2
 800928a:	630b      	str	r3, [r1, #48]	@ 0x30
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	3b01      	subs	r3, #1
 8009292:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	68db      	ldr	r3, [r3, #12]
 800929a:	3b01      	subs	r3, #1
 800929c:	025b      	lsls	r3, r3, #9
 800929e:	b29b      	uxth	r3, r3
 80092a0:	431a      	orrs	r2, r3
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	691b      	ldr	r3, [r3, #16]
 80092a6:	3b01      	subs	r3, #1
 80092a8:	041b      	lsls	r3, r3, #16
 80092aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80092ae:	431a      	orrs	r2, r3
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	695b      	ldr	r3, [r3, #20]
 80092b4:	3b01      	subs	r3, #1
 80092b6:	061b      	lsls	r3, r3, #24
 80092b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80092bc:	4928      	ldr	r1, [pc, #160]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 80092be:	4313      	orrs	r3, r2
 80092c0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80092c2:	4b27      	ldr	r3, [pc, #156]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 80092c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092c6:	f023 020c 	bic.w	r2, r3, #12
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	4924      	ldr	r1, [pc, #144]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 80092d0:	4313      	orrs	r3, r2
 80092d2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80092d4:	4b22      	ldr	r3, [pc, #136]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 80092d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092d8:	f023 0220 	bic.w	r2, r3, #32
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	69db      	ldr	r3, [r3, #28]
 80092e0:	491f      	ldr	r1, [pc, #124]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 80092e2:	4313      	orrs	r3, r2
 80092e4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80092e6:	4b1e      	ldr	r3, [pc, #120]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 80092e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092ee:	491c      	ldr	r1, [pc, #112]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 80092f0:	4313      	orrs	r3, r2
 80092f2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80092f4:	4b1a      	ldr	r3, [pc, #104]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 80092f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092f8:	4a19      	ldr	r2, [pc, #100]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 80092fa:	f023 0310 	bic.w	r3, r3, #16
 80092fe:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8009300:	4b17      	ldr	r3, [pc, #92]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 8009302:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009304:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009308:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	6a12      	ldr	r2, [r2, #32]
 8009310:	00d2      	lsls	r2, r2, #3
 8009312:	4913      	ldr	r1, [pc, #76]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 8009314:	4313      	orrs	r3, r2
 8009316:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8009318:	4b11      	ldr	r3, [pc, #68]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 800931a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800931c:	4a10      	ldr	r2, [pc, #64]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 800931e:	f043 0310 	orr.w	r3, r3, #16
 8009322:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009324:	4b0e      	ldr	r3, [pc, #56]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4a0d      	ldr	r2, [pc, #52]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 800932a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800932e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009330:	f7f9 fb44 	bl	80029bc <HAL_GetTick>
 8009334:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009336:	e008      	b.n	800934a <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009338:	f7f9 fb40 	bl	80029bc <HAL_GetTick>
 800933c:	4602      	mov	r2, r0
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	1ad3      	subs	r3, r2, r3
 8009342:	2b02      	cmp	r3, #2
 8009344:	d901      	bls.n	800934a <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009346:	2303      	movs	r3, #3
 8009348:	e006      	b.n	8009358 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800934a:	4b05      	ldr	r3, [pc, #20]	@ (8009360 <RCCEx_PLL3_Config+0x12c>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009352:	2b00      	cmp	r3, #0
 8009354:	d0f0      	beq.n	8009338 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8009356:	2300      	movs	r3, #0
}
 8009358:	4618      	mov	r0, r3
 800935a:	3710      	adds	r7, #16
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}
 8009360:	44020c00 	.word	0x44020c00

08009364 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b082      	sub	sp, #8
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d101      	bne.n	8009376 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009372:	2301      	movs	r3, #1
 8009374:	e049      	b.n	800940a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800937c:	b2db      	uxtb	r3, r3
 800937e:	2b00      	cmp	r3, #0
 8009380:	d106      	bne.n	8009390 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f7f8 ffca 	bl	8002324 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2202      	movs	r2, #2
 8009394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681a      	ldr	r2, [r3, #0]
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	3304      	adds	r3, #4
 80093a0:	4619      	mov	r1, r3
 80093a2:	4610      	mov	r0, r2
 80093a4:	f000 f94a 	bl	800963c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2201      	movs	r2, #1
 80093ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2201      	movs	r2, #1
 80093b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2201      	movs	r2, #1
 80093bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2201      	movs	r2, #1
 80093c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2201      	movs	r2, #1
 80093cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2201      	movs	r2, #1
 80093d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2201      	movs	r2, #1
 80093dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2201      	movs	r2, #1
 80093e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2201      	movs	r2, #1
 80093ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2201      	movs	r2, #1
 80093f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2201      	movs	r2, #1
 8009404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009408:	2300      	movs	r3, #0
}
 800940a:	4618      	mov	r0, r3
 800940c:	3708      	adds	r7, #8
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
	...

08009414 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b086      	sub	sp, #24
 8009418:	af00      	add	r7, sp, #0
 800941a:	60f8      	str	r0, [r7, #12]
 800941c:	60b9      	str	r1, [r7, #8]
 800941e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009420:	2300      	movs	r3, #0
 8009422:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800942a:	2b01      	cmp	r3, #1
 800942c:	d101      	bne.n	8009432 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800942e:	2302      	movs	r3, #2
 8009430:	e0ff      	b.n	8009632 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2201      	movs	r2, #1
 8009436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2b14      	cmp	r3, #20
 800943e:	f200 80f0 	bhi.w	8009622 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009442:	a201      	add	r2, pc, #4	@ (adr r2, 8009448 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009448:	0800949d 	.word	0x0800949d
 800944c:	08009623 	.word	0x08009623
 8009450:	08009623 	.word	0x08009623
 8009454:	08009623 	.word	0x08009623
 8009458:	080094dd 	.word	0x080094dd
 800945c:	08009623 	.word	0x08009623
 8009460:	08009623 	.word	0x08009623
 8009464:	08009623 	.word	0x08009623
 8009468:	0800951f 	.word	0x0800951f
 800946c:	08009623 	.word	0x08009623
 8009470:	08009623 	.word	0x08009623
 8009474:	08009623 	.word	0x08009623
 8009478:	0800955f 	.word	0x0800955f
 800947c:	08009623 	.word	0x08009623
 8009480:	08009623 	.word	0x08009623
 8009484:	08009623 	.word	0x08009623
 8009488:	080095a1 	.word	0x080095a1
 800948c:	08009623 	.word	0x08009623
 8009490:	08009623 	.word	0x08009623
 8009494:	08009623 	.word	0x08009623
 8009498:	080095e1 	.word	0x080095e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	68b9      	ldr	r1, [r7, #8]
 80094a2:	4618      	mov	r0, r3
 80094a4:	f000 f9f4 	bl	8009890 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	699a      	ldr	r2, [r3, #24]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f042 0208 	orr.w	r2, r2, #8
 80094b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	699a      	ldr	r2, [r3, #24]
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f022 0204 	bic.w	r2, r2, #4
 80094c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	6999      	ldr	r1, [r3, #24]
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	691a      	ldr	r2, [r3, #16]
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	430a      	orrs	r2, r1
 80094d8:	619a      	str	r2, [r3, #24]
      break;
 80094da:	e0a5      	b.n	8009628 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	68b9      	ldr	r1, [r7, #8]
 80094e2:	4618      	mov	r0, r3
 80094e4:	f000 fa96 	bl	8009a14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	699a      	ldr	r2, [r3, #24]
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80094f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	699a      	ldr	r2, [r3, #24]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009506:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	6999      	ldr	r1, [r3, #24]
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	691b      	ldr	r3, [r3, #16]
 8009512:	021a      	lsls	r2, r3, #8
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	430a      	orrs	r2, r1
 800951a:	619a      	str	r2, [r3, #24]
      break;
 800951c:	e084      	b.n	8009628 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	68b9      	ldr	r1, [r7, #8]
 8009524:	4618      	mov	r0, r3
 8009526:	f000 fb25 	bl	8009b74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	69da      	ldr	r2, [r3, #28]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f042 0208 	orr.w	r2, r2, #8
 8009538:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	69da      	ldr	r2, [r3, #28]
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f022 0204 	bic.w	r2, r2, #4
 8009548:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	69d9      	ldr	r1, [r3, #28]
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	691a      	ldr	r2, [r3, #16]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	430a      	orrs	r2, r1
 800955a:	61da      	str	r2, [r3, #28]
      break;
 800955c:	e064      	b.n	8009628 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	68b9      	ldr	r1, [r7, #8]
 8009564:	4618      	mov	r0, r3
 8009566:	f000 fbb3 	bl	8009cd0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	69da      	ldr	r2, [r3, #28]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009578:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	69da      	ldr	r2, [r3, #28]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009588:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	69d9      	ldr	r1, [r3, #28]
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	691b      	ldr	r3, [r3, #16]
 8009594:	021a      	lsls	r2, r3, #8
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	430a      	orrs	r2, r1
 800959c:	61da      	str	r2, [r3, #28]
      break;
 800959e:	e043      	b.n	8009628 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	68b9      	ldr	r1, [r7, #8]
 80095a6:	4618      	mov	r0, r3
 80095a8:	f000 fc42 	bl	8009e30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f042 0208 	orr.w	r2, r2, #8
 80095ba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f022 0204 	bic.w	r2, r2, #4
 80095ca:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	691a      	ldr	r2, [r3, #16]
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	430a      	orrs	r2, r1
 80095dc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80095de:	e023      	b.n	8009628 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	68b9      	ldr	r1, [r7, #8]
 80095e6:	4618      	mov	r0, r3
 80095e8:	f000 fca4 	bl	8009f34 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80095fa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800960a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	691b      	ldr	r3, [r3, #16]
 8009616:	021a      	lsls	r2, r3, #8
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	430a      	orrs	r2, r1
 800961e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009620:	e002      	b.n	8009628 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	75fb      	strb	r3, [r7, #23]
      break;
 8009626:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2200      	movs	r2, #0
 800962c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009630:	7dfb      	ldrb	r3, [r7, #23]
}
 8009632:	4618      	mov	r0, r3
 8009634:	3718      	adds	r7, #24
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
 800963a:	bf00      	nop

0800963c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800963c:	b480      	push	{r7}
 800963e:	b085      	sub	sp, #20
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	4a7a      	ldr	r2, [pc, #488]	@ (8009838 <TIM_Base_SetConfig+0x1fc>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d02b      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	4a79      	ldr	r2, [pc, #484]	@ (800983c <TIM_Base_SetConfig+0x200>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d027      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009662:	d023      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800966a:	d01f      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	4a74      	ldr	r2, [pc, #464]	@ (8009840 <TIM_Base_SetConfig+0x204>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d01b      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a73      	ldr	r2, [pc, #460]	@ (8009844 <TIM_Base_SetConfig+0x208>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d017      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a72      	ldr	r2, [pc, #456]	@ (8009848 <TIM_Base_SetConfig+0x20c>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d013      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a71      	ldr	r2, [pc, #452]	@ (800984c <TIM_Base_SetConfig+0x210>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d00f      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a70      	ldr	r2, [pc, #448]	@ (8009850 <TIM_Base_SetConfig+0x214>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d00b      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a6f      	ldr	r2, [pc, #444]	@ (8009854 <TIM_Base_SetConfig+0x218>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d007      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4a6e      	ldr	r2, [pc, #440]	@ (8009858 <TIM_Base_SetConfig+0x21c>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d003      	beq.n	80096ac <TIM_Base_SetConfig+0x70>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	4a6d      	ldr	r2, [pc, #436]	@ (800985c <TIM_Base_SetConfig+0x220>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d108      	bne.n	80096be <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	68fa      	ldr	r2, [r7, #12]
 80096ba:	4313      	orrs	r3, r2
 80096bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a5d      	ldr	r2, [pc, #372]	@ (8009838 <TIM_Base_SetConfig+0x1fc>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d05b      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a5c      	ldr	r2, [pc, #368]	@ (800983c <TIM_Base_SetConfig+0x200>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d057      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096d4:	d053      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80096dc:	d04f      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a57      	ldr	r2, [pc, #348]	@ (8009840 <TIM_Base_SetConfig+0x204>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d04b      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	4a56      	ldr	r2, [pc, #344]	@ (8009844 <TIM_Base_SetConfig+0x208>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d047      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	4a55      	ldr	r2, [pc, #340]	@ (8009848 <TIM_Base_SetConfig+0x20c>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d043      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4a54      	ldr	r2, [pc, #336]	@ (800984c <TIM_Base_SetConfig+0x210>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d03f      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	4a53      	ldr	r2, [pc, #332]	@ (8009850 <TIM_Base_SetConfig+0x214>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d03b      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	4a52      	ldr	r2, [pc, #328]	@ (8009854 <TIM_Base_SetConfig+0x218>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d037      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	4a51      	ldr	r2, [pc, #324]	@ (8009858 <TIM_Base_SetConfig+0x21c>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d033      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	4a50      	ldr	r2, [pc, #320]	@ (800985c <TIM_Base_SetConfig+0x220>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d02f      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	4a4f      	ldr	r2, [pc, #316]	@ (8009860 <TIM_Base_SetConfig+0x224>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d02b      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	4a4e      	ldr	r2, [pc, #312]	@ (8009864 <TIM_Base_SetConfig+0x228>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d027      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	4a4d      	ldr	r2, [pc, #308]	@ (8009868 <TIM_Base_SetConfig+0x22c>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d023      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	4a4c      	ldr	r2, [pc, #304]	@ (800986c <TIM_Base_SetConfig+0x230>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d01f      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	4a4b      	ldr	r2, [pc, #300]	@ (8009870 <TIM_Base_SetConfig+0x234>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d01b      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	4a4a      	ldr	r2, [pc, #296]	@ (8009874 <TIM_Base_SetConfig+0x238>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d017      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	4a49      	ldr	r2, [pc, #292]	@ (8009878 <TIM_Base_SetConfig+0x23c>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d013      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	4a48      	ldr	r2, [pc, #288]	@ (800987c <TIM_Base_SetConfig+0x240>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d00f      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	4a47      	ldr	r2, [pc, #284]	@ (8009880 <TIM_Base_SetConfig+0x244>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d00b      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	4a46      	ldr	r2, [pc, #280]	@ (8009884 <TIM_Base_SetConfig+0x248>)
 800976a:	4293      	cmp	r3, r2
 800976c:	d007      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	4a45      	ldr	r2, [pc, #276]	@ (8009888 <TIM_Base_SetConfig+0x24c>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d003      	beq.n	800977e <TIM_Base_SetConfig+0x142>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	4a44      	ldr	r2, [pc, #272]	@ (800988c <TIM_Base_SetConfig+0x250>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d108      	bne.n	8009790 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009784:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	68db      	ldr	r3, [r3, #12]
 800978a:	68fa      	ldr	r2, [r7, #12]
 800978c:	4313      	orrs	r3, r2
 800978e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	695b      	ldr	r3, [r3, #20]
 800979a:	4313      	orrs	r3, r2
 800979c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	68fa      	ldr	r2, [r7, #12]
 80097a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	689a      	ldr	r2, [r3, #8]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	681a      	ldr	r2, [r3, #0]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	4a20      	ldr	r2, [pc, #128]	@ (8009838 <TIM_Base_SetConfig+0x1fc>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d023      	beq.n	8009804 <TIM_Base_SetConfig+0x1c8>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	4a1f      	ldr	r2, [pc, #124]	@ (800983c <TIM_Base_SetConfig+0x200>)
 80097c0:	4293      	cmp	r3, r2
 80097c2:	d01f      	beq.n	8009804 <TIM_Base_SetConfig+0x1c8>
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	4a24      	ldr	r2, [pc, #144]	@ (8009858 <TIM_Base_SetConfig+0x21c>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d01b      	beq.n	8009804 <TIM_Base_SetConfig+0x1c8>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	4a23      	ldr	r2, [pc, #140]	@ (800985c <TIM_Base_SetConfig+0x220>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d017      	beq.n	8009804 <TIM_Base_SetConfig+0x1c8>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	4a28      	ldr	r2, [pc, #160]	@ (8009878 <TIM_Base_SetConfig+0x23c>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d013      	beq.n	8009804 <TIM_Base_SetConfig+0x1c8>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	4a27      	ldr	r2, [pc, #156]	@ (800987c <TIM_Base_SetConfig+0x240>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d00f      	beq.n	8009804 <TIM_Base_SetConfig+0x1c8>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	4a26      	ldr	r2, [pc, #152]	@ (8009880 <TIM_Base_SetConfig+0x244>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d00b      	beq.n	8009804 <TIM_Base_SetConfig+0x1c8>
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	4a25      	ldr	r2, [pc, #148]	@ (8009884 <TIM_Base_SetConfig+0x248>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d007      	beq.n	8009804 <TIM_Base_SetConfig+0x1c8>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	4a24      	ldr	r2, [pc, #144]	@ (8009888 <TIM_Base_SetConfig+0x24c>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d003      	beq.n	8009804 <TIM_Base_SetConfig+0x1c8>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4a23      	ldr	r2, [pc, #140]	@ (800988c <TIM_Base_SetConfig+0x250>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d103      	bne.n	800980c <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	691a      	ldr	r2, [r3, #16]
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2201      	movs	r2, #1
 8009810:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	691b      	ldr	r3, [r3, #16]
 8009816:	f003 0301 	and.w	r3, r3, #1
 800981a:	2b01      	cmp	r3, #1
 800981c:	d105      	bne.n	800982a <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	691b      	ldr	r3, [r3, #16]
 8009822:	f023 0201 	bic.w	r2, r3, #1
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	611a      	str	r2, [r3, #16]
  }
}
 800982a:	bf00      	nop
 800982c:	3714      	adds	r7, #20
 800982e:	46bd      	mov	sp, r7
 8009830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009834:	4770      	bx	lr
 8009836:	bf00      	nop
 8009838:	40012c00 	.word	0x40012c00
 800983c:	50012c00 	.word	0x50012c00
 8009840:	40000400 	.word	0x40000400
 8009844:	50000400 	.word	0x50000400
 8009848:	40000800 	.word	0x40000800
 800984c:	50000800 	.word	0x50000800
 8009850:	40000c00 	.word	0x40000c00
 8009854:	50000c00 	.word	0x50000c00
 8009858:	40013400 	.word	0x40013400
 800985c:	50013400 	.word	0x50013400
 8009860:	40001800 	.word	0x40001800
 8009864:	50001800 	.word	0x50001800
 8009868:	40001c00 	.word	0x40001c00
 800986c:	50001c00 	.word	0x50001c00
 8009870:	40002000 	.word	0x40002000
 8009874:	50002000 	.word	0x50002000
 8009878:	40014000 	.word	0x40014000
 800987c:	50014000 	.word	0x50014000
 8009880:	40014400 	.word	0x40014400
 8009884:	50014400 	.word	0x50014400
 8009888:	40014800 	.word	0x40014800
 800988c:	50014800 	.word	0x50014800

08009890 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009890:	b480      	push	{r7}
 8009892:	b087      	sub	sp, #28
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6a1b      	ldr	r3, [r3, #32]
 800989e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6a1b      	ldr	r3, [r3, #32]
 80098a4:	f023 0201 	bic.w	r2, r3, #1
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	699b      	ldr	r3, [r3, #24]
 80098b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f023 0303 	bic.w	r3, r3, #3
 80098ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68fa      	ldr	r2, [r7, #12]
 80098d2:	4313      	orrs	r3, r2
 80098d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	f023 0302 	bic.w	r3, r3, #2
 80098dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	689b      	ldr	r3, [r3, #8]
 80098e2:	697a      	ldr	r2, [r7, #20]
 80098e4:	4313      	orrs	r3, r2
 80098e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a40      	ldr	r2, [pc, #256]	@ (80099ec <TIM_OC1_SetConfig+0x15c>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d023      	beq.n	8009938 <TIM_OC1_SetConfig+0xa8>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	4a3f      	ldr	r2, [pc, #252]	@ (80099f0 <TIM_OC1_SetConfig+0x160>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d01f      	beq.n	8009938 <TIM_OC1_SetConfig+0xa8>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	4a3e      	ldr	r2, [pc, #248]	@ (80099f4 <TIM_OC1_SetConfig+0x164>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d01b      	beq.n	8009938 <TIM_OC1_SetConfig+0xa8>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	4a3d      	ldr	r2, [pc, #244]	@ (80099f8 <TIM_OC1_SetConfig+0x168>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d017      	beq.n	8009938 <TIM_OC1_SetConfig+0xa8>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	4a3c      	ldr	r2, [pc, #240]	@ (80099fc <TIM_OC1_SetConfig+0x16c>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d013      	beq.n	8009938 <TIM_OC1_SetConfig+0xa8>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	4a3b      	ldr	r2, [pc, #236]	@ (8009a00 <TIM_OC1_SetConfig+0x170>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d00f      	beq.n	8009938 <TIM_OC1_SetConfig+0xa8>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	4a3a      	ldr	r2, [pc, #232]	@ (8009a04 <TIM_OC1_SetConfig+0x174>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d00b      	beq.n	8009938 <TIM_OC1_SetConfig+0xa8>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	4a39      	ldr	r2, [pc, #228]	@ (8009a08 <TIM_OC1_SetConfig+0x178>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d007      	beq.n	8009938 <TIM_OC1_SetConfig+0xa8>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	4a38      	ldr	r2, [pc, #224]	@ (8009a0c <TIM_OC1_SetConfig+0x17c>)
 800992c:	4293      	cmp	r3, r2
 800992e:	d003      	beq.n	8009938 <TIM_OC1_SetConfig+0xa8>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	4a37      	ldr	r2, [pc, #220]	@ (8009a10 <TIM_OC1_SetConfig+0x180>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d10c      	bne.n	8009952 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	f023 0308 	bic.w	r3, r3, #8
 800993e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	68db      	ldr	r3, [r3, #12]
 8009944:	697a      	ldr	r2, [r7, #20]
 8009946:	4313      	orrs	r3, r2
 8009948:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	f023 0304 	bic.w	r3, r3, #4
 8009950:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a25      	ldr	r2, [pc, #148]	@ (80099ec <TIM_OC1_SetConfig+0x15c>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d023      	beq.n	80099a2 <TIM_OC1_SetConfig+0x112>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a24      	ldr	r2, [pc, #144]	@ (80099f0 <TIM_OC1_SetConfig+0x160>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d01f      	beq.n	80099a2 <TIM_OC1_SetConfig+0x112>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a23      	ldr	r2, [pc, #140]	@ (80099f4 <TIM_OC1_SetConfig+0x164>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d01b      	beq.n	80099a2 <TIM_OC1_SetConfig+0x112>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	4a22      	ldr	r2, [pc, #136]	@ (80099f8 <TIM_OC1_SetConfig+0x168>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d017      	beq.n	80099a2 <TIM_OC1_SetConfig+0x112>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	4a21      	ldr	r2, [pc, #132]	@ (80099fc <TIM_OC1_SetConfig+0x16c>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d013      	beq.n	80099a2 <TIM_OC1_SetConfig+0x112>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	4a20      	ldr	r2, [pc, #128]	@ (8009a00 <TIM_OC1_SetConfig+0x170>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d00f      	beq.n	80099a2 <TIM_OC1_SetConfig+0x112>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	4a1f      	ldr	r2, [pc, #124]	@ (8009a04 <TIM_OC1_SetConfig+0x174>)
 8009986:	4293      	cmp	r3, r2
 8009988:	d00b      	beq.n	80099a2 <TIM_OC1_SetConfig+0x112>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	4a1e      	ldr	r2, [pc, #120]	@ (8009a08 <TIM_OC1_SetConfig+0x178>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d007      	beq.n	80099a2 <TIM_OC1_SetConfig+0x112>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	4a1d      	ldr	r2, [pc, #116]	@ (8009a0c <TIM_OC1_SetConfig+0x17c>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d003      	beq.n	80099a2 <TIM_OC1_SetConfig+0x112>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	4a1c      	ldr	r2, [pc, #112]	@ (8009a10 <TIM_OC1_SetConfig+0x180>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d111      	bne.n	80099c6 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80099a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80099b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	695b      	ldr	r3, [r3, #20]
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	4313      	orrs	r3, r2
 80099ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	699b      	ldr	r3, [r3, #24]
 80099c0:	693a      	ldr	r2, [r7, #16]
 80099c2:	4313      	orrs	r3, r2
 80099c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	693a      	ldr	r2, [r7, #16]
 80099ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	68fa      	ldr	r2, [r7, #12]
 80099d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	685a      	ldr	r2, [r3, #4]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	697a      	ldr	r2, [r7, #20]
 80099de:	621a      	str	r2, [r3, #32]
}
 80099e0:	bf00      	nop
 80099e2:	371c      	adds	r7, #28
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr
 80099ec:	40012c00 	.word	0x40012c00
 80099f0:	50012c00 	.word	0x50012c00
 80099f4:	40013400 	.word	0x40013400
 80099f8:	50013400 	.word	0x50013400
 80099fc:	40014000 	.word	0x40014000
 8009a00:	50014000 	.word	0x50014000
 8009a04:	40014400 	.word	0x40014400
 8009a08:	50014400 	.word	0x50014400
 8009a0c:	40014800 	.word	0x40014800
 8009a10:	50014800 	.word	0x50014800

08009a14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b087      	sub	sp, #28
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a1b      	ldr	r3, [r3, #32]
 8009a22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6a1b      	ldr	r3, [r3, #32]
 8009a28:	f023 0210 	bic.w	r2, r3, #16
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	699b      	ldr	r3, [r3, #24]
 8009a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	021b      	lsls	r3, r3, #8
 8009a56:	68fa      	ldr	r2, [r7, #12]
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	f023 0320 	bic.w	r3, r3, #32
 8009a62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	011b      	lsls	r3, r3, #4
 8009a6a:	697a      	ldr	r2, [r7, #20]
 8009a6c:	4313      	orrs	r3, r2
 8009a6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	4a36      	ldr	r2, [pc, #216]	@ (8009b4c <TIM_OC2_SetConfig+0x138>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d00b      	beq.n	8009a90 <TIM_OC2_SetConfig+0x7c>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	4a35      	ldr	r2, [pc, #212]	@ (8009b50 <TIM_OC2_SetConfig+0x13c>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d007      	beq.n	8009a90 <TIM_OC2_SetConfig+0x7c>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	4a34      	ldr	r2, [pc, #208]	@ (8009b54 <TIM_OC2_SetConfig+0x140>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d003      	beq.n	8009a90 <TIM_OC2_SetConfig+0x7c>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	4a33      	ldr	r2, [pc, #204]	@ (8009b58 <TIM_OC2_SetConfig+0x144>)
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d10d      	bne.n	8009aac <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	68db      	ldr	r3, [r3, #12]
 8009a9c:	011b      	lsls	r3, r3, #4
 8009a9e:	697a      	ldr	r2, [r7, #20]
 8009aa0:	4313      	orrs	r3, r2
 8009aa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009aa4:	697b      	ldr	r3, [r7, #20]
 8009aa6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009aaa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	4a27      	ldr	r2, [pc, #156]	@ (8009b4c <TIM_OC2_SetConfig+0x138>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d023      	beq.n	8009afc <TIM_OC2_SetConfig+0xe8>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	4a26      	ldr	r2, [pc, #152]	@ (8009b50 <TIM_OC2_SetConfig+0x13c>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d01f      	beq.n	8009afc <TIM_OC2_SetConfig+0xe8>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	4a25      	ldr	r2, [pc, #148]	@ (8009b54 <TIM_OC2_SetConfig+0x140>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d01b      	beq.n	8009afc <TIM_OC2_SetConfig+0xe8>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	4a24      	ldr	r2, [pc, #144]	@ (8009b58 <TIM_OC2_SetConfig+0x144>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d017      	beq.n	8009afc <TIM_OC2_SetConfig+0xe8>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	4a23      	ldr	r2, [pc, #140]	@ (8009b5c <TIM_OC2_SetConfig+0x148>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d013      	beq.n	8009afc <TIM_OC2_SetConfig+0xe8>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4a22      	ldr	r2, [pc, #136]	@ (8009b60 <TIM_OC2_SetConfig+0x14c>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d00f      	beq.n	8009afc <TIM_OC2_SetConfig+0xe8>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	4a21      	ldr	r2, [pc, #132]	@ (8009b64 <TIM_OC2_SetConfig+0x150>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d00b      	beq.n	8009afc <TIM_OC2_SetConfig+0xe8>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	4a20      	ldr	r2, [pc, #128]	@ (8009b68 <TIM_OC2_SetConfig+0x154>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d007      	beq.n	8009afc <TIM_OC2_SetConfig+0xe8>
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	4a1f      	ldr	r2, [pc, #124]	@ (8009b6c <TIM_OC2_SetConfig+0x158>)
 8009af0:	4293      	cmp	r3, r2
 8009af2:	d003      	beq.n	8009afc <TIM_OC2_SetConfig+0xe8>
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	4a1e      	ldr	r2, [pc, #120]	@ (8009b70 <TIM_OC2_SetConfig+0x15c>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d113      	bne.n	8009b24 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009b02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	695b      	ldr	r3, [r3, #20]
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	693a      	ldr	r2, [r7, #16]
 8009b14:	4313      	orrs	r3, r2
 8009b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	699b      	ldr	r3, [r3, #24]
 8009b1c:	009b      	lsls	r3, r3, #2
 8009b1e:	693a      	ldr	r2, [r7, #16]
 8009b20:	4313      	orrs	r3, r2
 8009b22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	693a      	ldr	r2, [r7, #16]
 8009b28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	68fa      	ldr	r2, [r7, #12]
 8009b2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	685a      	ldr	r2, [r3, #4]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	697a      	ldr	r2, [r7, #20]
 8009b3c:	621a      	str	r2, [r3, #32]
}
 8009b3e:	bf00      	nop
 8009b40:	371c      	adds	r7, #28
 8009b42:	46bd      	mov	sp, r7
 8009b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b48:	4770      	bx	lr
 8009b4a:	bf00      	nop
 8009b4c:	40012c00 	.word	0x40012c00
 8009b50:	50012c00 	.word	0x50012c00
 8009b54:	40013400 	.word	0x40013400
 8009b58:	50013400 	.word	0x50013400
 8009b5c:	40014000 	.word	0x40014000
 8009b60:	50014000 	.word	0x50014000
 8009b64:	40014400 	.word	0x40014400
 8009b68:	50014400 	.word	0x50014400
 8009b6c:	40014800 	.word	0x40014800
 8009b70:	50014800 	.word	0x50014800

08009b74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b087      	sub	sp, #28
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6a1b      	ldr	r3, [r3, #32]
 8009b82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6a1b      	ldr	r3, [r3, #32]
 8009b88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	69db      	ldr	r3, [r3, #28]
 8009b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ba2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	f023 0303 	bic.w	r3, r3, #3
 8009bae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	68fa      	ldr	r2, [r7, #12]
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009bc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	689b      	ldr	r3, [r3, #8]
 8009bc6:	021b      	lsls	r3, r3, #8
 8009bc8:	697a      	ldr	r2, [r7, #20]
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	4a35      	ldr	r2, [pc, #212]	@ (8009ca8 <TIM_OC3_SetConfig+0x134>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d00b      	beq.n	8009bee <TIM_OC3_SetConfig+0x7a>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	4a34      	ldr	r2, [pc, #208]	@ (8009cac <TIM_OC3_SetConfig+0x138>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d007      	beq.n	8009bee <TIM_OC3_SetConfig+0x7a>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	4a33      	ldr	r2, [pc, #204]	@ (8009cb0 <TIM_OC3_SetConfig+0x13c>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d003      	beq.n	8009bee <TIM_OC3_SetConfig+0x7a>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	4a32      	ldr	r2, [pc, #200]	@ (8009cb4 <TIM_OC3_SetConfig+0x140>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d10d      	bne.n	8009c0a <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009bee:	697b      	ldr	r3, [r7, #20]
 8009bf0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009bf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	68db      	ldr	r3, [r3, #12]
 8009bfa:	021b      	lsls	r3, r3, #8
 8009bfc:	697a      	ldr	r2, [r7, #20]
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009c08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	4a26      	ldr	r2, [pc, #152]	@ (8009ca8 <TIM_OC3_SetConfig+0x134>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d023      	beq.n	8009c5a <TIM_OC3_SetConfig+0xe6>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	4a25      	ldr	r2, [pc, #148]	@ (8009cac <TIM_OC3_SetConfig+0x138>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d01f      	beq.n	8009c5a <TIM_OC3_SetConfig+0xe6>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	4a24      	ldr	r2, [pc, #144]	@ (8009cb0 <TIM_OC3_SetConfig+0x13c>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d01b      	beq.n	8009c5a <TIM_OC3_SetConfig+0xe6>
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	4a23      	ldr	r2, [pc, #140]	@ (8009cb4 <TIM_OC3_SetConfig+0x140>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d017      	beq.n	8009c5a <TIM_OC3_SetConfig+0xe6>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	4a22      	ldr	r2, [pc, #136]	@ (8009cb8 <TIM_OC3_SetConfig+0x144>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d013      	beq.n	8009c5a <TIM_OC3_SetConfig+0xe6>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	4a21      	ldr	r2, [pc, #132]	@ (8009cbc <TIM_OC3_SetConfig+0x148>)
 8009c36:	4293      	cmp	r3, r2
 8009c38:	d00f      	beq.n	8009c5a <TIM_OC3_SetConfig+0xe6>
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	4a20      	ldr	r2, [pc, #128]	@ (8009cc0 <TIM_OC3_SetConfig+0x14c>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d00b      	beq.n	8009c5a <TIM_OC3_SetConfig+0xe6>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	4a1f      	ldr	r2, [pc, #124]	@ (8009cc4 <TIM_OC3_SetConfig+0x150>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d007      	beq.n	8009c5a <TIM_OC3_SetConfig+0xe6>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	4a1e      	ldr	r2, [pc, #120]	@ (8009cc8 <TIM_OC3_SetConfig+0x154>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d003      	beq.n	8009c5a <TIM_OC3_SetConfig+0xe6>
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	4a1d      	ldr	r2, [pc, #116]	@ (8009ccc <TIM_OC3_SetConfig+0x158>)
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d113      	bne.n	8009c82 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009c68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	695b      	ldr	r3, [r3, #20]
 8009c6e:	011b      	lsls	r3, r3, #4
 8009c70:	693a      	ldr	r2, [r7, #16]
 8009c72:	4313      	orrs	r3, r2
 8009c74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	699b      	ldr	r3, [r3, #24]
 8009c7a:	011b      	lsls	r3, r3, #4
 8009c7c:	693a      	ldr	r2, [r7, #16]
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	693a      	ldr	r2, [r7, #16]
 8009c86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	68fa      	ldr	r2, [r7, #12]
 8009c8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	685a      	ldr	r2, [r3, #4]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	697a      	ldr	r2, [r7, #20]
 8009c9a:	621a      	str	r2, [r3, #32]
}
 8009c9c:	bf00      	nop
 8009c9e:	371c      	adds	r7, #28
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr
 8009ca8:	40012c00 	.word	0x40012c00
 8009cac:	50012c00 	.word	0x50012c00
 8009cb0:	40013400 	.word	0x40013400
 8009cb4:	50013400 	.word	0x50013400
 8009cb8:	40014000 	.word	0x40014000
 8009cbc:	50014000 	.word	0x50014000
 8009cc0:	40014400 	.word	0x40014400
 8009cc4:	50014400 	.word	0x50014400
 8009cc8:	40014800 	.word	0x40014800
 8009ccc:	50014800 	.word	0x50014800

08009cd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b087      	sub	sp, #28
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
 8009cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6a1b      	ldr	r3, [r3, #32]
 8009cde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6a1b      	ldr	r3, [r3, #32]
 8009ce4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	685b      	ldr	r3, [r3, #4]
 8009cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	69db      	ldr	r3, [r3, #28]
 8009cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009cfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	021b      	lsls	r3, r3, #8
 8009d12:	68fa      	ldr	r2, [r7, #12]
 8009d14:	4313      	orrs	r3, r2
 8009d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009d1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	689b      	ldr	r3, [r3, #8]
 8009d24:	031b      	lsls	r3, r3, #12
 8009d26:	697a      	ldr	r2, [r7, #20]
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	4a36      	ldr	r2, [pc, #216]	@ (8009e08 <TIM_OC4_SetConfig+0x138>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d00b      	beq.n	8009d4c <TIM_OC4_SetConfig+0x7c>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	4a35      	ldr	r2, [pc, #212]	@ (8009e0c <TIM_OC4_SetConfig+0x13c>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d007      	beq.n	8009d4c <TIM_OC4_SetConfig+0x7c>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	4a34      	ldr	r2, [pc, #208]	@ (8009e10 <TIM_OC4_SetConfig+0x140>)
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d003      	beq.n	8009d4c <TIM_OC4_SetConfig+0x7c>
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	4a33      	ldr	r2, [pc, #204]	@ (8009e14 <TIM_OC4_SetConfig+0x144>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d10d      	bne.n	8009d68 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009d4c:	697b      	ldr	r3, [r7, #20]
 8009d4e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009d52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	68db      	ldr	r3, [r3, #12]
 8009d58:	031b      	lsls	r3, r3, #12
 8009d5a:	697a      	ldr	r2, [r7, #20]
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009d66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	4a27      	ldr	r2, [pc, #156]	@ (8009e08 <TIM_OC4_SetConfig+0x138>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d023      	beq.n	8009db8 <TIM_OC4_SetConfig+0xe8>
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	4a26      	ldr	r2, [pc, #152]	@ (8009e0c <TIM_OC4_SetConfig+0x13c>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d01f      	beq.n	8009db8 <TIM_OC4_SetConfig+0xe8>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	4a25      	ldr	r2, [pc, #148]	@ (8009e10 <TIM_OC4_SetConfig+0x140>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d01b      	beq.n	8009db8 <TIM_OC4_SetConfig+0xe8>
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	4a24      	ldr	r2, [pc, #144]	@ (8009e14 <TIM_OC4_SetConfig+0x144>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d017      	beq.n	8009db8 <TIM_OC4_SetConfig+0xe8>
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	4a23      	ldr	r2, [pc, #140]	@ (8009e18 <TIM_OC4_SetConfig+0x148>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d013      	beq.n	8009db8 <TIM_OC4_SetConfig+0xe8>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	4a22      	ldr	r2, [pc, #136]	@ (8009e1c <TIM_OC4_SetConfig+0x14c>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d00f      	beq.n	8009db8 <TIM_OC4_SetConfig+0xe8>
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	4a21      	ldr	r2, [pc, #132]	@ (8009e20 <TIM_OC4_SetConfig+0x150>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d00b      	beq.n	8009db8 <TIM_OC4_SetConfig+0xe8>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	4a20      	ldr	r2, [pc, #128]	@ (8009e24 <TIM_OC4_SetConfig+0x154>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d007      	beq.n	8009db8 <TIM_OC4_SetConfig+0xe8>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4a1f      	ldr	r2, [pc, #124]	@ (8009e28 <TIM_OC4_SetConfig+0x158>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d003      	beq.n	8009db8 <TIM_OC4_SetConfig+0xe8>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a1e      	ldr	r2, [pc, #120]	@ (8009e2c <TIM_OC4_SetConfig+0x15c>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d113      	bne.n	8009de0 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009db8:	693b      	ldr	r3, [r7, #16]
 8009dba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009dbe:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009dc6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	695b      	ldr	r3, [r3, #20]
 8009dcc:	019b      	lsls	r3, r3, #6
 8009dce:	693a      	ldr	r2, [r7, #16]
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	699b      	ldr	r3, [r3, #24]
 8009dd8:	019b      	lsls	r3, r3, #6
 8009dda:	693a      	ldr	r2, [r7, #16]
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	693a      	ldr	r2, [r7, #16]
 8009de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	68fa      	ldr	r2, [r7, #12]
 8009dea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	685a      	ldr	r2, [r3, #4]
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	697a      	ldr	r2, [r7, #20]
 8009df8:	621a      	str	r2, [r3, #32]
}
 8009dfa:	bf00      	nop
 8009dfc:	371c      	adds	r7, #28
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e04:	4770      	bx	lr
 8009e06:	bf00      	nop
 8009e08:	40012c00 	.word	0x40012c00
 8009e0c:	50012c00 	.word	0x50012c00
 8009e10:	40013400 	.word	0x40013400
 8009e14:	50013400 	.word	0x50013400
 8009e18:	40014000 	.word	0x40014000
 8009e1c:	50014000 	.word	0x50014000
 8009e20:	40014400 	.word	0x40014400
 8009e24:	50014400 	.word	0x50014400
 8009e28:	40014800 	.word	0x40014800
 8009e2c:	50014800 	.word	0x50014800

08009e30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b087      	sub	sp, #28
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6a1b      	ldr	r3, [r3, #32]
 8009e3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6a1b      	ldr	r3, [r3, #32]
 8009e44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	685b      	ldr	r3, [r3, #4]
 8009e50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009e74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	689b      	ldr	r3, [r3, #8]
 8009e7a:	041b      	lsls	r3, r3, #16
 8009e7c:	693a      	ldr	r2, [r7, #16]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	4a21      	ldr	r2, [pc, #132]	@ (8009f0c <TIM_OC5_SetConfig+0xdc>)
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d023      	beq.n	8009ed2 <TIM_OC5_SetConfig+0xa2>
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	4a20      	ldr	r2, [pc, #128]	@ (8009f10 <TIM_OC5_SetConfig+0xe0>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d01f      	beq.n	8009ed2 <TIM_OC5_SetConfig+0xa2>
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	4a1f      	ldr	r2, [pc, #124]	@ (8009f14 <TIM_OC5_SetConfig+0xe4>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d01b      	beq.n	8009ed2 <TIM_OC5_SetConfig+0xa2>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	4a1e      	ldr	r2, [pc, #120]	@ (8009f18 <TIM_OC5_SetConfig+0xe8>)
 8009e9e:	4293      	cmp	r3, r2
 8009ea0:	d017      	beq.n	8009ed2 <TIM_OC5_SetConfig+0xa2>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	4a1d      	ldr	r2, [pc, #116]	@ (8009f1c <TIM_OC5_SetConfig+0xec>)
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d013      	beq.n	8009ed2 <TIM_OC5_SetConfig+0xa2>
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	4a1c      	ldr	r2, [pc, #112]	@ (8009f20 <TIM_OC5_SetConfig+0xf0>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d00f      	beq.n	8009ed2 <TIM_OC5_SetConfig+0xa2>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8009f24 <TIM_OC5_SetConfig+0xf4>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d00b      	beq.n	8009ed2 <TIM_OC5_SetConfig+0xa2>
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	4a1a      	ldr	r2, [pc, #104]	@ (8009f28 <TIM_OC5_SetConfig+0xf8>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d007      	beq.n	8009ed2 <TIM_OC5_SetConfig+0xa2>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	4a19      	ldr	r2, [pc, #100]	@ (8009f2c <TIM_OC5_SetConfig+0xfc>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d003      	beq.n	8009ed2 <TIM_OC5_SetConfig+0xa2>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	4a18      	ldr	r2, [pc, #96]	@ (8009f30 <TIM_OC5_SetConfig+0x100>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d109      	bne.n	8009ee6 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ed8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	695b      	ldr	r3, [r3, #20]
 8009ede:	021b      	lsls	r3, r3, #8
 8009ee0:	697a      	ldr	r2, [r7, #20]
 8009ee2:	4313      	orrs	r3, r2
 8009ee4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	697a      	ldr	r2, [r7, #20]
 8009eea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	68fa      	ldr	r2, [r7, #12]
 8009ef0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	693a      	ldr	r2, [r7, #16]
 8009efe:	621a      	str	r2, [r3, #32]
}
 8009f00:	bf00      	nop
 8009f02:	371c      	adds	r7, #28
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr
 8009f0c:	40012c00 	.word	0x40012c00
 8009f10:	50012c00 	.word	0x50012c00
 8009f14:	40013400 	.word	0x40013400
 8009f18:	50013400 	.word	0x50013400
 8009f1c:	40014000 	.word	0x40014000
 8009f20:	50014000 	.word	0x50014000
 8009f24:	40014400 	.word	0x40014400
 8009f28:	50014400 	.word	0x50014400
 8009f2c:	40014800 	.word	0x40014800
 8009f30:	50014800 	.word	0x50014800

08009f34 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b087      	sub	sp, #28
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6a1b      	ldr	r3, [r3, #32]
 8009f42:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6a1b      	ldr	r3, [r3, #32]
 8009f48:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009f62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	021b      	lsls	r3, r3, #8
 8009f6e:	68fa      	ldr	r2, [r7, #12]
 8009f70:	4313      	orrs	r3, r2
 8009f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009f7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	051b      	lsls	r3, r3, #20
 8009f82:	693a      	ldr	r2, [r7, #16]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	4a22      	ldr	r2, [pc, #136]	@ (800a014 <TIM_OC6_SetConfig+0xe0>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d023      	beq.n	8009fd8 <TIM_OC6_SetConfig+0xa4>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	4a21      	ldr	r2, [pc, #132]	@ (800a018 <TIM_OC6_SetConfig+0xe4>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d01f      	beq.n	8009fd8 <TIM_OC6_SetConfig+0xa4>
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	4a20      	ldr	r2, [pc, #128]	@ (800a01c <TIM_OC6_SetConfig+0xe8>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d01b      	beq.n	8009fd8 <TIM_OC6_SetConfig+0xa4>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	4a1f      	ldr	r2, [pc, #124]	@ (800a020 <TIM_OC6_SetConfig+0xec>)
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d017      	beq.n	8009fd8 <TIM_OC6_SetConfig+0xa4>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	4a1e      	ldr	r2, [pc, #120]	@ (800a024 <TIM_OC6_SetConfig+0xf0>)
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d013      	beq.n	8009fd8 <TIM_OC6_SetConfig+0xa4>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	4a1d      	ldr	r2, [pc, #116]	@ (800a028 <TIM_OC6_SetConfig+0xf4>)
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	d00f      	beq.n	8009fd8 <TIM_OC6_SetConfig+0xa4>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	4a1c      	ldr	r2, [pc, #112]	@ (800a02c <TIM_OC6_SetConfig+0xf8>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d00b      	beq.n	8009fd8 <TIM_OC6_SetConfig+0xa4>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	4a1b      	ldr	r2, [pc, #108]	@ (800a030 <TIM_OC6_SetConfig+0xfc>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d007      	beq.n	8009fd8 <TIM_OC6_SetConfig+0xa4>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	4a1a      	ldr	r2, [pc, #104]	@ (800a034 <TIM_OC6_SetConfig+0x100>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d003      	beq.n	8009fd8 <TIM_OC6_SetConfig+0xa4>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	4a19      	ldr	r2, [pc, #100]	@ (800a038 <TIM_OC6_SetConfig+0x104>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d109      	bne.n	8009fec <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009fde:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	695b      	ldr	r3, [r3, #20]
 8009fe4:	029b      	lsls	r3, r3, #10
 8009fe6:	697a      	ldr	r2, [r7, #20]
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	697a      	ldr	r2, [r7, #20]
 8009ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	68fa      	ldr	r2, [r7, #12]
 8009ff6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	685a      	ldr	r2, [r3, #4]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	693a      	ldr	r2, [r7, #16]
 800a004:	621a      	str	r2, [r3, #32]
}
 800a006:	bf00      	nop
 800a008:	371c      	adds	r7, #28
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	4770      	bx	lr
 800a012:	bf00      	nop
 800a014:	40012c00 	.word	0x40012c00
 800a018:	50012c00 	.word	0x50012c00
 800a01c:	40013400 	.word	0x40013400
 800a020:	50013400 	.word	0x50013400
 800a024:	40014000 	.word	0x40014000
 800a028:	50014000 	.word	0x50014000
 800a02c:	40014400 	.word	0x40014400
 800a030:	50014400 	.word	0x50014400
 800a034:	40014800 	.word	0x40014800
 800a038:	50014800 	.word	0x50014800

0800a03c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b085      	sub	sp, #20
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a04c:	2b01      	cmp	r3, #1
 800a04e:	d101      	bne.n	800a054 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a050:	2302      	movs	r3, #2
 800a052:	e0a1      	b.n	800a198 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2201      	movs	r2, #1
 800a058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2202      	movs	r2, #2
 800a060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	4a4a      	ldr	r2, [pc, #296]	@ (800a1a4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d00e      	beq.n	800a09c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	4a49      	ldr	r2, [pc, #292]	@ (800a1a8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d009      	beq.n	800a09c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4a47      	ldr	r2, [pc, #284]	@ (800a1ac <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d004      	beq.n	800a09c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	4a46      	ldr	r2, [pc, #280]	@ (800a1b0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d108      	bne.n	800a0ae <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a0a2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	685b      	ldr	r3, [r3, #4]
 800a0a8:	68fa      	ldr	r2, [r7, #12]
 800a0aa:	4313      	orrs	r3, r2
 800a0ac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a0b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	68fa      	ldr	r2, [r7, #12]
 800a0c0:	4313      	orrs	r3, r2
 800a0c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	68fa      	ldr	r2, [r7, #12]
 800a0ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	4a34      	ldr	r2, [pc, #208]	@ (800a1a4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a0d2:	4293      	cmp	r3, r2
 800a0d4:	d04a      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4a33      	ldr	r2, [pc, #204]	@ (800a1a8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d045      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0e8:	d040      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0f2:	d03b      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4a2e      	ldr	r2, [pc, #184]	@ (800a1b4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d036      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4a2d      	ldr	r2, [pc, #180]	@ (800a1b8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d031      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	4a2b      	ldr	r2, [pc, #172]	@ (800a1bc <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d02c      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4a2a      	ldr	r2, [pc, #168]	@ (800a1c0 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	d027      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a28      	ldr	r2, [pc, #160]	@ (800a1c4 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d022      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a27      	ldr	r2, [pc, #156]	@ (800a1c8 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d01d      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	4a1d      	ldr	r2, [pc, #116]	@ (800a1ac <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a136:	4293      	cmp	r3, r2
 800a138:	d018      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a1c      	ldr	r2, [pc, #112]	@ (800a1b0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d013      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	4a20      	ldr	r2, [pc, #128]	@ (800a1cc <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800a14a:	4293      	cmp	r3, r2
 800a14c:	d00e      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	4a1f      	ldr	r2, [pc, #124]	@ (800a1d0 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d009      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a1d      	ldr	r2, [pc, #116]	@ (800a1d4 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d004      	beq.n	800a16c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4a1c      	ldr	r2, [pc, #112]	@ (800a1d8 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d10c      	bne.n	800a186 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a172:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	689b      	ldr	r3, [r3, #8]
 800a178:	68ba      	ldr	r2, [r7, #8]
 800a17a:	4313      	orrs	r3, r2
 800a17c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	68ba      	ldr	r2, [r7, #8]
 800a184:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2201      	movs	r2, #1
 800a18a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2200      	movs	r2, #0
 800a192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a196:	2300      	movs	r3, #0
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3714      	adds	r7, #20
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr
 800a1a4:	40012c00 	.word	0x40012c00
 800a1a8:	50012c00 	.word	0x50012c00
 800a1ac:	40013400 	.word	0x40013400
 800a1b0:	50013400 	.word	0x50013400
 800a1b4:	40000400 	.word	0x40000400
 800a1b8:	50000400 	.word	0x50000400
 800a1bc:	40000800 	.word	0x40000800
 800a1c0:	50000800 	.word	0x50000800
 800a1c4:	40000c00 	.word	0x40000c00
 800a1c8:	50000c00 	.word	0x50000c00
 800a1cc:	40001800 	.word	0x40001800
 800a1d0:	50001800 	.word	0x50001800
 800a1d4:	40014000 	.word	0x40014000
 800a1d8:	50014000 	.word	0x50014000

0800a1dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b085      	sub	sp, #20
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a1f0:	2b01      	cmp	r3, #1
 800a1f2:	d101      	bne.n	800a1f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a1f4:	2302      	movs	r3, #2
 800a1f6:	e07d      	b.n	800a2f4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2201      	movs	r2, #1
 800a1fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	68db      	ldr	r3, [r3, #12]
 800a20a:	4313      	orrs	r3, r2
 800a20c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	689b      	ldr	r3, [r3, #8]
 800a218:	4313      	orrs	r3, r2
 800a21a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	4313      	orrs	r3, r2
 800a228:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4313      	orrs	r3, r2
 800a236:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	691b      	ldr	r3, [r3, #16]
 800a242:	4313      	orrs	r3, r2
 800a244:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	695b      	ldr	r3, [r3, #20]
 800a250:	4313      	orrs	r3, r2
 800a252:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a25e:	4313      	orrs	r3, r2
 800a260:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	699b      	ldr	r3, [r3, #24]
 800a26c:	041b      	lsls	r3, r3, #16
 800a26e:	4313      	orrs	r3, r2
 800a270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	69db      	ldr	r3, [r3, #28]
 800a27c:	4313      	orrs	r3, r2
 800a27e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	4a1e      	ldr	r2, [pc, #120]	@ (800a300 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d00e      	beq.n	800a2a8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	4a1d      	ldr	r2, [pc, #116]	@ (800a304 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d009      	beq.n	800a2a8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	4a1b      	ldr	r2, [pc, #108]	@ (800a308 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800a29a:	4293      	cmp	r3, r2
 800a29c:	d004      	beq.n	800a2a8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	4a1a      	ldr	r2, [pc, #104]	@ (800a30c <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d11c      	bne.n	800a2e2 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2b2:	051b      	lsls	r3, r3, #20
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	6a1b      	ldr	r3, [r3, #32]
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2de:	4313      	orrs	r3, r2
 800a2e0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	68fa      	ldr	r2, [r7, #12]
 800a2e8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a2f2:	2300      	movs	r3, #0
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3714      	adds	r7, #20
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fe:	4770      	bx	lr
 800a300:	40012c00 	.word	0x40012c00
 800a304:	50012c00 	.word	0x50012c00
 800a308:	40013400 	.word	0x40013400
 800a30c:	50013400 	.word	0x50013400

0800a310 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b082      	sub	sp, #8
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d101      	bne.n	800a322 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a31e:	2301      	movs	r3, #1
 800a320:	e042      	b.n	800a3a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d106      	bne.n	800a33a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2200      	movs	r2, #0
 800a330:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f7f8 f853 	bl	80023e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2224      	movs	r2, #36	@ 0x24
 800a33e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	681a      	ldr	r2, [r3, #0]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f022 0201 	bic.w	r2, r2, #1
 800a350:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a356:	2b00      	cmp	r3, #0
 800a358:	d002      	beq.n	800a360 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f000 fe24 	bl	800afa8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f000 fc33 	bl	800abcc <UART_SetConfig>
 800a366:	4603      	mov	r3, r0
 800a368:	2b01      	cmp	r3, #1
 800a36a:	d101      	bne.n	800a370 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a36c:	2301      	movs	r3, #1
 800a36e:	e01b      	b.n	800a3a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	685a      	ldr	r2, [r3, #4]
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a37e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	689a      	ldr	r2, [r3, #8]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a38e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	681a      	ldr	r2, [r3, #0]
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f042 0201 	orr.w	r2, r2, #1
 800a39e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f000 fea3 	bl	800b0ec <UART_CheckIdleState>
 800a3a6:	4603      	mov	r3, r0
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3708      	adds	r7, #8
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b08a      	sub	sp, #40	@ 0x28
 800a3b4:	af02      	add	r7, sp, #8
 800a3b6:	60f8      	str	r0, [r7, #12]
 800a3b8:	60b9      	str	r1, [r7, #8]
 800a3ba:	603b      	str	r3, [r7, #0]
 800a3bc:	4613      	mov	r3, r2
 800a3be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3c6:	2b20      	cmp	r3, #32
 800a3c8:	f040 808b 	bne.w	800a4e2 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d002      	beq.n	800a3d8 <HAL_UART_Transmit+0x28>
 800a3d2:	88fb      	ldrh	r3, [r7, #6]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d101      	bne.n	800a3dc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e083      	b.n	800a4e4 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	689b      	ldr	r3, [r3, #8]
 800a3e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3e6:	2b80      	cmp	r3, #128	@ 0x80
 800a3e8:	d107      	bne.n	800a3fa <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	689a      	ldr	r2, [r3, #8]
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a3f8:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2221      	movs	r2, #33	@ 0x21
 800a406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a40a:	f7f8 fad7 	bl	80029bc <HAL_GetTick>
 800a40e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	88fa      	ldrh	r2, [r7, #6]
 800a414:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	88fa      	ldrh	r2, [r7, #6]
 800a41c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	689b      	ldr	r3, [r3, #8]
 800a424:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a428:	d108      	bne.n	800a43c <HAL_UART_Transmit+0x8c>
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	691b      	ldr	r3, [r3, #16]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d104      	bne.n	800a43c <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800a432:	2300      	movs	r3, #0
 800a434:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	61bb      	str	r3, [r7, #24]
 800a43a:	e003      	b.n	800a444 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a440:	2300      	movs	r3, #0
 800a442:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a444:	e030      	b.n	800a4a8 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	9300      	str	r3, [sp, #0]
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	2200      	movs	r2, #0
 800a44e:	2180      	movs	r1, #128	@ 0x80
 800a450:	68f8      	ldr	r0, [r7, #12]
 800a452:	f000 fef5 	bl	800b240 <UART_WaitOnFlagUntilTimeout>
 800a456:	4603      	mov	r3, r0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d005      	beq.n	800a468 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	2220      	movs	r2, #32
 800a460:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a464:	2303      	movs	r3, #3
 800a466:	e03d      	b.n	800a4e4 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800a468:	69fb      	ldr	r3, [r7, #28]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d10b      	bne.n	800a486 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a46e:	69bb      	ldr	r3, [r7, #24]
 800a470:	881b      	ldrh	r3, [r3, #0]
 800a472:	461a      	mov	r2, r3
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a47c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a47e:	69bb      	ldr	r3, [r7, #24]
 800a480:	3302      	adds	r3, #2
 800a482:	61bb      	str	r3, [r7, #24]
 800a484:	e007      	b.n	800a496 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a486:	69fb      	ldr	r3, [r7, #28]
 800a488:	781a      	ldrb	r2, [r3, #0]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a490:	69fb      	ldr	r3, [r7, #28]
 800a492:	3301      	adds	r3, #1
 800a494:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a49c:	b29b      	uxth	r3, r3
 800a49e:	3b01      	subs	r3, #1
 800a4a0:	b29a      	uxth	r2, r3
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a4ae:	b29b      	uxth	r3, r3
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d1c8      	bne.n	800a446 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	9300      	str	r3, [sp, #0]
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	2140      	movs	r1, #64	@ 0x40
 800a4be:	68f8      	ldr	r0, [r7, #12]
 800a4c0:	f000 febe 	bl	800b240 <UART_WaitOnFlagUntilTimeout>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d005      	beq.n	800a4d6 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	2220      	movs	r2, #32
 800a4ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a4d2:	2303      	movs	r3, #3
 800a4d4:	e006      	b.n	800a4e4 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	2220      	movs	r2, #32
 800a4da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	e000      	b.n	800a4e4 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800a4e2:	2302      	movs	r3, #2
  }
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3720      	adds	r7, #32
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}

0800a4ec <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b08a      	sub	sp, #40	@ 0x28
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	60f8      	str	r0, [r7, #12]
 800a4f4:	60b9      	str	r1, [r7, #8]
 800a4f6:	4613      	mov	r3, r2
 800a4f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a500:	2b20      	cmp	r3, #32
 800a502:	d14b      	bne.n	800a59c <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d002      	beq.n	800a510 <HAL_UART_Receive_IT+0x24>
 800a50a:	88fb      	ldrh	r3, [r7, #6]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d101      	bne.n	800a514 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a510:	2301      	movs	r3, #1
 800a512:	e044      	b.n	800a59e <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	2200      	movs	r2, #0
 800a518:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a524:	2b40      	cmp	r3, #64	@ 0x40
 800a526:	d107      	bne.n	800a538 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	689a      	ldr	r2, [r3, #8]
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a536:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a1a      	ldr	r2, [pc, #104]	@ (800a5a8 <HAL_UART_Receive_IT+0xbc>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d024      	beq.n	800a58c <HAL_UART_Receive_IT+0xa0>
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4a19      	ldr	r2, [pc, #100]	@ (800a5ac <HAL_UART_Receive_IT+0xc0>)
 800a548:	4293      	cmp	r3, r2
 800a54a:	d01f      	beq.n	800a58c <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	685b      	ldr	r3, [r3, #4]
 800a552:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a556:	2b00      	cmp	r3, #0
 800a558:	d018      	beq.n	800a58c <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	e853 3f00 	ldrex	r3, [r3]
 800a566:	613b      	str	r3, [r7, #16]
   return(result);
 800a568:	693b      	ldr	r3, [r7, #16]
 800a56a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a56e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	461a      	mov	r2, r3
 800a576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a578:	623b      	str	r3, [r7, #32]
 800a57a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a57c:	69f9      	ldr	r1, [r7, #28]
 800a57e:	6a3a      	ldr	r2, [r7, #32]
 800a580:	e841 2300 	strex	r3, r2, [r1]
 800a584:	61bb      	str	r3, [r7, #24]
   return(result);
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d1e6      	bne.n	800a55a <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a58c:	88fb      	ldrh	r3, [r7, #6]
 800a58e:	461a      	mov	r2, r3
 800a590:	68b9      	ldr	r1, [r7, #8]
 800a592:	68f8      	ldr	r0, [r7, #12]
 800a594:	f000 fec2 	bl	800b31c <UART_Start_Receive_IT>
 800a598:	4603      	mov	r3, r0
 800a59a:	e000      	b.n	800a59e <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800a59c:	2302      	movs	r3, #2
  }
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3728      	adds	r7, #40	@ 0x28
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
 800a5a6:	bf00      	nop
 800a5a8:	44002400 	.word	0x44002400
 800a5ac:	54002400 	.word	0x54002400

0800a5b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b0ae      	sub	sp, #184	@ 0xb8
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	69db      	ldr	r3, [r3, #28]
 800a5be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	689b      	ldr	r3, [r3, #8]
 800a5d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a5d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a5da:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a5de:	4013      	ands	r3, r2
 800a5e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800a5e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d11b      	bne.n	800a624 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a5ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a5f0:	f003 0320 	and.w	r3, r3, #32
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d015      	beq.n	800a624 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a5f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a5fc:	f003 0320 	and.w	r3, r3, #32
 800a600:	2b00      	cmp	r3, #0
 800a602:	d105      	bne.n	800a610 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a604:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d009      	beq.n	800a624 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a614:	2b00      	cmp	r3, #0
 800a616:	f000 82ac 	beq.w	800ab72 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	4798      	blx	r3
      }
      return;
 800a622:	e2a6      	b.n	800ab72 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a624:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a628:	2b00      	cmp	r3, #0
 800a62a:	f000 80fd 	beq.w	800a828 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a62e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a632:	4b7a      	ldr	r3, [pc, #488]	@ (800a81c <HAL_UART_IRQHandler+0x26c>)
 800a634:	4013      	ands	r3, r2
 800a636:	2b00      	cmp	r3, #0
 800a638:	d106      	bne.n	800a648 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a63a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a63e:	4b78      	ldr	r3, [pc, #480]	@ (800a820 <HAL_UART_IRQHandler+0x270>)
 800a640:	4013      	ands	r3, r2
 800a642:	2b00      	cmp	r3, #0
 800a644:	f000 80f0 	beq.w	800a828 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a648:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a64c:	f003 0301 	and.w	r3, r3, #1
 800a650:	2b00      	cmp	r3, #0
 800a652:	d011      	beq.n	800a678 <HAL_UART_IRQHandler+0xc8>
 800a654:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d00b      	beq.n	800a678 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2201      	movs	r2, #1
 800a666:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a66e:	f043 0201 	orr.w	r2, r3, #1
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a678:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a67c:	f003 0302 	and.w	r3, r3, #2
 800a680:	2b00      	cmp	r3, #0
 800a682:	d011      	beq.n	800a6a8 <HAL_UART_IRQHandler+0xf8>
 800a684:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a688:	f003 0301 	and.w	r3, r3, #1
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d00b      	beq.n	800a6a8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	2202      	movs	r2, #2
 800a696:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a69e:	f043 0204 	orr.w	r2, r3, #4
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a6a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a6ac:	f003 0304 	and.w	r3, r3, #4
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d011      	beq.n	800a6d8 <HAL_UART_IRQHandler+0x128>
 800a6b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6b8:	f003 0301 	and.w	r3, r3, #1
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d00b      	beq.n	800a6d8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	2204      	movs	r2, #4
 800a6c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6ce:	f043 0202 	orr.w	r2, r3, #2
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a6d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a6dc:	f003 0308 	and.w	r3, r3, #8
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d017      	beq.n	800a714 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a6e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a6e8:	f003 0320 	and.w	r3, r3, #32
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d105      	bne.n	800a6fc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a6f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a6f4:	4b49      	ldr	r3, [pc, #292]	@ (800a81c <HAL_UART_IRQHandler+0x26c>)
 800a6f6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d00b      	beq.n	800a714 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	2208      	movs	r2, #8
 800a702:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a70a:	f043 0208 	orr.w	r2, r3, #8
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a714:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a718:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d012      	beq.n	800a746 <HAL_UART_IRQHandler+0x196>
 800a720:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a724:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d00c      	beq.n	800a746 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a734:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a73c:	f043 0220 	orr.w	r2, r3, #32
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	f000 8212 	beq.w	800ab76 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a752:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a756:	f003 0320 	and.w	r3, r3, #32
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d013      	beq.n	800a786 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a75e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a762:	f003 0320 	and.w	r3, r3, #32
 800a766:	2b00      	cmp	r3, #0
 800a768:	d105      	bne.n	800a776 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a76a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a76e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a772:	2b00      	cmp	r3, #0
 800a774:	d007      	beq.n	800a786 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d003      	beq.n	800a786 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a78c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	689b      	ldr	r3, [r3, #8]
 800a796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a79a:	2b40      	cmp	r3, #64	@ 0x40
 800a79c:	d005      	beq.n	800a7aa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a79e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a7a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d02e      	beq.n	800a808 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f000 fed8 	bl	800b560 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	689b      	ldr	r3, [r3, #8]
 800a7b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7ba:	2b40      	cmp	r3, #64	@ 0x40
 800a7bc:	d120      	bne.n	800a800 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d017      	beq.n	800a7f8 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7ce:	4a15      	ldr	r2, [pc, #84]	@ (800a824 <HAL_UART_IRQHandler+0x274>)
 800a7d0:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7d8:	4618      	mov	r0, r3
 800a7da:	f7f8 fb2b 	bl	8002e34 <HAL_DMA_Abort_IT>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d019      	beq.n	800a818 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a7f2:	4610      	mov	r0, r2
 800a7f4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7f6:	e00f      	b.n	800a818 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f000 f9d1 	bl	800aba0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7fe:	e00b      	b.n	800a818 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f000 f9cd 	bl	800aba0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a806:	e007      	b.n	800a818 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f000 f9c9 	bl	800aba0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2200      	movs	r2, #0
 800a812:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a816:	e1ae      	b.n	800ab76 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a818:	bf00      	nop
    return;
 800a81a:	e1ac      	b.n	800ab76 <HAL_UART_IRQHandler+0x5c6>
 800a81c:	10000001 	.word	0x10000001
 800a820:	04000120 	.word	0x04000120
 800a824:	0800b62d 	.word	0x0800b62d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a82c:	2b01      	cmp	r3, #1
 800a82e:	f040 8142 	bne.w	800aab6 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a832:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a836:	f003 0310 	and.w	r3, r3, #16
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	f000 813b 	beq.w	800aab6 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a840:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a844:	f003 0310 	and.w	r3, r3, #16
 800a848:	2b00      	cmp	r3, #0
 800a84a:	f000 8134 	beq.w	800aab6 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	2210      	movs	r2, #16
 800a854:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	689b      	ldr	r3, [r3, #8]
 800a85c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a860:	2b40      	cmp	r3, #64	@ 0x40
 800a862:	f040 80aa 	bne.w	800a9ba <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a870:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800a874:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a878:	2b00      	cmp	r3, #0
 800a87a:	f000 8084 	beq.w	800a986 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a884:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800a888:	429a      	cmp	r2, r3
 800a88a:	d27c      	bcs.n	800a986 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800a892:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a89c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a89e:	2b81      	cmp	r3, #129	@ 0x81
 800a8a0:	d060      	beq.n	800a964 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a8aa:	e853 3f00 	ldrex	r3, [r3]
 800a8ae:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a8b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a8b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a8b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	461a      	mov	r2, r3
 800a8c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a8c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a8c8:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ca:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a8cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a8d0:	e841 2300 	strex	r3, r2, [r1]
 800a8d4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a8d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d1e2      	bne.n	800a8a2 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	3308      	adds	r3, #8
 800a8e2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a8e6:	e853 3f00 	ldrex	r3, [r3]
 800a8ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a8ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a8ee:	f023 0301 	bic.w	r3, r3, #1
 800a8f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	3308      	adds	r3, #8
 800a8fc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a900:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a902:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a904:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a906:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a908:	e841 2300 	strex	r3, r2, [r1]
 800a90c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a90e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a910:	2b00      	cmp	r3, #0
 800a912:	d1e3      	bne.n	800a8dc <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2220      	movs	r2, #32
 800a918:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2200      	movs	r2, #0
 800a920:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a928:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a92a:	e853 3f00 	ldrex	r3, [r3]
 800a92e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a930:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a932:	f023 0310 	bic.w	r3, r3, #16
 800a936:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	461a      	mov	r2, r3
 800a940:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a944:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a946:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a948:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a94a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a94c:	e841 2300 	strex	r3, r2, [r1]
 800a950:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a952:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a954:	2b00      	cmp	r3, #0
 800a956:	d1e4      	bne.n	800a922 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a95e:	4618      	mov	r0, r3
 800a960:	f7f8 f9ec 	bl	8002d3c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2202      	movs	r2, #2
 800a968:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a976:	b29b      	uxth	r3, r3
 800a978:	1ad3      	subs	r3, r2, r3
 800a97a:	b29b      	uxth	r3, r3
 800a97c:	4619      	mov	r1, r3
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 f918 	bl	800abb4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a984:	e0f9      	b.n	800ab7a <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a98c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800a990:	429a      	cmp	r2, r3
 800a992:	f040 80f2 	bne.w	800ab7a <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a99c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a99e:	2b81      	cmp	r3, #129	@ 0x81
 800a9a0:	f040 80eb 	bne.w	800ab7a <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2202      	movs	r2, #2
 800a9a8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	f000 f8fe 	bl	800abb4 <HAL_UARTEx_RxEventCallback>
      return;
 800a9b8:	e0df      	b.n	800ab7a <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	1ad3      	subs	r3, r2, r3
 800a9ca:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a9d4:	b29b      	uxth	r3, r3
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	f000 80d1 	beq.w	800ab7e <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800a9dc:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	f000 80cc 	beq.w	800ab7e <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ee:	e853 3f00 	ldrex	r3, [r3]
 800a9f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a9f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a9fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	461a      	mov	r2, r3
 800aa04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa08:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa0a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aa0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aa10:	e841 2300 	strex	r3, r2, [r1]
 800aa14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aa16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d1e4      	bne.n	800a9e6 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	3308      	adds	r3, #8
 800aa22:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa26:	e853 3f00 	ldrex	r3, [r3]
 800aa2a:	623b      	str	r3, [r7, #32]
   return(result);
 800aa2c:	6a3b      	ldr	r3, [r7, #32]
 800aa2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa32:	f023 0301 	bic.w	r3, r3, #1
 800aa36:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	3308      	adds	r3, #8
 800aa40:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800aa44:	633a      	str	r2, [r7, #48]	@ 0x30
 800aa46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa4c:	e841 2300 	strex	r3, r2, [r1]
 800aa50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aa52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d1e1      	bne.n	800aa1c <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2220      	movs	r2, #32
 800aa5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2200      	movs	r2, #0
 800aa64:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2200      	movs	r2, #0
 800aa6a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	e853 3f00 	ldrex	r3, [r3]
 800aa78:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f023 0310 	bic.w	r3, r3, #16
 800aa80:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	461a      	mov	r2, r3
 800aa8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800aa8e:	61fb      	str	r3, [r7, #28]
 800aa90:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa92:	69b9      	ldr	r1, [r7, #24]
 800aa94:	69fa      	ldr	r2, [r7, #28]
 800aa96:	e841 2300 	strex	r3, r2, [r1]
 800aa9a:	617b      	str	r3, [r7, #20]
   return(result);
 800aa9c:	697b      	ldr	r3, [r7, #20]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d1e4      	bne.n	800aa6c <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2202      	movs	r2, #2
 800aaa6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800aaa8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800aaac:	4619      	mov	r1, r3
 800aaae:	6878      	ldr	r0, [r7, #4]
 800aab0:	f000 f880 	bl	800abb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aab4:	e063      	b.n	800ab7e <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800aab6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aaba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d00e      	beq.n	800aae0 <HAL_UART_IRQHandler+0x530>
 800aac2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aac6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d008      	beq.n	800aae0 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800aad6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f001 fb1d 	bl	800c118 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aade:	e051      	b.n	800ab84 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800aae0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d014      	beq.n	800ab16 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800aaec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800aaf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d105      	bne.n	800ab04 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800aaf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aafc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d008      	beq.n	800ab16 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d03a      	beq.n	800ab82 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	4798      	blx	r3
    }
    return;
 800ab14:	e035      	b.n	800ab82 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ab16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d009      	beq.n	800ab36 <HAL_UART_IRQHandler+0x586>
 800ab22:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ab26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d003      	beq.n	800ab36 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 fd8e 	bl	800b650 <UART_EndTransmit_IT>
    return;
 800ab34:	e026      	b.n	800ab84 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ab36:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d009      	beq.n	800ab56 <HAL_UART_IRQHandler+0x5a6>
 800ab42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ab46:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d003      	beq.n	800ab56 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f001 faf6 	bl	800c140 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ab54:	e016      	b.n	800ab84 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ab56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d010      	beq.n	800ab84 <HAL_UART_IRQHandler+0x5d4>
 800ab62:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	da0c      	bge.n	800ab84 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f001 fade 	bl	800c12c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ab70:	e008      	b.n	800ab84 <HAL_UART_IRQHandler+0x5d4>
      return;
 800ab72:	bf00      	nop
 800ab74:	e006      	b.n	800ab84 <HAL_UART_IRQHandler+0x5d4>
    return;
 800ab76:	bf00      	nop
 800ab78:	e004      	b.n	800ab84 <HAL_UART_IRQHandler+0x5d4>
      return;
 800ab7a:	bf00      	nop
 800ab7c:	e002      	b.n	800ab84 <HAL_UART_IRQHandler+0x5d4>
      return;
 800ab7e:	bf00      	nop
 800ab80:	e000      	b.n	800ab84 <HAL_UART_IRQHandler+0x5d4>
    return;
 800ab82:	bf00      	nop
  }
}
 800ab84:	37b8      	adds	r7, #184	@ 0xb8
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop

0800ab8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ab8c:	b480      	push	{r7}
 800ab8e:	b083      	sub	sp, #12
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ab94:	bf00      	nop
 800ab96:	370c      	adds	r7, #12
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9e:	4770      	bx	lr

0800aba0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b083      	sub	sp, #12
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800aba8:	bf00      	nop
 800abaa:	370c      	adds	r7, #12
 800abac:	46bd      	mov	sp, r7
 800abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb2:	4770      	bx	lr

0800abb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b083      	sub	sp, #12
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	460b      	mov	r3, r1
 800abbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800abc0:	bf00      	nop
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	4770      	bx	lr

0800abcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800abcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800abd0:	b094      	sub	sp, #80	@ 0x50
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800abd6:	2300      	movs	r3, #0
 800abd8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800abdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	4b78      	ldr	r3, [pc, #480]	@ (800adc4 <UART_SetConfig+0x1f8>)
 800abe2:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800abe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abe6:	689a      	ldr	r2, [r3, #8]
 800abe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abea:	691b      	ldr	r3, [r3, #16]
 800abec:	431a      	orrs	r2, r3
 800abee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abf0:	695b      	ldr	r3, [r3, #20]
 800abf2:	431a      	orrs	r2, r3
 800abf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abf6:	69db      	ldr	r3, [r3, #28]
 800abf8:	4313      	orrs	r3, r2
 800abfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800abfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	4971      	ldr	r1, [pc, #452]	@ (800adc8 <UART_SetConfig+0x1fc>)
 800ac04:	4019      	ands	r1, r3
 800ac06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac0c:	430b      	orrs	r3, r1
 800ac0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	685b      	ldr	r3, [r3, #4]
 800ac16:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800ac1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac1c:	68d9      	ldr	r1, [r3, #12]
 800ac1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac20:	681a      	ldr	r2, [r3, #0]
 800ac22:	ea40 0301 	orr.w	r3, r0, r1
 800ac26:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ac28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac2a:	699b      	ldr	r3, [r3, #24]
 800ac2c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ac2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac30:	681a      	ldr	r2, [r3, #0]
 800ac32:	4b64      	ldr	r3, [pc, #400]	@ (800adc4 <UART_SetConfig+0x1f8>)
 800ac34:	429a      	cmp	r2, r3
 800ac36:	d009      	beq.n	800ac4c <UART_SetConfig+0x80>
 800ac38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac3a:	681a      	ldr	r2, [r3, #0]
 800ac3c:	4b63      	ldr	r3, [pc, #396]	@ (800adcc <UART_SetConfig+0x200>)
 800ac3e:	429a      	cmp	r2, r3
 800ac40:	d004      	beq.n	800ac4c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ac42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac44:	6a1a      	ldr	r2, [r3, #32]
 800ac46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ac4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	689b      	ldr	r3, [r3, #8]
 800ac52:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800ac56:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800ac5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac5c:	681a      	ldr	r2, [r3, #0]
 800ac5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac60:	430b      	orrs	r3, r1
 800ac62:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ac64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac6a:	f023 000f 	bic.w	r0, r3, #15
 800ac6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac70:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800ac72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac74:	681a      	ldr	r2, [r3, #0]
 800ac76:	ea40 0301 	orr.w	r3, r0, r1
 800ac7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ac7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac7e:	681a      	ldr	r2, [r3, #0]
 800ac80:	4b53      	ldr	r3, [pc, #332]	@ (800add0 <UART_SetConfig+0x204>)
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d102      	bne.n	800ac8c <UART_SetConfig+0xc0>
 800ac86:	2301      	movs	r3, #1
 800ac88:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac8a:	e066      	b.n	800ad5a <UART_SetConfig+0x18e>
 800ac8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac8e:	681a      	ldr	r2, [r3, #0]
 800ac90:	4b50      	ldr	r3, [pc, #320]	@ (800add4 <UART_SetConfig+0x208>)
 800ac92:	429a      	cmp	r2, r3
 800ac94:	d102      	bne.n	800ac9c <UART_SetConfig+0xd0>
 800ac96:	2302      	movs	r3, #2
 800ac98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac9a:	e05e      	b.n	800ad5a <UART_SetConfig+0x18e>
 800ac9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac9e:	681a      	ldr	r2, [r3, #0]
 800aca0:	4b4d      	ldr	r3, [pc, #308]	@ (800add8 <UART_SetConfig+0x20c>)
 800aca2:	429a      	cmp	r2, r3
 800aca4:	d102      	bne.n	800acac <UART_SetConfig+0xe0>
 800aca6:	2304      	movs	r3, #4
 800aca8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acaa:	e056      	b.n	800ad5a <UART_SetConfig+0x18e>
 800acac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acae:	681a      	ldr	r2, [r3, #0]
 800acb0:	4b4a      	ldr	r3, [pc, #296]	@ (800addc <UART_SetConfig+0x210>)
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d102      	bne.n	800acbc <UART_SetConfig+0xf0>
 800acb6:	2308      	movs	r3, #8
 800acb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acba:	e04e      	b.n	800ad5a <UART_SetConfig+0x18e>
 800acbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acbe:	681a      	ldr	r2, [r3, #0]
 800acc0:	4b47      	ldr	r3, [pc, #284]	@ (800ade0 <UART_SetConfig+0x214>)
 800acc2:	429a      	cmp	r2, r3
 800acc4:	d102      	bne.n	800accc <UART_SetConfig+0x100>
 800acc6:	2310      	movs	r3, #16
 800acc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acca:	e046      	b.n	800ad5a <UART_SetConfig+0x18e>
 800accc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acce:	681a      	ldr	r2, [r3, #0]
 800acd0:	4b44      	ldr	r3, [pc, #272]	@ (800ade4 <UART_SetConfig+0x218>)
 800acd2:	429a      	cmp	r2, r3
 800acd4:	d102      	bne.n	800acdc <UART_SetConfig+0x110>
 800acd6:	2320      	movs	r3, #32
 800acd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acda:	e03e      	b.n	800ad5a <UART_SetConfig+0x18e>
 800acdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acde:	681a      	ldr	r2, [r3, #0]
 800ace0:	4b41      	ldr	r3, [pc, #260]	@ (800ade8 <UART_SetConfig+0x21c>)
 800ace2:	429a      	cmp	r2, r3
 800ace4:	d102      	bne.n	800acec <UART_SetConfig+0x120>
 800ace6:	2340      	movs	r3, #64	@ 0x40
 800ace8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acea:	e036      	b.n	800ad5a <UART_SetConfig+0x18e>
 800acec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acee:	681a      	ldr	r2, [r3, #0]
 800acf0:	4b3e      	ldr	r3, [pc, #248]	@ (800adec <UART_SetConfig+0x220>)
 800acf2:	429a      	cmp	r2, r3
 800acf4:	d102      	bne.n	800acfc <UART_SetConfig+0x130>
 800acf6:	2380      	movs	r3, #128	@ 0x80
 800acf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acfa:	e02e      	b.n	800ad5a <UART_SetConfig+0x18e>
 800acfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acfe:	681a      	ldr	r2, [r3, #0]
 800ad00:	4b3b      	ldr	r3, [pc, #236]	@ (800adf0 <UART_SetConfig+0x224>)
 800ad02:	429a      	cmp	r2, r3
 800ad04:	d103      	bne.n	800ad0e <UART_SetConfig+0x142>
 800ad06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ad0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad0c:	e025      	b.n	800ad5a <UART_SetConfig+0x18e>
 800ad0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad10:	681a      	ldr	r2, [r3, #0]
 800ad12:	4b38      	ldr	r3, [pc, #224]	@ (800adf4 <UART_SetConfig+0x228>)
 800ad14:	429a      	cmp	r2, r3
 800ad16:	d103      	bne.n	800ad20 <UART_SetConfig+0x154>
 800ad18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ad1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad1e:	e01c      	b.n	800ad5a <UART_SetConfig+0x18e>
 800ad20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad22:	681a      	ldr	r2, [r3, #0]
 800ad24:	4b34      	ldr	r3, [pc, #208]	@ (800adf8 <UART_SetConfig+0x22c>)
 800ad26:	429a      	cmp	r2, r3
 800ad28:	d103      	bne.n	800ad32 <UART_SetConfig+0x166>
 800ad2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad30:	e013      	b.n	800ad5a <UART_SetConfig+0x18e>
 800ad32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad34:	681a      	ldr	r2, [r3, #0]
 800ad36:	4b31      	ldr	r3, [pc, #196]	@ (800adfc <UART_SetConfig+0x230>)
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	d103      	bne.n	800ad44 <UART_SetConfig+0x178>
 800ad3c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ad40:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad42:	e00a      	b.n	800ad5a <UART_SetConfig+0x18e>
 800ad44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad46:	681a      	ldr	r2, [r3, #0]
 800ad48:	4b1e      	ldr	r3, [pc, #120]	@ (800adc4 <UART_SetConfig+0x1f8>)
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d103      	bne.n	800ad56 <UART_SetConfig+0x18a>
 800ad4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ad52:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad54:	e001      	b.n	800ad5a <UART_SetConfig+0x18e>
 800ad56:	2300      	movs	r3, #0
 800ad58:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ad5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad5c:	681a      	ldr	r2, [r3, #0]
 800ad5e:	4b19      	ldr	r3, [pc, #100]	@ (800adc4 <UART_SetConfig+0x1f8>)
 800ad60:	429a      	cmp	r2, r3
 800ad62:	d005      	beq.n	800ad70 <UART_SetConfig+0x1a4>
 800ad64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad66:	681a      	ldr	r2, [r3, #0]
 800ad68:	4b18      	ldr	r3, [pc, #96]	@ (800adcc <UART_SetConfig+0x200>)
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	f040 8094 	bne.w	800ae98 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ad70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad72:	2200      	movs	r2, #0
 800ad74:	623b      	str	r3, [r7, #32]
 800ad76:	627a      	str	r2, [r7, #36]	@ 0x24
 800ad78:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ad7c:	f7fb fe68 	bl	8006a50 <HAL_RCCEx_GetPeriphCLKFreq>
 800ad80:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800ad82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	f000 80f7 	beq.w	800af78 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ad8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad8e:	4a1c      	ldr	r2, [pc, #112]	@ (800ae00 <UART_SetConfig+0x234>)
 800ad90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad94:	461a      	mov	r2, r3
 800ad96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad98:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad9c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ad9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ada0:	685a      	ldr	r2, [r3, #4]
 800ada2:	4613      	mov	r3, r2
 800ada4:	005b      	lsls	r3, r3, #1
 800ada6:	4413      	add	r3, r2
 800ada8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800adaa:	429a      	cmp	r2, r3
 800adac:	d305      	bcc.n	800adba <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800adae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adb0:	685b      	ldr	r3, [r3, #4]
 800adb2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800adb4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800adb6:	429a      	cmp	r2, r3
 800adb8:	d924      	bls.n	800ae04 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800adba:	2301      	movs	r3, #1
 800adbc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800adc0:	e069      	b.n	800ae96 <UART_SetConfig+0x2ca>
 800adc2:	bf00      	nop
 800adc4:	44002400 	.word	0x44002400
 800adc8:	cfff69f3 	.word	0xcfff69f3
 800adcc:	54002400 	.word	0x54002400
 800add0:	40013800 	.word	0x40013800
 800add4:	40004400 	.word	0x40004400
 800add8:	40004800 	.word	0x40004800
 800addc:	40004c00 	.word	0x40004c00
 800ade0:	40005000 	.word	0x40005000
 800ade4:	40006400 	.word	0x40006400
 800ade8:	40007800 	.word	0x40007800
 800adec:	40007c00 	.word	0x40007c00
 800adf0:	40008000 	.word	0x40008000
 800adf4:	40006800 	.word	0x40006800
 800adf8:	40006c00 	.word	0x40006c00
 800adfc:	40008400 	.word	0x40008400
 800ae00:	08010b00 	.word	0x08010b00
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae06:	2200      	movs	r2, #0
 800ae08:	61bb      	str	r3, [r7, #24]
 800ae0a:	61fa      	str	r2, [r7, #28]
 800ae0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae10:	4a64      	ldr	r2, [pc, #400]	@ (800afa4 <UART_SetConfig+0x3d8>)
 800ae12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae16:	b29b      	uxth	r3, r3
 800ae18:	2200      	movs	r2, #0
 800ae1a:	613b      	str	r3, [r7, #16]
 800ae1c:	617a      	str	r2, [r7, #20]
 800ae1e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ae22:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800ae26:	f7f5 fed9 	bl	8000bdc <__aeabi_uldivmod>
 800ae2a:	4602      	mov	r2, r0
 800ae2c:	460b      	mov	r3, r1
 800ae2e:	4610      	mov	r0, r2
 800ae30:	4619      	mov	r1, r3
 800ae32:	f04f 0200 	mov.w	r2, #0
 800ae36:	f04f 0300 	mov.w	r3, #0
 800ae3a:	020b      	lsls	r3, r1, #8
 800ae3c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ae40:	0202      	lsls	r2, r0, #8
 800ae42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae44:	6849      	ldr	r1, [r1, #4]
 800ae46:	0849      	lsrs	r1, r1, #1
 800ae48:	2000      	movs	r0, #0
 800ae4a:	460c      	mov	r4, r1
 800ae4c:	4605      	mov	r5, r0
 800ae4e:	eb12 0804 	adds.w	r8, r2, r4
 800ae52:	eb43 0905 	adc.w	r9, r3, r5
 800ae56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae58:	685b      	ldr	r3, [r3, #4]
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	60bb      	str	r3, [r7, #8]
 800ae5e:	60fa      	str	r2, [r7, #12]
 800ae60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ae64:	4640      	mov	r0, r8
 800ae66:	4649      	mov	r1, r9
 800ae68:	f7f5 feb8 	bl	8000bdc <__aeabi_uldivmod>
 800ae6c:	4602      	mov	r2, r0
 800ae6e:	460b      	mov	r3, r1
 800ae70:	4613      	mov	r3, r2
 800ae72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ae74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae7a:	d308      	bcc.n	800ae8e <UART_SetConfig+0x2c2>
 800ae7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae82:	d204      	bcs.n	800ae8e <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800ae84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ae8a:	60da      	str	r2, [r3, #12]
 800ae8c:	e003      	b.n	800ae96 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800ae8e:	2301      	movs	r3, #1
 800ae90:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800ae94:	e070      	b.n	800af78 <UART_SetConfig+0x3ac>
 800ae96:	e06f      	b.n	800af78 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae9a:	69db      	ldr	r3, [r3, #28]
 800ae9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aea0:	d13c      	bne.n	800af1c <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800aea2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aea4:	2200      	movs	r2, #0
 800aea6:	603b      	str	r3, [r7, #0]
 800aea8:	607a      	str	r2, [r7, #4]
 800aeaa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800aeae:	f7fb fdcf 	bl	8006a50 <HAL_RCCEx_GetPeriphCLKFreq>
 800aeb2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aeb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d05e      	beq.n	800af78 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aeba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aebe:	4a39      	ldr	r2, [pc, #228]	@ (800afa4 <UART_SetConfig+0x3d8>)
 800aec0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aec4:	461a      	mov	r2, r3
 800aec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aec8:	fbb3 f3f2 	udiv	r3, r3, r2
 800aecc:	005a      	lsls	r2, r3, #1
 800aece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aed0:	685b      	ldr	r3, [r3, #4]
 800aed2:	085b      	lsrs	r3, r3, #1
 800aed4:	441a      	add	r2, r3
 800aed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aed8:	685b      	ldr	r3, [r3, #4]
 800aeda:	fbb2 f3f3 	udiv	r3, r2, r3
 800aede:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aee2:	2b0f      	cmp	r3, #15
 800aee4:	d916      	bls.n	800af14 <UART_SetConfig+0x348>
 800aee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aeec:	d212      	bcs.n	800af14 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aeee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aef0:	b29b      	uxth	r3, r3
 800aef2:	f023 030f 	bic.w	r3, r3, #15
 800aef6:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aefa:	085b      	lsrs	r3, r3, #1
 800aefc:	b29b      	uxth	r3, r3
 800aefe:	f003 0307 	and.w	r3, r3, #7
 800af02:	b29a      	uxth	r2, r3
 800af04:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800af06:	4313      	orrs	r3, r2
 800af08:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800af0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800af10:	60da      	str	r2, [r3, #12]
 800af12:	e031      	b.n	800af78 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800af14:	2301      	movs	r3, #1
 800af16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800af1a:	e02d      	b.n	800af78 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800af1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af1e:	2200      	movs	r2, #0
 800af20:	469a      	mov	sl, r3
 800af22:	4693      	mov	fp, r2
 800af24:	4650      	mov	r0, sl
 800af26:	4659      	mov	r1, fp
 800af28:	f7fb fd92 	bl	8006a50 <HAL_RCCEx_GetPeriphCLKFreq>
 800af2c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800af2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af30:	2b00      	cmp	r3, #0
 800af32:	d021      	beq.n	800af78 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af38:	4a1a      	ldr	r2, [pc, #104]	@ (800afa4 <UART_SetConfig+0x3d8>)
 800af3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800af3e:	461a      	mov	r2, r3
 800af40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af42:	fbb3 f2f2 	udiv	r2, r3, r2
 800af46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af48:	685b      	ldr	r3, [r3, #4]
 800af4a:	085b      	lsrs	r3, r3, #1
 800af4c:	441a      	add	r2, r3
 800af4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af50:	685b      	ldr	r3, [r3, #4]
 800af52:	fbb2 f3f3 	udiv	r3, r2, r3
 800af56:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af5a:	2b0f      	cmp	r3, #15
 800af5c:	d909      	bls.n	800af72 <UART_SetConfig+0x3a6>
 800af5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af64:	d205      	bcs.n	800af72 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800af66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af68:	b29a      	uxth	r2, r3
 800af6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	60da      	str	r2, [r3, #12]
 800af70:	e002      	b.n	800af78 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800af72:	2301      	movs	r3, #1
 800af74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800af78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af7a:	2201      	movs	r2, #1
 800af7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800af80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af82:	2201      	movs	r2, #1
 800af84:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800af88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af8a:	2200      	movs	r2, #0
 800af8c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800af8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af90:	2200      	movs	r2, #0
 800af92:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800af94:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3750      	adds	r7, #80	@ 0x50
 800af9c:	46bd      	mov	sp, r7
 800af9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800afa2:	bf00      	nop
 800afa4:	08010b00 	.word	0x08010b00

0800afa8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b083      	sub	sp, #12
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afb4:	f003 0308 	and.w	r3, r3, #8
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d00a      	beq.n	800afd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	685b      	ldr	r3, [r3, #4]
 800afc2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	430a      	orrs	r2, r1
 800afd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afd6:	f003 0301 	and.w	r3, r3, #1
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d00a      	beq.n	800aff4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	430a      	orrs	r2, r1
 800aff2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aff8:	f003 0302 	and.w	r3, r3, #2
 800affc:	2b00      	cmp	r3, #0
 800affe:	d00a      	beq.n	800b016 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	685b      	ldr	r3, [r3, #4]
 800b006:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	430a      	orrs	r2, r1
 800b014:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b01a:	f003 0304 	and.w	r3, r3, #4
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d00a      	beq.n	800b038 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	430a      	orrs	r2, r1
 800b036:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b03c:	f003 0310 	and.w	r3, r3, #16
 800b040:	2b00      	cmp	r3, #0
 800b042:	d00a      	beq.n	800b05a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	689b      	ldr	r3, [r3, #8]
 800b04a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	430a      	orrs	r2, r1
 800b058:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b05e:	f003 0320 	and.w	r3, r3, #32
 800b062:	2b00      	cmp	r3, #0
 800b064:	d00a      	beq.n	800b07c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	689b      	ldr	r3, [r3, #8]
 800b06c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	430a      	orrs	r2, r1
 800b07a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b084:	2b00      	cmp	r3, #0
 800b086:	d01a      	beq.n	800b0be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	685b      	ldr	r3, [r3, #4]
 800b08e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	430a      	orrs	r2, r1
 800b09c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b0a6:	d10a      	bne.n	800b0be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	685b      	ldr	r3, [r3, #4]
 800b0ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	430a      	orrs	r2, r1
 800b0bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d00a      	beq.n	800b0e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	685b      	ldr	r3, [r3, #4]
 800b0d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	430a      	orrs	r2, r1
 800b0de:	605a      	str	r2, [r3, #4]
  }
}
 800b0e0:	bf00      	nop
 800b0e2:	370c      	adds	r7, #12
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ea:	4770      	bx	lr

0800b0ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b098      	sub	sp, #96	@ 0x60
 800b0f0:	af02      	add	r7, sp, #8
 800b0f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b0fc:	f7f7 fc5e 	bl	80029bc <HAL_GetTick>
 800b100:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f003 0308 	and.w	r3, r3, #8
 800b10c:	2b08      	cmp	r3, #8
 800b10e:	d12f      	bne.n	800b170 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b110:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b114:	9300      	str	r3, [sp, #0]
 800b116:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b118:	2200      	movs	r2, #0
 800b11a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b11e:	6878      	ldr	r0, [r7, #4]
 800b120:	f000 f88e 	bl	800b240 <UART_WaitOnFlagUntilTimeout>
 800b124:	4603      	mov	r3, r0
 800b126:	2b00      	cmp	r3, #0
 800b128:	d022      	beq.n	800b170 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b132:	e853 3f00 	ldrex	r3, [r3]
 800b136:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b13a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b13e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	461a      	mov	r2, r3
 800b146:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b148:	647b      	str	r3, [r7, #68]	@ 0x44
 800b14a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b14c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b14e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b150:	e841 2300 	strex	r3, r2, [r1]
 800b154:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d1e6      	bne.n	800b12a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	2220      	movs	r2, #32
 800b160:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	2200      	movs	r2, #0
 800b168:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b16c:	2303      	movs	r3, #3
 800b16e:	e063      	b.n	800b238 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f003 0304 	and.w	r3, r3, #4
 800b17a:	2b04      	cmp	r3, #4
 800b17c:	d149      	bne.n	800b212 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b17e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b182:	9300      	str	r3, [sp, #0]
 800b184:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b186:	2200      	movs	r2, #0
 800b188:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	f000 f857 	bl	800b240 <UART_WaitOnFlagUntilTimeout>
 800b192:	4603      	mov	r3, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	d03c      	beq.n	800b212 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1a0:	e853 3f00 	ldrex	r3, [r3]
 800b1a4:	623b      	str	r3, [r7, #32]
   return(result);
 800b1a6:	6a3b      	ldr	r3, [r7, #32]
 800b1a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b1ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	461a      	mov	r2, r3
 800b1b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1b6:	633b      	str	r3, [r7, #48]	@ 0x30
 800b1b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b1bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b1be:	e841 2300 	strex	r3, r2, [r1]
 800b1c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b1c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d1e6      	bne.n	800b198 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	3308      	adds	r3, #8
 800b1d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1d2:	693b      	ldr	r3, [r7, #16]
 800b1d4:	e853 3f00 	ldrex	r3, [r3]
 800b1d8:	60fb      	str	r3, [r7, #12]
   return(result);
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	f023 0301 	bic.w	r3, r3, #1
 800b1e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	3308      	adds	r3, #8
 800b1e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b1ea:	61fa      	str	r2, [r7, #28]
 800b1ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ee:	69b9      	ldr	r1, [r7, #24]
 800b1f0:	69fa      	ldr	r2, [r7, #28]
 800b1f2:	e841 2300 	strex	r3, r2, [r1]
 800b1f6:	617b      	str	r3, [r7, #20]
   return(result);
 800b1f8:	697b      	ldr	r3, [r7, #20]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d1e5      	bne.n	800b1ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2220      	movs	r2, #32
 800b202:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	2200      	movs	r2, #0
 800b20a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b20e:	2303      	movs	r3, #3
 800b210:	e012      	b.n	800b238 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2220      	movs	r2, #32
 800b216:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	2220      	movs	r2, #32
 800b21e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2200      	movs	r2, #0
 800b226:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2200      	movs	r2, #0
 800b22c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	2200      	movs	r2, #0
 800b232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b236:	2300      	movs	r3, #0
}
 800b238:	4618      	mov	r0, r3
 800b23a:	3758      	adds	r7, #88	@ 0x58
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd80      	pop	{r7, pc}

0800b240 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b084      	sub	sp, #16
 800b244:	af00      	add	r7, sp, #0
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	60b9      	str	r1, [r7, #8]
 800b24a:	603b      	str	r3, [r7, #0]
 800b24c:	4613      	mov	r3, r2
 800b24e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b250:	e04f      	b.n	800b2f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b252:	69bb      	ldr	r3, [r7, #24]
 800b254:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b258:	d04b      	beq.n	800b2f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b25a:	f7f7 fbaf 	bl	80029bc <HAL_GetTick>
 800b25e:	4602      	mov	r2, r0
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	1ad3      	subs	r3, r2, r3
 800b264:	69ba      	ldr	r2, [r7, #24]
 800b266:	429a      	cmp	r2, r3
 800b268:	d302      	bcc.n	800b270 <UART_WaitOnFlagUntilTimeout+0x30>
 800b26a:	69bb      	ldr	r3, [r7, #24]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d101      	bne.n	800b274 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b270:	2303      	movs	r3, #3
 800b272:	e04e      	b.n	800b312 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	f003 0304 	and.w	r3, r3, #4
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d037      	beq.n	800b2f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b282:	68bb      	ldr	r3, [r7, #8]
 800b284:	2b80      	cmp	r3, #128	@ 0x80
 800b286:	d034      	beq.n	800b2f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	2b40      	cmp	r3, #64	@ 0x40
 800b28c:	d031      	beq.n	800b2f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	69db      	ldr	r3, [r3, #28]
 800b294:	f003 0308 	and.w	r3, r3, #8
 800b298:	2b08      	cmp	r3, #8
 800b29a:	d110      	bne.n	800b2be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	2208      	movs	r2, #8
 800b2a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b2a4:	68f8      	ldr	r0, [r7, #12]
 800b2a6:	f000 f95b 	bl	800b560 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	2208      	movs	r2, #8
 800b2ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	e029      	b.n	800b312 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	69db      	ldr	r3, [r3, #28]
 800b2c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b2c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b2cc:	d111      	bne.n	800b2f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b2d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b2d8:	68f8      	ldr	r0, [r7, #12]
 800b2da:	f000 f941 	bl	800b560 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	2220      	movs	r2, #32
 800b2e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b2ee:	2303      	movs	r3, #3
 800b2f0:	e00f      	b.n	800b312 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	69da      	ldr	r2, [r3, #28]
 800b2f8:	68bb      	ldr	r3, [r7, #8]
 800b2fa:	4013      	ands	r3, r2
 800b2fc:	68ba      	ldr	r2, [r7, #8]
 800b2fe:	429a      	cmp	r2, r3
 800b300:	bf0c      	ite	eq
 800b302:	2301      	moveq	r3, #1
 800b304:	2300      	movne	r3, #0
 800b306:	b2db      	uxtb	r3, r3
 800b308:	461a      	mov	r2, r3
 800b30a:	79fb      	ldrb	r3, [r7, #7]
 800b30c:	429a      	cmp	r2, r3
 800b30e:	d0a0      	beq.n	800b252 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b310:	2300      	movs	r3, #0
}
 800b312:	4618      	mov	r0, r3
 800b314:	3710      	adds	r7, #16
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}
	...

0800b31c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b0a3      	sub	sp, #140	@ 0x8c
 800b320:	af00      	add	r7, sp, #0
 800b322:	60f8      	str	r0, [r7, #12]
 800b324:	60b9      	str	r1, [r7, #8]
 800b326:	4613      	mov	r3, r2
 800b328:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	68ba      	ldr	r2, [r7, #8]
 800b32e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	88fa      	ldrh	r2, [r7, #6]
 800b334:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	88fa      	ldrh	r2, [r7, #6]
 800b33c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	2200      	movs	r2, #0
 800b344:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	689b      	ldr	r3, [r3, #8]
 800b34a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b34e:	d10e      	bne.n	800b36e <UART_Start_Receive_IT+0x52>
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	691b      	ldr	r3, [r3, #16]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d105      	bne.n	800b364 <UART_Start_Receive_IT+0x48>
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b35e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b362:	e02d      	b.n	800b3c0 <UART_Start_Receive_IT+0xa4>
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	22ff      	movs	r2, #255	@ 0xff
 800b368:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b36c:	e028      	b.n	800b3c0 <UART_Start_Receive_IT+0xa4>
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	689b      	ldr	r3, [r3, #8]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d10d      	bne.n	800b392 <UART_Start_Receive_IT+0x76>
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	691b      	ldr	r3, [r3, #16]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d104      	bne.n	800b388 <UART_Start_Receive_IT+0x6c>
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	22ff      	movs	r2, #255	@ 0xff
 800b382:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b386:	e01b      	b.n	800b3c0 <UART_Start_Receive_IT+0xa4>
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	227f      	movs	r2, #127	@ 0x7f
 800b38c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b390:	e016      	b.n	800b3c0 <UART_Start_Receive_IT+0xa4>
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	689b      	ldr	r3, [r3, #8]
 800b396:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b39a:	d10d      	bne.n	800b3b8 <UART_Start_Receive_IT+0x9c>
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	691b      	ldr	r3, [r3, #16]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d104      	bne.n	800b3ae <UART_Start_Receive_IT+0x92>
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	227f      	movs	r2, #127	@ 0x7f
 800b3a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b3ac:	e008      	b.n	800b3c0 <UART_Start_Receive_IT+0xa4>
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	223f      	movs	r2, #63	@ 0x3f
 800b3b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b3b6:	e003      	b.n	800b3c0 <UART_Start_Receive_IT+0xa4>
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2222      	movs	r2, #34	@ 0x22
 800b3cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	3308      	adds	r3, #8
 800b3d6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b3da:	e853 3f00 	ldrex	r3, [r3]
 800b3de:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b3e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3e2:	f043 0301 	orr.w	r3, r3, #1
 800b3e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	3308      	adds	r3, #8
 800b3f0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b3f4:	673a      	str	r2, [r7, #112]	@ 0x70
 800b3f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b3fa:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b3fc:	e841 2300 	strex	r3, r2, [r1]
 800b400:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800b402:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b404:	2b00      	cmp	r3, #0
 800b406:	d1e3      	bne.n	800b3d0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b40c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b410:	d14f      	bne.n	800b4b2 <UART_Start_Receive_IT+0x196>
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b418:	88fa      	ldrh	r2, [r7, #6]
 800b41a:	429a      	cmp	r2, r3
 800b41c:	d349      	bcc.n	800b4b2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	689b      	ldr	r3, [r3, #8]
 800b422:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b426:	d107      	bne.n	800b438 <UART_Start_Receive_IT+0x11c>
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	691b      	ldr	r3, [r3, #16]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d103      	bne.n	800b438 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	4a47      	ldr	r2, [pc, #284]	@ (800b550 <UART_Start_Receive_IT+0x234>)
 800b434:	675a      	str	r2, [r3, #116]	@ 0x74
 800b436:	e002      	b.n	800b43e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	4a46      	ldr	r2, [pc, #280]	@ (800b554 <UART_Start_Receive_IT+0x238>)
 800b43c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	691b      	ldr	r3, [r3, #16]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d01a      	beq.n	800b47c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b44c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b44e:	e853 3f00 	ldrex	r3, [r3]
 800b452:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b454:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b456:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b45a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	461a      	mov	r2, r3
 800b464:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b468:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b46a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b46c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b46e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b470:	e841 2300 	strex	r3, r2, [r1]
 800b474:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b476:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d1e4      	bne.n	800b446 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	3308      	adds	r3, #8
 800b482:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b484:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b486:	e853 3f00 	ldrex	r3, [r3]
 800b48a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b48e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b492:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	3308      	adds	r3, #8
 800b49a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b49c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b49e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4a0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b4a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b4a4:	e841 2300 	strex	r3, r2, [r1]
 800b4a8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b4aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d1e5      	bne.n	800b47c <UART_Start_Receive_IT+0x160>
 800b4b0:	e046      	b.n	800b540 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	689b      	ldr	r3, [r3, #8]
 800b4b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4ba:	d107      	bne.n	800b4cc <UART_Start_Receive_IT+0x1b0>
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	691b      	ldr	r3, [r3, #16]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d103      	bne.n	800b4cc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	4a24      	ldr	r2, [pc, #144]	@ (800b558 <UART_Start_Receive_IT+0x23c>)
 800b4c8:	675a      	str	r2, [r3, #116]	@ 0x74
 800b4ca:	e002      	b.n	800b4d2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	4a23      	ldr	r2, [pc, #140]	@ (800b55c <UART_Start_Receive_IT+0x240>)
 800b4d0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	691b      	ldr	r3, [r3, #16]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d019      	beq.n	800b50e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4e2:	e853 3f00 	ldrex	r3, [r3]
 800b4e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ea:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b4ee:	677b      	str	r3, [r7, #116]	@ 0x74
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	461a      	mov	r2, r3
 800b4f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4fa:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b4fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b500:	e841 2300 	strex	r3, r2, [r1]
 800b504:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d1e6      	bne.n	800b4da <UART_Start_Receive_IT+0x1be>
 800b50c:	e018      	b.n	800b540 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b514:	697b      	ldr	r3, [r7, #20]
 800b516:	e853 3f00 	ldrex	r3, [r3]
 800b51a:	613b      	str	r3, [r7, #16]
   return(result);
 800b51c:	693b      	ldr	r3, [r7, #16]
 800b51e:	f043 0320 	orr.w	r3, r3, #32
 800b522:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	461a      	mov	r2, r3
 800b52a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b52c:	623b      	str	r3, [r7, #32]
 800b52e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b530:	69f9      	ldr	r1, [r7, #28]
 800b532:	6a3a      	ldr	r2, [r7, #32]
 800b534:	e841 2300 	strex	r3, r2, [r1]
 800b538:	61bb      	str	r3, [r7, #24]
   return(result);
 800b53a:	69bb      	ldr	r3, [r7, #24]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d1e6      	bne.n	800b50e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800b540:	2300      	movs	r3, #0
}
 800b542:	4618      	mov	r0, r3
 800b544:	378c      	adds	r7, #140	@ 0x8c
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr
 800b54e:	bf00      	nop
 800b550:	0800bda1 	.word	0x0800bda1
 800b554:	0800ba31 	.word	0x0800ba31
 800b558:	0800b86d 	.word	0x0800b86d
 800b55c:	0800b6a9 	.word	0x0800b6a9

0800b560 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b560:	b480      	push	{r7}
 800b562:	b095      	sub	sp, #84	@ 0x54
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b56e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b570:	e853 3f00 	ldrex	r3, [r3]
 800b574:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b578:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b57c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	461a      	mov	r2, r3
 800b584:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b586:	643b      	str	r3, [r7, #64]	@ 0x40
 800b588:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b58a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b58c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b58e:	e841 2300 	strex	r3, r2, [r1]
 800b592:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b596:	2b00      	cmp	r3, #0
 800b598:	d1e6      	bne.n	800b568 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	3308      	adds	r3, #8
 800b5a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5a2:	6a3b      	ldr	r3, [r7, #32]
 800b5a4:	e853 3f00 	ldrex	r3, [r3]
 800b5a8:	61fb      	str	r3, [r7, #28]
   return(result);
 800b5aa:	69fb      	ldr	r3, [r7, #28]
 800b5ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b5b0:	f023 0301 	bic.w	r3, r3, #1
 800b5b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	3308      	adds	r3, #8
 800b5bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b5be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b5c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b5c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b5c6:	e841 2300 	strex	r3, r2, [r1]
 800b5ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d1e3      	bne.n	800b59a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	d118      	bne.n	800b60c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	e853 3f00 	ldrex	r3, [r3]
 800b5e6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	f023 0310 	bic.w	r3, r3, #16
 800b5ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	461a      	mov	r2, r3
 800b5f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5f8:	61bb      	str	r3, [r7, #24]
 800b5fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5fc:	6979      	ldr	r1, [r7, #20]
 800b5fe:	69ba      	ldr	r2, [r7, #24]
 800b600:	e841 2300 	strex	r3, r2, [r1]
 800b604:	613b      	str	r3, [r7, #16]
   return(result);
 800b606:	693b      	ldr	r3, [r7, #16]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d1e6      	bne.n	800b5da <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2220      	movs	r2, #32
 800b610:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2200      	movs	r2, #0
 800b618:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	2200      	movs	r2, #0
 800b61e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b620:	bf00      	nop
 800b622:	3754      	adds	r7, #84	@ 0x54
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr

0800b62c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b084      	sub	sp, #16
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b638:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	2200      	movs	r2, #0
 800b63e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b642:	68f8      	ldr	r0, [r7, #12]
 800b644:	f7ff faac 	bl	800aba0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b648:	bf00      	nop
 800b64a:	3710      	adds	r7, #16
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}

0800b650 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b088      	sub	sp, #32
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	e853 3f00 	ldrex	r3, [r3]
 800b664:	60bb      	str	r3, [r7, #8]
   return(result);
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b66c:	61fb      	str	r3, [r7, #28]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	461a      	mov	r2, r3
 800b674:	69fb      	ldr	r3, [r7, #28]
 800b676:	61bb      	str	r3, [r7, #24]
 800b678:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b67a:	6979      	ldr	r1, [r7, #20]
 800b67c:	69ba      	ldr	r2, [r7, #24]
 800b67e:	e841 2300 	strex	r3, r2, [r1]
 800b682:	613b      	str	r3, [r7, #16]
   return(result);
 800b684:	693b      	ldr	r3, [r7, #16]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d1e6      	bne.n	800b658 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	2220      	movs	r2, #32
 800b68e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2200      	movs	r2, #0
 800b696:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f7ff fa77 	bl	800ab8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b69e:	bf00      	nop
 800b6a0:	3720      	adds	r7, #32
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}
	...

0800b6a8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b09c      	sub	sp, #112	@ 0x70
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b6b6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b6c0:	2b22      	cmp	r3, #34	@ 0x22
 800b6c2:	f040 80c3 	bne.w	800b84c <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6cc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b6d0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b6d4:	b2d9      	uxtb	r1, r3
 800b6d6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b6da:	b2da      	uxtb	r2, r3
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6e0:	400a      	ands	r2, r1
 800b6e2:	b2d2      	uxtb	r2, r2
 800b6e4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6ea:	1c5a      	adds	r2, r3, #1
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b6f6:	b29b      	uxth	r3, r3
 800b6f8:	3b01      	subs	r3, #1
 800b6fa:	b29a      	uxth	r2, r3
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b708:	b29b      	uxth	r3, r3
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	f040 80a6 	bne.w	800b85c <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b716:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b718:	e853 3f00 	ldrex	r3, [r3]
 800b71c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b71e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b720:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b724:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	461a      	mov	r2, r3
 800b72c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b72e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b730:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b732:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b734:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b736:	e841 2300 	strex	r3, r2, [r1]
 800b73a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b73c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d1e6      	bne.n	800b710 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	3308      	adds	r3, #8
 800b748:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b74a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b74c:	e853 3f00 	ldrex	r3, [r3]
 800b750:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b754:	f023 0301 	bic.w	r3, r3, #1
 800b758:	667b      	str	r3, [r7, #100]	@ 0x64
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	3308      	adds	r3, #8
 800b760:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b762:	647a      	str	r2, [r7, #68]	@ 0x44
 800b764:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b766:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b768:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b76a:	e841 2300 	strex	r3, r2, [r1]
 800b76e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b772:	2b00      	cmp	r3, #0
 800b774:	d1e5      	bne.n	800b742 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2220      	movs	r2, #32
 800b77a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2200      	movs	r2, #0
 800b782:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2200      	movs	r2, #0
 800b788:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	4a35      	ldr	r2, [pc, #212]	@ (800b864 <UART_RxISR_8BIT+0x1bc>)
 800b790:	4293      	cmp	r3, r2
 800b792:	d024      	beq.n	800b7de <UART_RxISR_8BIT+0x136>
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4a33      	ldr	r2, [pc, #204]	@ (800b868 <UART_RxISR_8BIT+0x1c0>)
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d01f      	beq.n	800b7de <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	685b      	ldr	r3, [r3, #4]
 800b7a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d018      	beq.n	800b7de <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7b4:	e853 3f00 	ldrex	r3, [r3]
 800b7b8:	623b      	str	r3, [r7, #32]
   return(result);
 800b7ba:	6a3b      	ldr	r3, [r7, #32]
 800b7bc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b7c0:	663b      	str	r3, [r7, #96]	@ 0x60
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	461a      	mov	r2, r3
 800b7c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b7ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800b7cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b7d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b7d2:	e841 2300 	strex	r3, r2, [r1]
 800b7d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b7d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d1e6      	bne.n	800b7ac <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7e2:	2b01      	cmp	r3, #1
 800b7e4:	d12e      	bne.n	800b844 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7f2:	693b      	ldr	r3, [r7, #16]
 800b7f4:	e853 3f00 	ldrex	r3, [r3]
 800b7f8:	60fb      	str	r3, [r7, #12]
   return(result);
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	f023 0310 	bic.w	r3, r3, #16
 800b800:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	461a      	mov	r2, r3
 800b808:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b80a:	61fb      	str	r3, [r7, #28]
 800b80c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b80e:	69b9      	ldr	r1, [r7, #24]
 800b810:	69fa      	ldr	r2, [r7, #28]
 800b812:	e841 2300 	strex	r3, r2, [r1]
 800b816:	617b      	str	r3, [r7, #20]
   return(result);
 800b818:	697b      	ldr	r3, [r7, #20]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d1e6      	bne.n	800b7ec <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	69db      	ldr	r3, [r3, #28]
 800b824:	f003 0310 	and.w	r3, r3, #16
 800b828:	2b10      	cmp	r3, #16
 800b82a:	d103      	bne.n	800b834 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	2210      	movs	r2, #16
 800b832:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b83a:	4619      	mov	r1, r3
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f7ff f9b9 	bl	800abb4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b842:	e00b      	b.n	800b85c <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800b844:	6878      	ldr	r0, [r7, #4]
 800b846:	f7f5 fc1f 	bl	8001088 <HAL_UART_RxCpltCallback>
}
 800b84a:	e007      	b.n	800b85c <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	699a      	ldr	r2, [r3, #24]
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	f042 0208 	orr.w	r2, r2, #8
 800b85a:	619a      	str	r2, [r3, #24]
}
 800b85c:	bf00      	nop
 800b85e:	3770      	adds	r7, #112	@ 0x70
 800b860:	46bd      	mov	sp, r7
 800b862:	bd80      	pop	{r7, pc}
 800b864:	44002400 	.word	0x44002400
 800b868:	54002400 	.word	0x54002400

0800b86c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b09c      	sub	sp, #112	@ 0x70
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b87a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b884:	2b22      	cmp	r3, #34	@ 0x22
 800b886:	f040 80c3 	bne.w	800ba10 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b890:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b898:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b89a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800b89e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b8a2:	4013      	ands	r3, r2
 800b8a4:	b29a      	uxth	r2, r3
 800b8a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b8a8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8ae:	1c9a      	adds	r2, r3, #2
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b8ba:	b29b      	uxth	r3, r3
 800b8bc:	3b01      	subs	r3, #1
 800b8be:	b29a      	uxth	r2, r3
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b8cc:	b29b      	uxth	r3, r3
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	f040 80a6 	bne.w	800ba20 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8dc:	e853 3f00 	ldrex	r3, [r3]
 800b8e0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b8e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b8e8:	667b      	str	r3, [r7, #100]	@ 0x64
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	461a      	mov	r2, r3
 800b8f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b8f2:	657b      	str	r3, [r7, #84]	@ 0x54
 800b8f4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b8f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b8fa:	e841 2300 	strex	r3, r2, [r1]
 800b8fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b900:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b902:	2b00      	cmp	r3, #0
 800b904:	d1e6      	bne.n	800b8d4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	3308      	adds	r3, #8
 800b90c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b90e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b910:	e853 3f00 	ldrex	r3, [r3]
 800b914:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b918:	f023 0301 	bic.w	r3, r3, #1
 800b91c:	663b      	str	r3, [r7, #96]	@ 0x60
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	3308      	adds	r3, #8
 800b924:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b926:	643a      	str	r2, [r7, #64]	@ 0x40
 800b928:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b92a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b92c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b92e:	e841 2300 	strex	r3, r2, [r1]
 800b932:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b936:	2b00      	cmp	r3, #0
 800b938:	d1e5      	bne.n	800b906 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2220      	movs	r2, #32
 800b93e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2200      	movs	r2, #0
 800b946:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2200      	movs	r2, #0
 800b94c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	4a35      	ldr	r2, [pc, #212]	@ (800ba28 <UART_RxISR_16BIT+0x1bc>)
 800b954:	4293      	cmp	r3, r2
 800b956:	d024      	beq.n	800b9a2 <UART_RxISR_16BIT+0x136>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	4a33      	ldr	r2, [pc, #204]	@ (800ba2c <UART_RxISR_16BIT+0x1c0>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	d01f      	beq.n	800b9a2 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	685b      	ldr	r3, [r3, #4]
 800b968:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d018      	beq.n	800b9a2 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b976:	6a3b      	ldr	r3, [r7, #32]
 800b978:	e853 3f00 	ldrex	r3, [r3]
 800b97c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b97e:	69fb      	ldr	r3, [r7, #28]
 800b980:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b984:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	461a      	mov	r2, r3
 800b98c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b98e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b990:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b992:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b996:	e841 2300 	strex	r3, r2, [r1]
 800b99a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b99c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d1e6      	bne.n	800b970 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9a6:	2b01      	cmp	r3, #1
 800b9a8:	d12e      	bne.n	800ba08 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	e853 3f00 	ldrex	r3, [r3]
 800b9bc:	60bb      	str	r3, [r7, #8]
   return(result);
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	f023 0310 	bic.w	r3, r3, #16
 800b9c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	461a      	mov	r2, r3
 800b9cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b9ce:	61bb      	str	r3, [r7, #24]
 800b9d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9d2:	6979      	ldr	r1, [r7, #20]
 800b9d4:	69ba      	ldr	r2, [r7, #24]
 800b9d6:	e841 2300 	strex	r3, r2, [r1]
 800b9da:	613b      	str	r3, [r7, #16]
   return(result);
 800b9dc:	693b      	ldr	r3, [r7, #16]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d1e6      	bne.n	800b9b0 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	69db      	ldr	r3, [r3, #28]
 800b9e8:	f003 0310 	and.w	r3, r3, #16
 800b9ec:	2b10      	cmp	r3, #16
 800b9ee:	d103      	bne.n	800b9f8 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	2210      	movs	r2, #16
 800b9f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b9fe:	4619      	mov	r1, r3
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f7ff f8d7 	bl	800abb4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ba06:	e00b      	b.n	800ba20 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f7f5 fb3d 	bl	8001088 <HAL_UART_RxCpltCallback>
}
 800ba0e:	e007      	b.n	800ba20 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	699a      	ldr	r2, [r3, #24]
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f042 0208 	orr.w	r2, r2, #8
 800ba1e:	619a      	str	r2, [r3, #24]
}
 800ba20:	bf00      	nop
 800ba22:	3770      	adds	r7, #112	@ 0x70
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}
 800ba28:	44002400 	.word	0x44002400
 800ba2c:	54002400 	.word	0x54002400

0800ba30 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b0ac      	sub	sp, #176	@ 0xb0
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ba3e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	69db      	ldr	r3, [r3, #28]
 800ba48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	689b      	ldr	r3, [r3, #8]
 800ba5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba66:	2b22      	cmp	r3, #34	@ 0x22
 800ba68:	f040 8188 	bne.w	800bd7c <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ba72:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ba76:	e12b      	b.n	800bcd0 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba7e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ba82:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800ba86:	b2d9      	uxtb	r1, r3
 800ba88:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800ba8c:	b2da      	uxtb	r2, r3
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba92:	400a      	ands	r2, r1
 800ba94:	b2d2      	uxtb	r2, r2
 800ba96:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba9c:	1c5a      	adds	r2, r3, #1
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800baa8:	b29b      	uxth	r3, r3
 800baaa:	3b01      	subs	r3, #1
 800baac:	b29a      	uxth	r2, r3
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	69db      	ldr	r3, [r3, #28]
 800baba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800babe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bac2:	f003 0307 	and.w	r3, r3, #7
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d053      	beq.n	800bb72 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800baca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bace:	f003 0301 	and.w	r3, r3, #1
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d011      	beq.n	800bafa <UART_RxISR_8BIT_FIFOEN+0xca>
 800bad6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d00b      	beq.n	800bafa <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	2201      	movs	r2, #1
 800bae8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800baf0:	f043 0201 	orr.w	r2, r3, #1
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bafa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bafe:	f003 0302 	and.w	r3, r3, #2
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d011      	beq.n	800bb2a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800bb06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb0a:	f003 0301 	and.w	r3, r3, #1
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d00b      	beq.n	800bb2a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	2202      	movs	r2, #2
 800bb18:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb20:	f043 0204 	orr.w	r2, r3, #4
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bb2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb2e:	f003 0304 	and.w	r3, r3, #4
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d011      	beq.n	800bb5a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800bb36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb3a:	f003 0301 	and.w	r3, r3, #1
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d00b      	beq.n	800bb5a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2204      	movs	r2, #4
 800bb48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb50:	f043 0202 	orr.w	r2, r3, #2
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d006      	beq.n	800bb72 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f7ff f81b 	bl	800aba0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bb78:	b29b      	uxth	r3, r3
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	f040 80a8 	bne.w	800bcd0 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bb88:	e853 3f00 	ldrex	r3, [r3]
 800bb8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800bb8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bb94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	461a      	mov	r2, r3
 800bb9e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bba2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bba4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bba6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800bba8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bbaa:	e841 2300 	strex	r3, r2, [r1]
 800bbae:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800bbb0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d1e4      	bne.n	800bb80 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	3308      	adds	r3, #8
 800bbbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbc0:	e853 3f00 	ldrex	r3, [r3]
 800bbc4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800bbc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bbc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bbcc:	f023 0301 	bic.w	r3, r3, #1
 800bbd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	3308      	adds	r3, #8
 800bbda:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bbde:	66ba      	str	r2, [r7, #104]	@ 0x68
 800bbe0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbe2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800bbe4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bbe6:	e841 2300 	strex	r3, r2, [r1]
 800bbea:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800bbec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d1e1      	bne.n	800bbb6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2220      	movs	r2, #32
 800bbf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2200      	movs	r2, #0
 800bc04:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a62      	ldr	r2, [pc, #392]	@ (800bd94 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d026      	beq.n	800bc5e <UART_RxISR_8BIT_FIFOEN+0x22e>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4a60      	ldr	r2, [pc, #384]	@ (800bd98 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800bc16:	4293      	cmp	r3, r2
 800bc18:	d021      	beq.n	800bc5e <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d01a      	beq.n	800bc5e <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc30:	e853 3f00 	ldrex	r3, [r3]
 800bc34:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bc36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc38:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bc3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	461a      	mov	r2, r3
 800bc46:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bc4a:	657b      	str	r3, [r7, #84]	@ 0x54
 800bc4c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc4e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bc50:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bc52:	e841 2300 	strex	r3, r2, [r1]
 800bc56:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bc58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d1e4      	bne.n	800bc28 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc62:	2b01      	cmp	r3, #1
 800bc64:	d130      	bne.n	800bcc8 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc74:	e853 3f00 	ldrex	r3, [r3]
 800bc78:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bc7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc7c:	f023 0310 	bic.w	r3, r3, #16
 800bc80:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	461a      	mov	r2, r3
 800bc8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bc8e:	643b      	str	r3, [r7, #64]	@ 0x40
 800bc90:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bc94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bc96:	e841 2300 	strex	r3, r2, [r1]
 800bc9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bc9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d1e4      	bne.n	800bc6c <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	69db      	ldr	r3, [r3, #28]
 800bca8:	f003 0310 	and.w	r3, r3, #16
 800bcac:	2b10      	cmp	r3, #16
 800bcae:	d103      	bne.n	800bcb8 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	2210      	movs	r2, #16
 800bcb6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bcbe:	4619      	mov	r1, r3
 800bcc0:	6878      	ldr	r0, [r7, #4]
 800bcc2:	f7fe ff77 	bl	800abb4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800bcc6:	e00e      	b.n	800bce6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	f7f5 f9dd 	bl	8001088 <HAL_UART_RxCpltCallback>
        break;
 800bcce:	e00a      	b.n	800bce6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bcd0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d006      	beq.n	800bce6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800bcd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcdc:	f003 0320 	and.w	r3, r3, #32
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	f47f aec9 	bne.w	800ba78 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bcec:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800bcf0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d049      	beq.n	800bd8c <UART_RxISR_8BIT_FIFOEN+0x35c>
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bcfe:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800bd02:	429a      	cmp	r2, r3
 800bd04:	d242      	bcs.n	800bd8c <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	3308      	adds	r3, #8
 800bd0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd0e:	6a3b      	ldr	r3, [r7, #32]
 800bd10:	e853 3f00 	ldrex	r3, [r3]
 800bd14:	61fb      	str	r3, [r7, #28]
   return(result);
 800bd16:	69fb      	ldr	r3, [r7, #28]
 800bd18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bd1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	3308      	adds	r3, #8
 800bd26:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800bd2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bd2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bd30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd32:	e841 2300 	strex	r3, r2, [r1]
 800bd36:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bd38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d1e3      	bne.n	800bd06 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	4a16      	ldr	r2, [pc, #88]	@ (800bd9c <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800bd42:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	e853 3f00 	ldrex	r3, [r3]
 800bd50:	60bb      	str	r3, [r7, #8]
   return(result);
 800bd52:	68bb      	ldr	r3, [r7, #8]
 800bd54:	f043 0320 	orr.w	r3, r3, #32
 800bd58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	461a      	mov	r2, r3
 800bd62:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bd66:	61bb      	str	r3, [r7, #24]
 800bd68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd6a:	6979      	ldr	r1, [r7, #20]
 800bd6c:	69ba      	ldr	r2, [r7, #24]
 800bd6e:	e841 2300 	strex	r3, r2, [r1]
 800bd72:	613b      	str	r3, [r7, #16]
   return(result);
 800bd74:	693b      	ldr	r3, [r7, #16]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d1e4      	bne.n	800bd44 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bd7a:	e007      	b.n	800bd8c <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	699a      	ldr	r2, [r3, #24]
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f042 0208 	orr.w	r2, r2, #8
 800bd8a:	619a      	str	r2, [r3, #24]
}
 800bd8c:	bf00      	nop
 800bd8e:	37b0      	adds	r7, #176	@ 0xb0
 800bd90:	46bd      	mov	sp, r7
 800bd92:	bd80      	pop	{r7, pc}
 800bd94:	44002400 	.word	0x44002400
 800bd98:	54002400 	.word	0x54002400
 800bd9c:	0800b6a9 	.word	0x0800b6a9

0800bda0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b0ae      	sub	sp, #184	@ 0xb8
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bdae:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	69db      	ldr	r3, [r3, #28]
 800bdb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	689b      	ldr	r3, [r3, #8]
 800bdcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bdd6:	2b22      	cmp	r3, #34	@ 0x22
 800bdd8:	f040 818c 	bne.w	800c0f4 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bde2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bde6:	e12f      	b.n	800c048 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdee:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800bdfa:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800bdfe:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800be02:	4013      	ands	r3, r2
 800be04:	b29a      	uxth	r2, r3
 800be06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800be0a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be10:	1c9a      	adds	r2, r3, #2
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be1c:	b29b      	uxth	r3, r3
 800be1e:	3b01      	subs	r3, #1
 800be20:	b29a      	uxth	r2, r3
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	69db      	ldr	r3, [r3, #28]
 800be2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800be32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800be36:	f003 0307 	and.w	r3, r3, #7
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d053      	beq.n	800bee6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800be3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800be42:	f003 0301 	and.w	r3, r3, #1
 800be46:	2b00      	cmp	r3, #0
 800be48:	d011      	beq.n	800be6e <UART_RxISR_16BIT_FIFOEN+0xce>
 800be4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be52:	2b00      	cmp	r3, #0
 800be54:	d00b      	beq.n	800be6e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	2201      	movs	r2, #1
 800be5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be64:	f043 0201 	orr.w	r2, r3, #1
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800be72:	f003 0302 	and.w	r3, r3, #2
 800be76:	2b00      	cmp	r3, #0
 800be78:	d011      	beq.n	800be9e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800be7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800be7e:	f003 0301 	and.w	r3, r3, #1
 800be82:	2b00      	cmp	r3, #0
 800be84:	d00b      	beq.n	800be9e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	2202      	movs	r2, #2
 800be8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be94:	f043 0204 	orr.w	r2, r3, #4
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bea2:	f003 0304 	and.w	r3, r3, #4
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d011      	beq.n	800bece <UART_RxISR_16BIT_FIFOEN+0x12e>
 800beaa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800beae:	f003 0301 	and.w	r3, r3, #1
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d00b      	beq.n	800bece <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	2204      	movs	r2, #4
 800bebc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bec4:	f043 0202 	orr.w	r2, r3, #2
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d006      	beq.n	800bee6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bed8:	6878      	ldr	r0, [r7, #4]
 800beda:	f7fe fe61 	bl	800aba0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2200      	movs	r2, #0
 800bee2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800beec:	b29b      	uxth	r3, r3
 800beee:	2b00      	cmp	r3, #0
 800bef0:	f040 80aa 	bne.w	800c048 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800befa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800befc:	e853 3f00 	ldrex	r3, [r3]
 800bf00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bf02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bf04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bf08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	461a      	mov	r2, r3
 800bf12:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bf16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bf1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bf1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bf22:	e841 2300 	strex	r3, r2, [r1]
 800bf26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bf28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d1e2      	bne.n	800bef4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	3308      	adds	r3, #8
 800bf34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf38:	e853 3f00 	ldrex	r3, [r3]
 800bf3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bf3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bf40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bf44:	f023 0301 	bic.w	r3, r3, #1
 800bf48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	3308      	adds	r3, #8
 800bf52:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800bf56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bf58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bf5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bf5e:	e841 2300 	strex	r3, r2, [r1]
 800bf62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bf64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d1e1      	bne.n	800bf2e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	2220      	movs	r2, #32
 800bf6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2200      	movs	r2, #0
 800bf76:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	4a62      	ldr	r2, [pc, #392]	@ (800c10c <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d026      	beq.n	800bfd6 <UART_RxISR_16BIT_FIFOEN+0x236>
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	4a60      	ldr	r2, [pc, #384]	@ (800c110 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800bf8e:	4293      	cmp	r3, r2
 800bf90:	d021      	beq.n	800bfd6 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	685b      	ldr	r3, [r3, #4]
 800bf98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d01a      	beq.n	800bfd6 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfa8:	e853 3f00 	ldrex	r3, [r3]
 800bfac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bfae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bfb0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bfb4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	461a      	mov	r2, r3
 800bfbe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bfc2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bfc4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfc6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bfc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bfca:	e841 2300 	strex	r3, r2, [r1]
 800bfce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bfd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d1e4      	bne.n	800bfa0 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bfda:	2b01      	cmp	r3, #1
 800bfdc:	d130      	bne.n	800c040 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfec:	e853 3f00 	ldrex	r3, [r3]
 800bff0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bff4:	f023 0310 	bic.w	r3, r3, #16
 800bff8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	461a      	mov	r2, r3
 800c002:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c006:	647b      	str	r3, [r7, #68]	@ 0x44
 800c008:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c00a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c00c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c00e:	e841 2300 	strex	r3, r2, [r1]
 800c012:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c014:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c016:	2b00      	cmp	r3, #0
 800c018:	d1e4      	bne.n	800bfe4 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	69db      	ldr	r3, [r3, #28]
 800c020:	f003 0310 	and.w	r3, r3, #16
 800c024:	2b10      	cmp	r3, #16
 800c026:	d103      	bne.n	800c030 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	2210      	movs	r2, #16
 800c02e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c036:	4619      	mov	r1, r3
 800c038:	6878      	ldr	r0, [r7, #4]
 800c03a:	f7fe fdbb 	bl	800abb4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c03e:	e00e      	b.n	800c05e <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f7f5 f821 	bl	8001088 <HAL_UART_RxCpltCallback>
        break;
 800c046:	e00a      	b.n	800c05e <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c048:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d006      	beq.n	800c05e <UART_RxISR_16BIT_FIFOEN+0x2be>
 800c050:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c054:	f003 0320 	and.w	r3, r3, #32
 800c058:	2b00      	cmp	r3, #0
 800c05a:	f47f aec5 	bne.w	800bde8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c064:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c068:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d049      	beq.n	800c104 <UART_RxISR_16BIT_FIFOEN+0x364>
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c076:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c07a:	429a      	cmp	r2, r3
 800c07c:	d242      	bcs.n	800c104 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	3308      	adds	r3, #8
 800c084:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c088:	e853 3f00 	ldrex	r3, [r3]
 800c08c:	623b      	str	r3, [r7, #32]
   return(result);
 800c08e:	6a3b      	ldr	r3, [r7, #32]
 800c090:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c094:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	3308      	adds	r3, #8
 800c09e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c0a2:	633a      	str	r2, [r7, #48]	@ 0x30
 800c0a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c0a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c0aa:	e841 2300 	strex	r3, r2, [r1]
 800c0ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d1e3      	bne.n	800c07e <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	4a16      	ldr	r2, [pc, #88]	@ (800c114 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800c0ba:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0c2:	693b      	ldr	r3, [r7, #16]
 800c0c4:	e853 3f00 	ldrex	r3, [r3]
 800c0c8:	60fb      	str	r3, [r7, #12]
   return(result);
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	f043 0320 	orr.w	r3, r3, #32
 800c0d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	461a      	mov	r2, r3
 800c0da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c0de:	61fb      	str	r3, [r7, #28]
 800c0e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0e2:	69b9      	ldr	r1, [r7, #24]
 800c0e4:	69fa      	ldr	r2, [r7, #28]
 800c0e6:	e841 2300 	strex	r3, r2, [r1]
 800c0ea:	617b      	str	r3, [r7, #20]
   return(result);
 800c0ec:	697b      	ldr	r3, [r7, #20]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d1e4      	bne.n	800c0bc <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c0f2:	e007      	b.n	800c104 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	699a      	ldr	r2, [r3, #24]
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	f042 0208 	orr.w	r2, r2, #8
 800c102:	619a      	str	r2, [r3, #24]
}
 800c104:	bf00      	nop
 800c106:	37b8      	adds	r7, #184	@ 0xb8
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}
 800c10c:	44002400 	.word	0x44002400
 800c110:	54002400 	.word	0x54002400
 800c114:	0800b86d 	.word	0x0800b86d

0800c118 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c118:	b480      	push	{r7}
 800c11a:	b083      	sub	sp, #12
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c120:	bf00      	nop
 800c122:	370c      	adds	r7, #12
 800c124:	46bd      	mov	sp, r7
 800c126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12a:	4770      	bx	lr

0800c12c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c12c:	b480      	push	{r7}
 800c12e:	b083      	sub	sp, #12
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c134:	bf00      	nop
 800c136:	370c      	adds	r7, #12
 800c138:	46bd      	mov	sp, r7
 800c13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13e:	4770      	bx	lr

0800c140 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c140:	b480      	push	{r7}
 800c142:	b083      	sub	sp, #12
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c148:	bf00      	nop
 800c14a:	370c      	adds	r7, #12
 800c14c:	46bd      	mov	sp, r7
 800c14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c152:	4770      	bx	lr

0800c154 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c154:	b480      	push	{r7}
 800c156:	b085      	sub	sp, #20
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c162:	2b01      	cmp	r3, #1
 800c164:	d101      	bne.n	800c16a <HAL_UARTEx_DisableFifoMode+0x16>
 800c166:	2302      	movs	r3, #2
 800c168:	e027      	b.n	800c1ba <HAL_UARTEx_DisableFifoMode+0x66>
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	2201      	movs	r2, #1
 800c16e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	2224      	movs	r2, #36	@ 0x24
 800c176:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	681a      	ldr	r2, [r3, #0]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f022 0201 	bic.w	r2, r2, #1
 800c190:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c198:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	2200      	movs	r2, #0
 800c19e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	68fa      	ldr	r2, [r7, #12]
 800c1a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	2220      	movs	r2, #32
 800c1ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c1b8:	2300      	movs	r3, #0
}
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	3714      	adds	r7, #20
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c4:	4770      	bx	lr

0800c1c6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c1c6:	b580      	push	{r7, lr}
 800c1c8:	b084      	sub	sp, #16
 800c1ca:	af00      	add	r7, sp, #0
 800c1cc:	6078      	str	r0, [r7, #4]
 800c1ce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c1d6:	2b01      	cmp	r3, #1
 800c1d8:	d101      	bne.n	800c1de <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c1da:	2302      	movs	r3, #2
 800c1dc:	e02d      	b.n	800c23a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2201      	movs	r2, #1
 800c1e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2224      	movs	r2, #36	@ 0x24
 800c1ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	681a      	ldr	r2, [r3, #0]
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	f022 0201 	bic.w	r2, r2, #1
 800c204:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	689b      	ldr	r3, [r3, #8]
 800c20c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	683a      	ldr	r2, [r7, #0]
 800c216:	430a      	orrs	r2, r1
 800c218:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f000 f850 	bl	800c2c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	68fa      	ldr	r2, [r7, #12]
 800c226:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2220      	movs	r2, #32
 800c22c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2200      	movs	r2, #0
 800c234:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c238:	2300      	movs	r3, #0
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	3710      	adds	r7, #16
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}

0800c242 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c242:	b580      	push	{r7, lr}
 800c244:	b084      	sub	sp, #16
 800c246:	af00      	add	r7, sp, #0
 800c248:	6078      	str	r0, [r7, #4]
 800c24a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c252:	2b01      	cmp	r3, #1
 800c254:	d101      	bne.n	800c25a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c256:	2302      	movs	r3, #2
 800c258:	e02d      	b.n	800c2b6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	2201      	movs	r2, #1
 800c25e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2224      	movs	r2, #36	@ 0x24
 800c266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	681a      	ldr	r2, [r3, #0]
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f022 0201 	bic.w	r2, r2, #1
 800c280:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	689b      	ldr	r3, [r3, #8]
 800c288:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	683a      	ldr	r2, [r7, #0]
 800c292:	430a      	orrs	r2, r1
 800c294:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c296:	6878      	ldr	r0, [r7, #4]
 800c298:	f000 f812 	bl	800c2c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	68fa      	ldr	r2, [r7, #12]
 800c2a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	2220      	movs	r2, #32
 800c2a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c2b4:	2300      	movs	r3, #0
}
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	3710      	adds	r7, #16
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	bd80      	pop	{r7, pc}
	...

0800c2c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c2c0:	b480      	push	{r7}
 800c2c2:	b085      	sub	sp, #20
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d108      	bne.n	800c2e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	2201      	movs	r2, #1
 800c2d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2201      	movs	r2, #1
 800c2dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c2e0:	e031      	b.n	800c346 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c2e2:	2308      	movs	r3, #8
 800c2e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c2e6:	2308      	movs	r3, #8
 800c2e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	689b      	ldr	r3, [r3, #8]
 800c2f0:	0e5b      	lsrs	r3, r3, #25
 800c2f2:	b2db      	uxtb	r3, r3
 800c2f4:	f003 0307 	and.w	r3, r3, #7
 800c2f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	689b      	ldr	r3, [r3, #8]
 800c300:	0f5b      	lsrs	r3, r3, #29
 800c302:	b2db      	uxtb	r3, r3
 800c304:	f003 0307 	and.w	r3, r3, #7
 800c308:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c30a:	7bbb      	ldrb	r3, [r7, #14]
 800c30c:	7b3a      	ldrb	r2, [r7, #12]
 800c30e:	4911      	ldr	r1, [pc, #68]	@ (800c354 <UARTEx_SetNbDataToProcess+0x94>)
 800c310:	5c8a      	ldrb	r2, [r1, r2]
 800c312:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c316:	7b3a      	ldrb	r2, [r7, #12]
 800c318:	490f      	ldr	r1, [pc, #60]	@ (800c358 <UARTEx_SetNbDataToProcess+0x98>)
 800c31a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c31c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c320:	b29a      	uxth	r2, r3
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c328:	7bfb      	ldrb	r3, [r7, #15]
 800c32a:	7b7a      	ldrb	r2, [r7, #13]
 800c32c:	4909      	ldr	r1, [pc, #36]	@ (800c354 <UARTEx_SetNbDataToProcess+0x94>)
 800c32e:	5c8a      	ldrb	r2, [r1, r2]
 800c330:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c334:	7b7a      	ldrb	r2, [r7, #13]
 800c336:	4908      	ldr	r1, [pc, #32]	@ (800c358 <UARTEx_SetNbDataToProcess+0x98>)
 800c338:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c33a:	fb93 f3f2 	sdiv	r3, r3, r2
 800c33e:	b29a      	uxth	r2, r3
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c346:	bf00      	nop
 800c348:	3714      	adds	r7, #20
 800c34a:	46bd      	mov	sp, r7
 800c34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c350:	4770      	bx	lr
 800c352:	bf00      	nop
 800c354:	08010b18 	.word	0x08010b18
 800c358:	08010b20 	.word	0x08010b20

0800c35c <_ZdlPv>:
 800c35c:	f000 b83a 	b.w	800c3d4 <free>

0800c360 <_ZdlPvj>:
 800c360:	f7ff bffc 	b.w	800c35c <_ZdlPv>

0800c364 <_Znwj>:
 800c364:	2801      	cmp	r0, #1
 800c366:	bf38      	it	cc
 800c368:	2001      	movcc	r0, #1
 800c36a:	b510      	push	{r4, lr}
 800c36c:	4604      	mov	r4, r0
 800c36e:	4620      	mov	r0, r4
 800c370:	f000 f828 	bl	800c3c4 <malloc>
 800c374:	b100      	cbz	r0, 800c378 <_Znwj+0x14>
 800c376:	bd10      	pop	{r4, pc}
 800c378:	f000 f812 	bl	800c3a0 <_ZSt15get_new_handlerv>
 800c37c:	b908      	cbnz	r0, 800c382 <_Znwj+0x1e>
 800c37e:	f000 f815 	bl	800c3ac <abort>
 800c382:	4780      	blx	r0
 800c384:	e7f3      	b.n	800c36e <_Znwj+0xa>

0800c386 <_ZNSaIcEC1Ev>:
 800c386:	4770      	bx	lr

0800c388 <_ZNSaIcEC1ERKS_>:
 800c388:	4770      	bx	lr

0800c38a <_ZNSaIcED1Ev>:
 800c38a:	4770      	bx	lr

0800c38c <_ZSt17__throw_bad_allocv>:
 800c38c:	b508      	push	{r3, lr}
 800c38e:	f000 f80d 	bl	800c3ac <abort>

0800c392 <_ZSt28__throw_bad_array_new_lengthv>:
 800c392:	b508      	push	{r3, lr}
 800c394:	f000 f80a 	bl	800c3ac <abort>

0800c398 <_ZSt20__throw_length_errorPKc>:
 800c398:	b508      	push	{r3, lr}
 800c39a:	f000 f807 	bl	800c3ac <abort>
	...

0800c3a0 <_ZSt15get_new_handlerv>:
 800c3a0:	4b01      	ldr	r3, [pc, #4]	@ (800c3a8 <_ZSt15get_new_handlerv+0x8>)
 800c3a2:	e8d3 0faf 	lda	r0, [r3]
 800c3a6:	4770      	bx	lr
 800c3a8:	2000034c 	.word	0x2000034c

0800c3ac <abort>:
 800c3ac:	2006      	movs	r0, #6
 800c3ae:	b508      	push	{r3, lr}
 800c3b0:	f000 ff3c 	bl	800d22c <raise>
 800c3b4:	2001      	movs	r0, #1
 800c3b6:	f7f6 f8fb 	bl	80025b0 <_exit>

0800c3ba <atoi>:
 800c3ba:	220a      	movs	r2, #10
 800c3bc:	2100      	movs	r1, #0
 800c3be:	f000 b93b 	b.w	800c638 <strtol>
	...

0800c3c4 <malloc>:
 800c3c4:	4b02      	ldr	r3, [pc, #8]	@ (800c3d0 <malloc+0xc>)
 800c3c6:	4601      	mov	r1, r0
 800c3c8:	6818      	ldr	r0, [r3, #0]
 800c3ca:	f000 b82d 	b.w	800c428 <_malloc_r>
 800c3ce:	bf00      	nop
 800c3d0:	20000018 	.word	0x20000018

0800c3d4 <free>:
 800c3d4:	4b02      	ldr	r3, [pc, #8]	@ (800c3e0 <free+0xc>)
 800c3d6:	4601      	mov	r1, r0
 800c3d8:	6818      	ldr	r0, [r3, #0]
 800c3da:	f001 be39 	b.w	800e050 <_free_r>
 800c3de:	bf00      	nop
 800c3e0:	20000018 	.word	0x20000018

0800c3e4 <sbrk_aligned>:
 800c3e4:	b570      	push	{r4, r5, r6, lr}
 800c3e6:	4e0f      	ldr	r6, [pc, #60]	@ (800c424 <sbrk_aligned+0x40>)
 800c3e8:	460c      	mov	r4, r1
 800c3ea:	4605      	mov	r5, r0
 800c3ec:	6831      	ldr	r1, [r6, #0]
 800c3ee:	b911      	cbnz	r1, 800c3f6 <sbrk_aligned+0x12>
 800c3f0:	f000 ff70 	bl	800d2d4 <_sbrk_r>
 800c3f4:	6030      	str	r0, [r6, #0]
 800c3f6:	4621      	mov	r1, r4
 800c3f8:	4628      	mov	r0, r5
 800c3fa:	f000 ff6b 	bl	800d2d4 <_sbrk_r>
 800c3fe:	1c43      	adds	r3, r0, #1
 800c400:	d103      	bne.n	800c40a <sbrk_aligned+0x26>
 800c402:	f04f 34ff 	mov.w	r4, #4294967295
 800c406:	4620      	mov	r0, r4
 800c408:	bd70      	pop	{r4, r5, r6, pc}
 800c40a:	1cc4      	adds	r4, r0, #3
 800c40c:	f024 0403 	bic.w	r4, r4, #3
 800c410:	42a0      	cmp	r0, r4
 800c412:	d0f8      	beq.n	800c406 <sbrk_aligned+0x22>
 800c414:	1a21      	subs	r1, r4, r0
 800c416:	4628      	mov	r0, r5
 800c418:	f000 ff5c 	bl	800d2d4 <_sbrk_r>
 800c41c:	3001      	adds	r0, #1
 800c41e:	d1f2      	bne.n	800c406 <sbrk_aligned+0x22>
 800c420:	e7ef      	b.n	800c402 <sbrk_aligned+0x1e>
 800c422:	bf00      	nop
 800c424:	20000350 	.word	0x20000350

0800c428 <_malloc_r>:
 800c428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c42c:	1ccd      	adds	r5, r1, #3
 800c42e:	4606      	mov	r6, r0
 800c430:	f025 0503 	bic.w	r5, r5, #3
 800c434:	3508      	adds	r5, #8
 800c436:	2d0c      	cmp	r5, #12
 800c438:	bf38      	it	cc
 800c43a:	250c      	movcc	r5, #12
 800c43c:	2d00      	cmp	r5, #0
 800c43e:	db01      	blt.n	800c444 <_malloc_r+0x1c>
 800c440:	42a9      	cmp	r1, r5
 800c442:	d904      	bls.n	800c44e <_malloc_r+0x26>
 800c444:	230c      	movs	r3, #12
 800c446:	6033      	str	r3, [r6, #0]
 800c448:	2000      	movs	r0, #0
 800c44a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c44e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c524 <_malloc_r+0xfc>
 800c452:	f000 f869 	bl	800c528 <__malloc_lock>
 800c456:	f8d8 3000 	ldr.w	r3, [r8]
 800c45a:	461c      	mov	r4, r3
 800c45c:	bb44      	cbnz	r4, 800c4b0 <_malloc_r+0x88>
 800c45e:	4629      	mov	r1, r5
 800c460:	4630      	mov	r0, r6
 800c462:	f7ff ffbf 	bl	800c3e4 <sbrk_aligned>
 800c466:	1c43      	adds	r3, r0, #1
 800c468:	4604      	mov	r4, r0
 800c46a:	d158      	bne.n	800c51e <_malloc_r+0xf6>
 800c46c:	f8d8 4000 	ldr.w	r4, [r8]
 800c470:	4627      	mov	r7, r4
 800c472:	2f00      	cmp	r7, #0
 800c474:	d143      	bne.n	800c4fe <_malloc_r+0xd6>
 800c476:	2c00      	cmp	r4, #0
 800c478:	d04b      	beq.n	800c512 <_malloc_r+0xea>
 800c47a:	6823      	ldr	r3, [r4, #0]
 800c47c:	4639      	mov	r1, r7
 800c47e:	4630      	mov	r0, r6
 800c480:	eb04 0903 	add.w	r9, r4, r3
 800c484:	f000 ff26 	bl	800d2d4 <_sbrk_r>
 800c488:	4581      	cmp	r9, r0
 800c48a:	d142      	bne.n	800c512 <_malloc_r+0xea>
 800c48c:	6821      	ldr	r1, [r4, #0]
 800c48e:	4630      	mov	r0, r6
 800c490:	1a6d      	subs	r5, r5, r1
 800c492:	4629      	mov	r1, r5
 800c494:	f7ff ffa6 	bl	800c3e4 <sbrk_aligned>
 800c498:	3001      	adds	r0, #1
 800c49a:	d03a      	beq.n	800c512 <_malloc_r+0xea>
 800c49c:	6823      	ldr	r3, [r4, #0]
 800c49e:	442b      	add	r3, r5
 800c4a0:	6023      	str	r3, [r4, #0]
 800c4a2:	f8d8 3000 	ldr.w	r3, [r8]
 800c4a6:	685a      	ldr	r2, [r3, #4]
 800c4a8:	bb62      	cbnz	r2, 800c504 <_malloc_r+0xdc>
 800c4aa:	f8c8 7000 	str.w	r7, [r8]
 800c4ae:	e00f      	b.n	800c4d0 <_malloc_r+0xa8>
 800c4b0:	6822      	ldr	r2, [r4, #0]
 800c4b2:	1b52      	subs	r2, r2, r5
 800c4b4:	d420      	bmi.n	800c4f8 <_malloc_r+0xd0>
 800c4b6:	2a0b      	cmp	r2, #11
 800c4b8:	d917      	bls.n	800c4ea <_malloc_r+0xc2>
 800c4ba:	1961      	adds	r1, r4, r5
 800c4bc:	42a3      	cmp	r3, r4
 800c4be:	6025      	str	r5, [r4, #0]
 800c4c0:	bf18      	it	ne
 800c4c2:	6059      	strne	r1, [r3, #4]
 800c4c4:	6863      	ldr	r3, [r4, #4]
 800c4c6:	bf08      	it	eq
 800c4c8:	f8c8 1000 	streq.w	r1, [r8]
 800c4cc:	5162      	str	r2, [r4, r5]
 800c4ce:	604b      	str	r3, [r1, #4]
 800c4d0:	4630      	mov	r0, r6
 800c4d2:	f000 f82f 	bl	800c534 <__malloc_unlock>
 800c4d6:	f104 000b 	add.w	r0, r4, #11
 800c4da:	1d23      	adds	r3, r4, #4
 800c4dc:	f020 0007 	bic.w	r0, r0, #7
 800c4e0:	1ac2      	subs	r2, r0, r3
 800c4e2:	bf1c      	itt	ne
 800c4e4:	1a1b      	subne	r3, r3, r0
 800c4e6:	50a3      	strne	r3, [r4, r2]
 800c4e8:	e7af      	b.n	800c44a <_malloc_r+0x22>
 800c4ea:	6862      	ldr	r2, [r4, #4]
 800c4ec:	42a3      	cmp	r3, r4
 800c4ee:	bf0c      	ite	eq
 800c4f0:	f8c8 2000 	streq.w	r2, [r8]
 800c4f4:	605a      	strne	r2, [r3, #4]
 800c4f6:	e7eb      	b.n	800c4d0 <_malloc_r+0xa8>
 800c4f8:	4623      	mov	r3, r4
 800c4fa:	6864      	ldr	r4, [r4, #4]
 800c4fc:	e7ae      	b.n	800c45c <_malloc_r+0x34>
 800c4fe:	463c      	mov	r4, r7
 800c500:	687f      	ldr	r7, [r7, #4]
 800c502:	e7b6      	b.n	800c472 <_malloc_r+0x4a>
 800c504:	461a      	mov	r2, r3
 800c506:	685b      	ldr	r3, [r3, #4]
 800c508:	42a3      	cmp	r3, r4
 800c50a:	d1fb      	bne.n	800c504 <_malloc_r+0xdc>
 800c50c:	2300      	movs	r3, #0
 800c50e:	6053      	str	r3, [r2, #4]
 800c510:	e7de      	b.n	800c4d0 <_malloc_r+0xa8>
 800c512:	230c      	movs	r3, #12
 800c514:	4630      	mov	r0, r6
 800c516:	6033      	str	r3, [r6, #0]
 800c518:	f000 f80c 	bl	800c534 <__malloc_unlock>
 800c51c:	e794      	b.n	800c448 <_malloc_r+0x20>
 800c51e:	6005      	str	r5, [r0, #0]
 800c520:	e7d6      	b.n	800c4d0 <_malloc_r+0xa8>
 800c522:	bf00      	nop
 800c524:	20000354 	.word	0x20000354

0800c528 <__malloc_lock>:
 800c528:	4801      	ldr	r0, [pc, #4]	@ (800c530 <__malloc_lock+0x8>)
 800c52a:	f000 bf20 	b.w	800d36e <__retarget_lock_acquire_recursive>
 800c52e:	bf00      	nop
 800c530:	20000498 	.word	0x20000498

0800c534 <__malloc_unlock>:
 800c534:	4801      	ldr	r0, [pc, #4]	@ (800c53c <__malloc_unlock+0x8>)
 800c536:	f000 bf1b 	b.w	800d370 <__retarget_lock_release_recursive>
 800c53a:	bf00      	nop
 800c53c:	20000498 	.word	0x20000498

0800c540 <_strtol_l.constprop.0>:
 800c540:	2b24      	cmp	r3, #36	@ 0x24
 800c542:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c546:	4686      	mov	lr, r0
 800c548:	4690      	mov	r8, r2
 800c54a:	d801      	bhi.n	800c550 <_strtol_l.constprop.0+0x10>
 800c54c:	2b01      	cmp	r3, #1
 800c54e:	d106      	bne.n	800c55e <_strtol_l.constprop.0+0x1e>
 800c550:	f000 fee2 	bl	800d318 <__errno>
 800c554:	2316      	movs	r3, #22
 800c556:	6003      	str	r3, [r0, #0]
 800c558:	2000      	movs	r0, #0
 800c55a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c55e:	460d      	mov	r5, r1
 800c560:	4833      	ldr	r0, [pc, #204]	@ (800c630 <_strtol_l.constprop.0+0xf0>)
 800c562:	462a      	mov	r2, r5
 800c564:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c568:	5d06      	ldrb	r6, [r0, r4]
 800c56a:	f016 0608 	ands.w	r6, r6, #8
 800c56e:	d1f8      	bne.n	800c562 <_strtol_l.constprop.0+0x22>
 800c570:	2c2d      	cmp	r4, #45	@ 0x2d
 800c572:	d12d      	bne.n	800c5d0 <_strtol_l.constprop.0+0x90>
 800c574:	782c      	ldrb	r4, [r5, #0]
 800c576:	2601      	movs	r6, #1
 800c578:	1c95      	adds	r5, r2, #2
 800c57a:	f033 0210 	bics.w	r2, r3, #16
 800c57e:	d109      	bne.n	800c594 <_strtol_l.constprop.0+0x54>
 800c580:	2c30      	cmp	r4, #48	@ 0x30
 800c582:	d12a      	bne.n	800c5da <_strtol_l.constprop.0+0x9a>
 800c584:	782a      	ldrb	r2, [r5, #0]
 800c586:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c58a:	2a58      	cmp	r2, #88	@ 0x58
 800c58c:	d125      	bne.n	800c5da <_strtol_l.constprop.0+0x9a>
 800c58e:	786c      	ldrb	r4, [r5, #1]
 800c590:	2310      	movs	r3, #16
 800c592:	3502      	adds	r5, #2
 800c594:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c598:	2200      	movs	r2, #0
 800c59a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c59e:	4610      	mov	r0, r2
 800c5a0:	fbbc f9f3 	udiv	r9, ip, r3
 800c5a4:	fb03 ca19 	mls	sl, r3, r9, ip
 800c5a8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c5ac:	2f09      	cmp	r7, #9
 800c5ae:	d81b      	bhi.n	800c5e8 <_strtol_l.constprop.0+0xa8>
 800c5b0:	463c      	mov	r4, r7
 800c5b2:	42a3      	cmp	r3, r4
 800c5b4:	dd27      	ble.n	800c606 <_strtol_l.constprop.0+0xc6>
 800c5b6:	1c57      	adds	r7, r2, #1
 800c5b8:	d007      	beq.n	800c5ca <_strtol_l.constprop.0+0x8a>
 800c5ba:	4581      	cmp	r9, r0
 800c5bc:	d320      	bcc.n	800c600 <_strtol_l.constprop.0+0xc0>
 800c5be:	d101      	bne.n	800c5c4 <_strtol_l.constprop.0+0x84>
 800c5c0:	45a2      	cmp	sl, r4
 800c5c2:	db1d      	blt.n	800c600 <_strtol_l.constprop.0+0xc0>
 800c5c4:	fb00 4003 	mla	r0, r0, r3, r4
 800c5c8:	2201      	movs	r2, #1
 800c5ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c5ce:	e7eb      	b.n	800c5a8 <_strtol_l.constprop.0+0x68>
 800c5d0:	2c2b      	cmp	r4, #43	@ 0x2b
 800c5d2:	bf04      	itt	eq
 800c5d4:	782c      	ldrbeq	r4, [r5, #0]
 800c5d6:	1c95      	addeq	r5, r2, #2
 800c5d8:	e7cf      	b.n	800c57a <_strtol_l.constprop.0+0x3a>
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d1da      	bne.n	800c594 <_strtol_l.constprop.0+0x54>
 800c5de:	2c30      	cmp	r4, #48	@ 0x30
 800c5e0:	bf0c      	ite	eq
 800c5e2:	2308      	moveq	r3, #8
 800c5e4:	230a      	movne	r3, #10
 800c5e6:	e7d5      	b.n	800c594 <_strtol_l.constprop.0+0x54>
 800c5e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c5ec:	2f19      	cmp	r7, #25
 800c5ee:	d801      	bhi.n	800c5f4 <_strtol_l.constprop.0+0xb4>
 800c5f0:	3c37      	subs	r4, #55	@ 0x37
 800c5f2:	e7de      	b.n	800c5b2 <_strtol_l.constprop.0+0x72>
 800c5f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c5f8:	2f19      	cmp	r7, #25
 800c5fa:	d804      	bhi.n	800c606 <_strtol_l.constprop.0+0xc6>
 800c5fc:	3c57      	subs	r4, #87	@ 0x57
 800c5fe:	e7d8      	b.n	800c5b2 <_strtol_l.constprop.0+0x72>
 800c600:	f04f 32ff 	mov.w	r2, #4294967295
 800c604:	e7e1      	b.n	800c5ca <_strtol_l.constprop.0+0x8a>
 800c606:	1c53      	adds	r3, r2, #1
 800c608:	d108      	bne.n	800c61c <_strtol_l.constprop.0+0xdc>
 800c60a:	2322      	movs	r3, #34	@ 0x22
 800c60c:	4660      	mov	r0, ip
 800c60e:	f8ce 3000 	str.w	r3, [lr]
 800c612:	f1b8 0f00 	cmp.w	r8, #0
 800c616:	d0a0      	beq.n	800c55a <_strtol_l.constprop.0+0x1a>
 800c618:	1e69      	subs	r1, r5, #1
 800c61a:	e006      	b.n	800c62a <_strtol_l.constprop.0+0xea>
 800c61c:	b106      	cbz	r6, 800c620 <_strtol_l.constprop.0+0xe0>
 800c61e:	4240      	negs	r0, r0
 800c620:	f1b8 0f00 	cmp.w	r8, #0
 800c624:	d099      	beq.n	800c55a <_strtol_l.constprop.0+0x1a>
 800c626:	2a00      	cmp	r2, #0
 800c628:	d1f6      	bne.n	800c618 <_strtol_l.constprop.0+0xd8>
 800c62a:	f8c8 1000 	str.w	r1, [r8]
 800c62e:	e794      	b.n	800c55a <_strtol_l.constprop.0+0x1a>
 800c630:	08010b29 	.word	0x08010b29

0800c634 <_strtol_r>:
 800c634:	f7ff bf84 	b.w	800c540 <_strtol_l.constprop.0>

0800c638 <strtol>:
 800c638:	4613      	mov	r3, r2
 800c63a:	460a      	mov	r2, r1
 800c63c:	4601      	mov	r1, r0
 800c63e:	4802      	ldr	r0, [pc, #8]	@ (800c648 <strtol+0x10>)
 800c640:	6800      	ldr	r0, [r0, #0]
 800c642:	f7ff bf7d 	b.w	800c540 <_strtol_l.constprop.0>
 800c646:	bf00      	nop
 800c648:	20000018 	.word	0x20000018

0800c64c <__cvt>:
 800c64c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c650:	ec57 6b10 	vmov	r6, r7, d0
 800c654:	2f00      	cmp	r7, #0
 800c656:	460c      	mov	r4, r1
 800c658:	4619      	mov	r1, r3
 800c65a:	463b      	mov	r3, r7
 800c65c:	bfb4      	ite	lt
 800c65e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c662:	2300      	movge	r3, #0
 800c664:	4691      	mov	r9, r2
 800c666:	bfbf      	itttt	lt
 800c668:	4632      	movlt	r2, r6
 800c66a:	461f      	movlt	r7, r3
 800c66c:	232d      	movlt	r3, #45	@ 0x2d
 800c66e:	4616      	movlt	r6, r2
 800c670:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c674:	700b      	strb	r3, [r1, #0]
 800c676:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c678:	f023 0820 	bic.w	r8, r3, #32
 800c67c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c680:	d005      	beq.n	800c68e <__cvt+0x42>
 800c682:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c686:	d100      	bne.n	800c68a <__cvt+0x3e>
 800c688:	3401      	adds	r4, #1
 800c68a:	2102      	movs	r1, #2
 800c68c:	e000      	b.n	800c690 <__cvt+0x44>
 800c68e:	2103      	movs	r1, #3
 800c690:	ab03      	add	r3, sp, #12
 800c692:	4622      	mov	r2, r4
 800c694:	9301      	str	r3, [sp, #4]
 800c696:	ab02      	add	r3, sp, #8
 800c698:	ec47 6b10 	vmov	d0, r6, r7
 800c69c:	9300      	str	r3, [sp, #0]
 800c69e:	4653      	mov	r3, sl
 800c6a0:	f000 ff12 	bl	800d4c8 <_dtoa_r>
 800c6a4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c6a8:	4605      	mov	r5, r0
 800c6aa:	d119      	bne.n	800c6e0 <__cvt+0x94>
 800c6ac:	f019 0f01 	tst.w	r9, #1
 800c6b0:	d00e      	beq.n	800c6d0 <__cvt+0x84>
 800c6b2:	eb00 0904 	add.w	r9, r0, r4
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	4630      	mov	r0, r6
 800c6bc:	4639      	mov	r1, r7
 800c6be:	f7f4 fa1d 	bl	8000afc <__aeabi_dcmpeq>
 800c6c2:	b108      	cbz	r0, 800c6c8 <__cvt+0x7c>
 800c6c4:	f8cd 900c 	str.w	r9, [sp, #12]
 800c6c8:	2230      	movs	r2, #48	@ 0x30
 800c6ca:	9b03      	ldr	r3, [sp, #12]
 800c6cc:	454b      	cmp	r3, r9
 800c6ce:	d31e      	bcc.n	800c70e <__cvt+0xc2>
 800c6d0:	9b03      	ldr	r3, [sp, #12]
 800c6d2:	4628      	mov	r0, r5
 800c6d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c6d6:	1b5b      	subs	r3, r3, r5
 800c6d8:	6013      	str	r3, [r2, #0]
 800c6da:	b004      	add	sp, #16
 800c6dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c6e4:	eb00 0904 	add.w	r9, r0, r4
 800c6e8:	d1e5      	bne.n	800c6b6 <__cvt+0x6a>
 800c6ea:	7803      	ldrb	r3, [r0, #0]
 800c6ec:	2b30      	cmp	r3, #48	@ 0x30
 800c6ee:	d10a      	bne.n	800c706 <__cvt+0xba>
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	4630      	mov	r0, r6
 800c6f6:	4639      	mov	r1, r7
 800c6f8:	f7f4 fa00 	bl	8000afc <__aeabi_dcmpeq>
 800c6fc:	b918      	cbnz	r0, 800c706 <__cvt+0xba>
 800c6fe:	f1c4 0401 	rsb	r4, r4, #1
 800c702:	f8ca 4000 	str.w	r4, [sl]
 800c706:	f8da 3000 	ldr.w	r3, [sl]
 800c70a:	4499      	add	r9, r3
 800c70c:	e7d3      	b.n	800c6b6 <__cvt+0x6a>
 800c70e:	1c59      	adds	r1, r3, #1
 800c710:	9103      	str	r1, [sp, #12]
 800c712:	701a      	strb	r2, [r3, #0]
 800c714:	e7d9      	b.n	800c6ca <__cvt+0x7e>

0800c716 <__exponent>:
 800c716:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c718:	2900      	cmp	r1, #0
 800c71a:	7002      	strb	r2, [r0, #0]
 800c71c:	bfba      	itte	lt
 800c71e:	4249      	neglt	r1, r1
 800c720:	232d      	movlt	r3, #45	@ 0x2d
 800c722:	232b      	movge	r3, #43	@ 0x2b
 800c724:	2909      	cmp	r1, #9
 800c726:	7043      	strb	r3, [r0, #1]
 800c728:	dd28      	ble.n	800c77c <__exponent+0x66>
 800c72a:	f10d 0307 	add.w	r3, sp, #7
 800c72e:	270a      	movs	r7, #10
 800c730:	461d      	mov	r5, r3
 800c732:	461a      	mov	r2, r3
 800c734:	3b01      	subs	r3, #1
 800c736:	fbb1 f6f7 	udiv	r6, r1, r7
 800c73a:	fb07 1416 	mls	r4, r7, r6, r1
 800c73e:	3430      	adds	r4, #48	@ 0x30
 800c740:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c744:	460c      	mov	r4, r1
 800c746:	4631      	mov	r1, r6
 800c748:	2c63      	cmp	r4, #99	@ 0x63
 800c74a:	dcf2      	bgt.n	800c732 <__exponent+0x1c>
 800c74c:	3130      	adds	r1, #48	@ 0x30
 800c74e:	1e94      	subs	r4, r2, #2
 800c750:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c754:	1c41      	adds	r1, r0, #1
 800c756:	4623      	mov	r3, r4
 800c758:	42ab      	cmp	r3, r5
 800c75a:	d30a      	bcc.n	800c772 <__exponent+0x5c>
 800c75c:	f10d 0309 	add.w	r3, sp, #9
 800c760:	1a9b      	subs	r3, r3, r2
 800c762:	42ac      	cmp	r4, r5
 800c764:	bf88      	it	hi
 800c766:	2300      	movhi	r3, #0
 800c768:	3302      	adds	r3, #2
 800c76a:	4403      	add	r3, r0
 800c76c:	1a18      	subs	r0, r3, r0
 800c76e:	b003      	add	sp, #12
 800c770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c772:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c776:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c77a:	e7ed      	b.n	800c758 <__exponent+0x42>
 800c77c:	2330      	movs	r3, #48	@ 0x30
 800c77e:	3130      	adds	r1, #48	@ 0x30
 800c780:	7083      	strb	r3, [r0, #2]
 800c782:	1d03      	adds	r3, r0, #4
 800c784:	70c1      	strb	r1, [r0, #3]
 800c786:	e7f1      	b.n	800c76c <__exponent+0x56>

0800c788 <_printf_float>:
 800c788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c78c:	b08d      	sub	sp, #52	@ 0x34
 800c78e:	460c      	mov	r4, r1
 800c790:	4616      	mov	r6, r2
 800c792:	461f      	mov	r7, r3
 800c794:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c798:	4605      	mov	r5, r0
 800c79a:	f000 fd4f 	bl	800d23c <_localeconv_r>
 800c79e:	6803      	ldr	r3, [r0, #0]
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	9304      	str	r3, [sp, #16]
 800c7a4:	f7f3 fd7e 	bl	80002a4 <strlen>
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	9005      	str	r0, [sp, #20]
 800c7ac:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7ae:	f8d8 3000 	ldr.w	r3, [r8]
 800c7b2:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c7b6:	3307      	adds	r3, #7
 800c7b8:	f8d4 b000 	ldr.w	fp, [r4]
 800c7bc:	f023 0307 	bic.w	r3, r3, #7
 800c7c0:	f103 0208 	add.w	r2, r3, #8
 800c7c4:	f8c8 2000 	str.w	r2, [r8]
 800c7c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c7cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c7d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c7d4:	f8cd 8018 	str.w	r8, [sp, #24]
 800c7d8:	9307      	str	r3, [sp, #28]
 800c7da:	4b9d      	ldr	r3, [pc, #628]	@ (800ca50 <_printf_float+0x2c8>)
 800c7dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c7e0:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c7e4:	f7f4 f9bc 	bl	8000b60 <__aeabi_dcmpun>
 800c7e8:	bb70      	cbnz	r0, 800c848 <_printf_float+0xc0>
 800c7ea:	f04f 32ff 	mov.w	r2, #4294967295
 800c7ee:	4b98      	ldr	r3, [pc, #608]	@ (800ca50 <_printf_float+0x2c8>)
 800c7f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c7f4:	f7f4 f996 	bl	8000b24 <__aeabi_dcmple>
 800c7f8:	bb30      	cbnz	r0, 800c848 <_printf_float+0xc0>
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	4640      	mov	r0, r8
 800c800:	4649      	mov	r1, r9
 800c802:	f7f4 f985 	bl	8000b10 <__aeabi_dcmplt>
 800c806:	b110      	cbz	r0, 800c80e <_printf_float+0x86>
 800c808:	232d      	movs	r3, #45	@ 0x2d
 800c80a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c80e:	4a91      	ldr	r2, [pc, #580]	@ (800ca54 <_printf_float+0x2cc>)
 800c810:	4b91      	ldr	r3, [pc, #580]	@ (800ca58 <_printf_float+0x2d0>)
 800c812:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c816:	bf94      	ite	ls
 800c818:	4690      	movls	r8, r2
 800c81a:	4698      	movhi	r8, r3
 800c81c:	2303      	movs	r3, #3
 800c81e:	f04f 0900 	mov.w	r9, #0
 800c822:	6123      	str	r3, [r4, #16]
 800c824:	f02b 0304 	bic.w	r3, fp, #4
 800c828:	6023      	str	r3, [r4, #0]
 800c82a:	4633      	mov	r3, r6
 800c82c:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c82e:	4621      	mov	r1, r4
 800c830:	4628      	mov	r0, r5
 800c832:	9700      	str	r7, [sp, #0]
 800c834:	f000 f9d2 	bl	800cbdc <_printf_common>
 800c838:	3001      	adds	r0, #1
 800c83a:	f040 808d 	bne.w	800c958 <_printf_float+0x1d0>
 800c83e:	f04f 30ff 	mov.w	r0, #4294967295
 800c842:	b00d      	add	sp, #52	@ 0x34
 800c844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c848:	4642      	mov	r2, r8
 800c84a:	464b      	mov	r3, r9
 800c84c:	4640      	mov	r0, r8
 800c84e:	4649      	mov	r1, r9
 800c850:	f7f4 f986 	bl	8000b60 <__aeabi_dcmpun>
 800c854:	b140      	cbz	r0, 800c868 <_printf_float+0xe0>
 800c856:	464b      	mov	r3, r9
 800c858:	4a80      	ldr	r2, [pc, #512]	@ (800ca5c <_printf_float+0x2d4>)
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	bfbc      	itt	lt
 800c85e:	232d      	movlt	r3, #45	@ 0x2d
 800c860:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c864:	4b7e      	ldr	r3, [pc, #504]	@ (800ca60 <_printf_float+0x2d8>)
 800c866:	e7d4      	b.n	800c812 <_printf_float+0x8a>
 800c868:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c86c:	6863      	ldr	r3, [r4, #4]
 800c86e:	9206      	str	r2, [sp, #24]
 800c870:	1c5a      	adds	r2, r3, #1
 800c872:	d13b      	bne.n	800c8ec <_printf_float+0x164>
 800c874:	2306      	movs	r3, #6
 800c876:	6063      	str	r3, [r4, #4]
 800c878:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c87c:	2300      	movs	r3, #0
 800c87e:	4628      	mov	r0, r5
 800c880:	6022      	str	r2, [r4, #0]
 800c882:	9303      	str	r3, [sp, #12]
 800c884:	ab0a      	add	r3, sp, #40	@ 0x28
 800c886:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c88a:	ab09      	add	r3, sp, #36	@ 0x24
 800c88c:	ec49 8b10 	vmov	d0, r8, r9
 800c890:	9300      	str	r3, [sp, #0]
 800c892:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c896:	6861      	ldr	r1, [r4, #4]
 800c898:	f7ff fed8 	bl	800c64c <__cvt>
 800c89c:	9b06      	ldr	r3, [sp, #24]
 800c89e:	4680      	mov	r8, r0
 800c8a0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c8a2:	2b47      	cmp	r3, #71	@ 0x47
 800c8a4:	d129      	bne.n	800c8fa <_printf_float+0x172>
 800c8a6:	1cc8      	adds	r0, r1, #3
 800c8a8:	db02      	blt.n	800c8b0 <_printf_float+0x128>
 800c8aa:	6863      	ldr	r3, [r4, #4]
 800c8ac:	4299      	cmp	r1, r3
 800c8ae:	dd41      	ble.n	800c934 <_printf_float+0x1ac>
 800c8b0:	f1aa 0a02 	sub.w	sl, sl, #2
 800c8b4:	fa5f fa8a 	uxtb.w	sl, sl
 800c8b8:	3901      	subs	r1, #1
 800c8ba:	4652      	mov	r2, sl
 800c8bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c8c0:	9109      	str	r1, [sp, #36]	@ 0x24
 800c8c2:	f7ff ff28 	bl	800c716 <__exponent>
 800c8c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c8c8:	4681      	mov	r9, r0
 800c8ca:	1813      	adds	r3, r2, r0
 800c8cc:	2a01      	cmp	r2, #1
 800c8ce:	6123      	str	r3, [r4, #16]
 800c8d0:	dc02      	bgt.n	800c8d8 <_printf_float+0x150>
 800c8d2:	6822      	ldr	r2, [r4, #0]
 800c8d4:	07d2      	lsls	r2, r2, #31
 800c8d6:	d501      	bpl.n	800c8dc <_printf_float+0x154>
 800c8d8:	3301      	adds	r3, #1
 800c8da:	6123      	str	r3, [r4, #16]
 800c8dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d0a2      	beq.n	800c82a <_printf_float+0xa2>
 800c8e4:	232d      	movs	r3, #45	@ 0x2d
 800c8e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c8ea:	e79e      	b.n	800c82a <_printf_float+0xa2>
 800c8ec:	9a06      	ldr	r2, [sp, #24]
 800c8ee:	2a47      	cmp	r2, #71	@ 0x47
 800c8f0:	d1c2      	bne.n	800c878 <_printf_float+0xf0>
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d1c0      	bne.n	800c878 <_printf_float+0xf0>
 800c8f6:	2301      	movs	r3, #1
 800c8f8:	e7bd      	b.n	800c876 <_printf_float+0xee>
 800c8fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c8fe:	d9db      	bls.n	800c8b8 <_printf_float+0x130>
 800c900:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c904:	d118      	bne.n	800c938 <_printf_float+0x1b0>
 800c906:	2900      	cmp	r1, #0
 800c908:	6863      	ldr	r3, [r4, #4]
 800c90a:	dd0b      	ble.n	800c924 <_printf_float+0x19c>
 800c90c:	6121      	str	r1, [r4, #16]
 800c90e:	b913      	cbnz	r3, 800c916 <_printf_float+0x18e>
 800c910:	6822      	ldr	r2, [r4, #0]
 800c912:	07d0      	lsls	r0, r2, #31
 800c914:	d502      	bpl.n	800c91c <_printf_float+0x194>
 800c916:	3301      	adds	r3, #1
 800c918:	440b      	add	r3, r1
 800c91a:	6123      	str	r3, [r4, #16]
 800c91c:	f04f 0900 	mov.w	r9, #0
 800c920:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c922:	e7db      	b.n	800c8dc <_printf_float+0x154>
 800c924:	b913      	cbnz	r3, 800c92c <_printf_float+0x1a4>
 800c926:	6822      	ldr	r2, [r4, #0]
 800c928:	07d2      	lsls	r2, r2, #31
 800c92a:	d501      	bpl.n	800c930 <_printf_float+0x1a8>
 800c92c:	3302      	adds	r3, #2
 800c92e:	e7f4      	b.n	800c91a <_printf_float+0x192>
 800c930:	2301      	movs	r3, #1
 800c932:	e7f2      	b.n	800c91a <_printf_float+0x192>
 800c934:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c938:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c93a:	4299      	cmp	r1, r3
 800c93c:	db05      	blt.n	800c94a <_printf_float+0x1c2>
 800c93e:	6823      	ldr	r3, [r4, #0]
 800c940:	6121      	str	r1, [r4, #16]
 800c942:	07d8      	lsls	r0, r3, #31
 800c944:	d5ea      	bpl.n	800c91c <_printf_float+0x194>
 800c946:	1c4b      	adds	r3, r1, #1
 800c948:	e7e7      	b.n	800c91a <_printf_float+0x192>
 800c94a:	2900      	cmp	r1, #0
 800c94c:	bfd4      	ite	le
 800c94e:	f1c1 0202 	rsble	r2, r1, #2
 800c952:	2201      	movgt	r2, #1
 800c954:	4413      	add	r3, r2
 800c956:	e7e0      	b.n	800c91a <_printf_float+0x192>
 800c958:	6823      	ldr	r3, [r4, #0]
 800c95a:	055a      	lsls	r2, r3, #21
 800c95c:	d407      	bmi.n	800c96e <_printf_float+0x1e6>
 800c95e:	6923      	ldr	r3, [r4, #16]
 800c960:	4642      	mov	r2, r8
 800c962:	4631      	mov	r1, r6
 800c964:	4628      	mov	r0, r5
 800c966:	47b8      	blx	r7
 800c968:	3001      	adds	r0, #1
 800c96a:	d12b      	bne.n	800c9c4 <_printf_float+0x23c>
 800c96c:	e767      	b.n	800c83e <_printf_float+0xb6>
 800c96e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c972:	f240 80dd 	bls.w	800cb30 <_printf_float+0x3a8>
 800c976:	2200      	movs	r2, #0
 800c978:	2300      	movs	r3, #0
 800c97a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c97e:	f7f4 f8bd 	bl	8000afc <__aeabi_dcmpeq>
 800c982:	2800      	cmp	r0, #0
 800c984:	d033      	beq.n	800c9ee <_printf_float+0x266>
 800c986:	2301      	movs	r3, #1
 800c988:	4a36      	ldr	r2, [pc, #216]	@ (800ca64 <_printf_float+0x2dc>)
 800c98a:	4631      	mov	r1, r6
 800c98c:	4628      	mov	r0, r5
 800c98e:	47b8      	blx	r7
 800c990:	3001      	adds	r0, #1
 800c992:	f43f af54 	beq.w	800c83e <_printf_float+0xb6>
 800c996:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c99a:	4543      	cmp	r3, r8
 800c99c:	db02      	blt.n	800c9a4 <_printf_float+0x21c>
 800c99e:	6823      	ldr	r3, [r4, #0]
 800c9a0:	07d8      	lsls	r0, r3, #31
 800c9a2:	d50f      	bpl.n	800c9c4 <_printf_float+0x23c>
 800c9a4:	4631      	mov	r1, r6
 800c9a6:	4628      	mov	r0, r5
 800c9a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9ac:	47b8      	blx	r7
 800c9ae:	3001      	adds	r0, #1
 800c9b0:	f43f af45 	beq.w	800c83e <_printf_float+0xb6>
 800c9b4:	f04f 0900 	mov.w	r9, #0
 800c9b8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c9bc:	f104 0a1a 	add.w	sl, r4, #26
 800c9c0:	45c8      	cmp	r8, r9
 800c9c2:	dc09      	bgt.n	800c9d8 <_printf_float+0x250>
 800c9c4:	6823      	ldr	r3, [r4, #0]
 800c9c6:	079b      	lsls	r3, r3, #30
 800c9c8:	f100 8103 	bmi.w	800cbd2 <_printf_float+0x44a>
 800c9cc:	68e0      	ldr	r0, [r4, #12]
 800c9ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9d0:	4298      	cmp	r0, r3
 800c9d2:	bfb8      	it	lt
 800c9d4:	4618      	movlt	r0, r3
 800c9d6:	e734      	b.n	800c842 <_printf_float+0xba>
 800c9d8:	2301      	movs	r3, #1
 800c9da:	4652      	mov	r2, sl
 800c9dc:	4631      	mov	r1, r6
 800c9de:	4628      	mov	r0, r5
 800c9e0:	47b8      	blx	r7
 800c9e2:	3001      	adds	r0, #1
 800c9e4:	f43f af2b 	beq.w	800c83e <_printf_float+0xb6>
 800c9e8:	f109 0901 	add.w	r9, r9, #1
 800c9ec:	e7e8      	b.n	800c9c0 <_printf_float+0x238>
 800c9ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	dc39      	bgt.n	800ca68 <_printf_float+0x2e0>
 800c9f4:	2301      	movs	r3, #1
 800c9f6:	4a1b      	ldr	r2, [pc, #108]	@ (800ca64 <_printf_float+0x2dc>)
 800c9f8:	4631      	mov	r1, r6
 800c9fa:	4628      	mov	r0, r5
 800c9fc:	47b8      	blx	r7
 800c9fe:	3001      	adds	r0, #1
 800ca00:	f43f af1d 	beq.w	800c83e <_printf_float+0xb6>
 800ca04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ca08:	ea59 0303 	orrs.w	r3, r9, r3
 800ca0c:	d102      	bne.n	800ca14 <_printf_float+0x28c>
 800ca0e:	6823      	ldr	r3, [r4, #0]
 800ca10:	07d9      	lsls	r1, r3, #31
 800ca12:	d5d7      	bpl.n	800c9c4 <_printf_float+0x23c>
 800ca14:	4631      	mov	r1, r6
 800ca16:	4628      	mov	r0, r5
 800ca18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca1c:	47b8      	blx	r7
 800ca1e:	3001      	adds	r0, #1
 800ca20:	f43f af0d 	beq.w	800c83e <_printf_float+0xb6>
 800ca24:	f04f 0a00 	mov.w	sl, #0
 800ca28:	f104 0b1a 	add.w	fp, r4, #26
 800ca2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca2e:	425b      	negs	r3, r3
 800ca30:	4553      	cmp	r3, sl
 800ca32:	dc01      	bgt.n	800ca38 <_printf_float+0x2b0>
 800ca34:	464b      	mov	r3, r9
 800ca36:	e793      	b.n	800c960 <_printf_float+0x1d8>
 800ca38:	2301      	movs	r3, #1
 800ca3a:	465a      	mov	r2, fp
 800ca3c:	4631      	mov	r1, r6
 800ca3e:	4628      	mov	r0, r5
 800ca40:	47b8      	blx	r7
 800ca42:	3001      	adds	r0, #1
 800ca44:	f43f aefb 	beq.w	800c83e <_printf_float+0xb6>
 800ca48:	f10a 0a01 	add.w	sl, sl, #1
 800ca4c:	e7ee      	b.n	800ca2c <_printf_float+0x2a4>
 800ca4e:	bf00      	nop
 800ca50:	7fefffff 	.word	0x7fefffff
 800ca54:	08010c29 	.word	0x08010c29
 800ca58:	08010c2d 	.word	0x08010c2d
 800ca5c:	08010c31 	.word	0x08010c31
 800ca60:	08010c35 	.word	0x08010c35
 800ca64:	08010e67 	.word	0x08010e67
 800ca68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ca6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ca6e:	4553      	cmp	r3, sl
 800ca70:	bfa8      	it	ge
 800ca72:	4653      	movge	r3, sl
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	4699      	mov	r9, r3
 800ca78:	dc36      	bgt.n	800cae8 <_printf_float+0x360>
 800ca7a:	f04f 0b00 	mov.w	fp, #0
 800ca7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ca82:	f104 021a 	add.w	r2, r4, #26
 800ca86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ca88:	9306      	str	r3, [sp, #24]
 800ca8a:	eba3 0309 	sub.w	r3, r3, r9
 800ca8e:	455b      	cmp	r3, fp
 800ca90:	dc31      	bgt.n	800caf6 <_printf_float+0x36e>
 800ca92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca94:	459a      	cmp	sl, r3
 800ca96:	dc3a      	bgt.n	800cb0e <_printf_float+0x386>
 800ca98:	6823      	ldr	r3, [r4, #0]
 800ca9a:	07da      	lsls	r2, r3, #31
 800ca9c:	d437      	bmi.n	800cb0e <_printf_float+0x386>
 800ca9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caa0:	ebaa 0903 	sub.w	r9, sl, r3
 800caa4:	9b06      	ldr	r3, [sp, #24]
 800caa6:	ebaa 0303 	sub.w	r3, sl, r3
 800caaa:	4599      	cmp	r9, r3
 800caac:	bfa8      	it	ge
 800caae:	4699      	movge	r9, r3
 800cab0:	f1b9 0f00 	cmp.w	r9, #0
 800cab4:	dc33      	bgt.n	800cb1e <_printf_float+0x396>
 800cab6:	f04f 0800 	mov.w	r8, #0
 800caba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cabe:	f104 0b1a 	add.w	fp, r4, #26
 800cac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cac4:	ebaa 0303 	sub.w	r3, sl, r3
 800cac8:	eba3 0309 	sub.w	r3, r3, r9
 800cacc:	4543      	cmp	r3, r8
 800cace:	f77f af79 	ble.w	800c9c4 <_printf_float+0x23c>
 800cad2:	2301      	movs	r3, #1
 800cad4:	465a      	mov	r2, fp
 800cad6:	4631      	mov	r1, r6
 800cad8:	4628      	mov	r0, r5
 800cada:	47b8      	blx	r7
 800cadc:	3001      	adds	r0, #1
 800cade:	f43f aeae 	beq.w	800c83e <_printf_float+0xb6>
 800cae2:	f108 0801 	add.w	r8, r8, #1
 800cae6:	e7ec      	b.n	800cac2 <_printf_float+0x33a>
 800cae8:	4642      	mov	r2, r8
 800caea:	4631      	mov	r1, r6
 800caec:	4628      	mov	r0, r5
 800caee:	47b8      	blx	r7
 800caf0:	3001      	adds	r0, #1
 800caf2:	d1c2      	bne.n	800ca7a <_printf_float+0x2f2>
 800caf4:	e6a3      	b.n	800c83e <_printf_float+0xb6>
 800caf6:	2301      	movs	r3, #1
 800caf8:	4631      	mov	r1, r6
 800cafa:	4628      	mov	r0, r5
 800cafc:	9206      	str	r2, [sp, #24]
 800cafe:	47b8      	blx	r7
 800cb00:	3001      	adds	r0, #1
 800cb02:	f43f ae9c 	beq.w	800c83e <_printf_float+0xb6>
 800cb06:	f10b 0b01 	add.w	fp, fp, #1
 800cb0a:	9a06      	ldr	r2, [sp, #24]
 800cb0c:	e7bb      	b.n	800ca86 <_printf_float+0x2fe>
 800cb0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb12:	4631      	mov	r1, r6
 800cb14:	4628      	mov	r0, r5
 800cb16:	47b8      	blx	r7
 800cb18:	3001      	adds	r0, #1
 800cb1a:	d1c0      	bne.n	800ca9e <_printf_float+0x316>
 800cb1c:	e68f      	b.n	800c83e <_printf_float+0xb6>
 800cb1e:	9a06      	ldr	r2, [sp, #24]
 800cb20:	464b      	mov	r3, r9
 800cb22:	4631      	mov	r1, r6
 800cb24:	4628      	mov	r0, r5
 800cb26:	4442      	add	r2, r8
 800cb28:	47b8      	blx	r7
 800cb2a:	3001      	adds	r0, #1
 800cb2c:	d1c3      	bne.n	800cab6 <_printf_float+0x32e>
 800cb2e:	e686      	b.n	800c83e <_printf_float+0xb6>
 800cb30:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cb34:	f1ba 0f01 	cmp.w	sl, #1
 800cb38:	dc01      	bgt.n	800cb3e <_printf_float+0x3b6>
 800cb3a:	07db      	lsls	r3, r3, #31
 800cb3c:	d536      	bpl.n	800cbac <_printf_float+0x424>
 800cb3e:	2301      	movs	r3, #1
 800cb40:	4642      	mov	r2, r8
 800cb42:	4631      	mov	r1, r6
 800cb44:	4628      	mov	r0, r5
 800cb46:	47b8      	blx	r7
 800cb48:	3001      	adds	r0, #1
 800cb4a:	f43f ae78 	beq.w	800c83e <_printf_float+0xb6>
 800cb4e:	4631      	mov	r1, r6
 800cb50:	4628      	mov	r0, r5
 800cb52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb56:	47b8      	blx	r7
 800cb58:	3001      	adds	r0, #1
 800cb5a:	f43f ae70 	beq.w	800c83e <_printf_float+0xb6>
 800cb5e:	2200      	movs	r2, #0
 800cb60:	2300      	movs	r3, #0
 800cb62:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cb66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cb6a:	f7f3 ffc7 	bl	8000afc <__aeabi_dcmpeq>
 800cb6e:	b9c0      	cbnz	r0, 800cba2 <_printf_float+0x41a>
 800cb70:	4653      	mov	r3, sl
 800cb72:	f108 0201 	add.w	r2, r8, #1
 800cb76:	4631      	mov	r1, r6
 800cb78:	4628      	mov	r0, r5
 800cb7a:	47b8      	blx	r7
 800cb7c:	3001      	adds	r0, #1
 800cb7e:	d10c      	bne.n	800cb9a <_printf_float+0x412>
 800cb80:	e65d      	b.n	800c83e <_printf_float+0xb6>
 800cb82:	2301      	movs	r3, #1
 800cb84:	465a      	mov	r2, fp
 800cb86:	4631      	mov	r1, r6
 800cb88:	4628      	mov	r0, r5
 800cb8a:	47b8      	blx	r7
 800cb8c:	3001      	adds	r0, #1
 800cb8e:	f43f ae56 	beq.w	800c83e <_printf_float+0xb6>
 800cb92:	f108 0801 	add.w	r8, r8, #1
 800cb96:	45d0      	cmp	r8, sl
 800cb98:	dbf3      	blt.n	800cb82 <_printf_float+0x3fa>
 800cb9a:	464b      	mov	r3, r9
 800cb9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cba0:	e6df      	b.n	800c962 <_printf_float+0x1da>
 800cba2:	f04f 0800 	mov.w	r8, #0
 800cba6:	f104 0b1a 	add.w	fp, r4, #26
 800cbaa:	e7f4      	b.n	800cb96 <_printf_float+0x40e>
 800cbac:	2301      	movs	r3, #1
 800cbae:	4642      	mov	r2, r8
 800cbb0:	e7e1      	b.n	800cb76 <_printf_float+0x3ee>
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	464a      	mov	r2, r9
 800cbb6:	4631      	mov	r1, r6
 800cbb8:	4628      	mov	r0, r5
 800cbba:	47b8      	blx	r7
 800cbbc:	3001      	adds	r0, #1
 800cbbe:	f43f ae3e 	beq.w	800c83e <_printf_float+0xb6>
 800cbc2:	f108 0801 	add.w	r8, r8, #1
 800cbc6:	68e3      	ldr	r3, [r4, #12]
 800cbc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cbca:	1a5b      	subs	r3, r3, r1
 800cbcc:	4543      	cmp	r3, r8
 800cbce:	dcf0      	bgt.n	800cbb2 <_printf_float+0x42a>
 800cbd0:	e6fc      	b.n	800c9cc <_printf_float+0x244>
 800cbd2:	f04f 0800 	mov.w	r8, #0
 800cbd6:	f104 0919 	add.w	r9, r4, #25
 800cbda:	e7f4      	b.n	800cbc6 <_printf_float+0x43e>

0800cbdc <_printf_common>:
 800cbdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbe0:	4616      	mov	r6, r2
 800cbe2:	4698      	mov	r8, r3
 800cbe4:	688a      	ldr	r2, [r1, #8]
 800cbe6:	4607      	mov	r7, r0
 800cbe8:	690b      	ldr	r3, [r1, #16]
 800cbea:	460c      	mov	r4, r1
 800cbec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cbf0:	4293      	cmp	r3, r2
 800cbf2:	bfb8      	it	lt
 800cbf4:	4613      	movlt	r3, r2
 800cbf6:	6033      	str	r3, [r6, #0]
 800cbf8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cbfc:	b10a      	cbz	r2, 800cc02 <_printf_common+0x26>
 800cbfe:	3301      	adds	r3, #1
 800cc00:	6033      	str	r3, [r6, #0]
 800cc02:	6823      	ldr	r3, [r4, #0]
 800cc04:	0699      	lsls	r1, r3, #26
 800cc06:	bf42      	ittt	mi
 800cc08:	6833      	ldrmi	r3, [r6, #0]
 800cc0a:	3302      	addmi	r3, #2
 800cc0c:	6033      	strmi	r3, [r6, #0]
 800cc0e:	6825      	ldr	r5, [r4, #0]
 800cc10:	f015 0506 	ands.w	r5, r5, #6
 800cc14:	d106      	bne.n	800cc24 <_printf_common+0x48>
 800cc16:	f104 0a19 	add.w	sl, r4, #25
 800cc1a:	68e3      	ldr	r3, [r4, #12]
 800cc1c:	6832      	ldr	r2, [r6, #0]
 800cc1e:	1a9b      	subs	r3, r3, r2
 800cc20:	42ab      	cmp	r3, r5
 800cc22:	dc2b      	bgt.n	800cc7c <_printf_common+0xa0>
 800cc24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cc28:	6822      	ldr	r2, [r4, #0]
 800cc2a:	3b00      	subs	r3, #0
 800cc2c:	bf18      	it	ne
 800cc2e:	2301      	movne	r3, #1
 800cc30:	0692      	lsls	r2, r2, #26
 800cc32:	d430      	bmi.n	800cc96 <_printf_common+0xba>
 800cc34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cc38:	4641      	mov	r1, r8
 800cc3a:	4638      	mov	r0, r7
 800cc3c:	47c8      	blx	r9
 800cc3e:	3001      	adds	r0, #1
 800cc40:	d023      	beq.n	800cc8a <_printf_common+0xae>
 800cc42:	6823      	ldr	r3, [r4, #0]
 800cc44:	341a      	adds	r4, #26
 800cc46:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800cc4a:	f003 0306 	and.w	r3, r3, #6
 800cc4e:	2b04      	cmp	r3, #4
 800cc50:	bf0a      	itet	eq
 800cc52:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800cc56:	2500      	movne	r5, #0
 800cc58:	6833      	ldreq	r3, [r6, #0]
 800cc5a:	f04f 0600 	mov.w	r6, #0
 800cc5e:	bf08      	it	eq
 800cc60:	1aed      	subeq	r5, r5, r3
 800cc62:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cc66:	bf08      	it	eq
 800cc68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cc6c:	4293      	cmp	r3, r2
 800cc6e:	bfc4      	itt	gt
 800cc70:	1a9b      	subgt	r3, r3, r2
 800cc72:	18ed      	addgt	r5, r5, r3
 800cc74:	42b5      	cmp	r5, r6
 800cc76:	d11a      	bne.n	800ccae <_printf_common+0xd2>
 800cc78:	2000      	movs	r0, #0
 800cc7a:	e008      	b.n	800cc8e <_printf_common+0xb2>
 800cc7c:	2301      	movs	r3, #1
 800cc7e:	4652      	mov	r2, sl
 800cc80:	4641      	mov	r1, r8
 800cc82:	4638      	mov	r0, r7
 800cc84:	47c8      	blx	r9
 800cc86:	3001      	adds	r0, #1
 800cc88:	d103      	bne.n	800cc92 <_printf_common+0xb6>
 800cc8a:	f04f 30ff 	mov.w	r0, #4294967295
 800cc8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc92:	3501      	adds	r5, #1
 800cc94:	e7c1      	b.n	800cc1a <_printf_common+0x3e>
 800cc96:	18e1      	adds	r1, r4, r3
 800cc98:	1c5a      	adds	r2, r3, #1
 800cc9a:	2030      	movs	r0, #48	@ 0x30
 800cc9c:	3302      	adds	r3, #2
 800cc9e:	4422      	add	r2, r4
 800cca0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cca4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cca8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ccac:	e7c2      	b.n	800cc34 <_printf_common+0x58>
 800ccae:	2301      	movs	r3, #1
 800ccb0:	4622      	mov	r2, r4
 800ccb2:	4641      	mov	r1, r8
 800ccb4:	4638      	mov	r0, r7
 800ccb6:	47c8      	blx	r9
 800ccb8:	3001      	adds	r0, #1
 800ccba:	d0e6      	beq.n	800cc8a <_printf_common+0xae>
 800ccbc:	3601      	adds	r6, #1
 800ccbe:	e7d9      	b.n	800cc74 <_printf_common+0x98>

0800ccc0 <_printf_i>:
 800ccc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ccc4:	7e0f      	ldrb	r7, [r1, #24]
 800ccc6:	4691      	mov	r9, r2
 800ccc8:	4680      	mov	r8, r0
 800ccca:	460c      	mov	r4, r1
 800cccc:	2f78      	cmp	r7, #120	@ 0x78
 800ccce:	469a      	mov	sl, r3
 800ccd0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ccd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ccd6:	d807      	bhi.n	800cce8 <_printf_i+0x28>
 800ccd8:	2f62      	cmp	r7, #98	@ 0x62
 800ccda:	d80a      	bhi.n	800ccf2 <_printf_i+0x32>
 800ccdc:	2f00      	cmp	r7, #0
 800ccde:	f000 80d2 	beq.w	800ce86 <_printf_i+0x1c6>
 800cce2:	2f58      	cmp	r7, #88	@ 0x58
 800cce4:	f000 80b9 	beq.w	800ce5a <_printf_i+0x19a>
 800cce8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ccec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ccf0:	e03a      	b.n	800cd68 <_printf_i+0xa8>
 800ccf2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ccf6:	2b15      	cmp	r3, #21
 800ccf8:	d8f6      	bhi.n	800cce8 <_printf_i+0x28>
 800ccfa:	a101      	add	r1, pc, #4	@ (adr r1, 800cd00 <_printf_i+0x40>)
 800ccfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cd00:	0800cd59 	.word	0x0800cd59
 800cd04:	0800cd6d 	.word	0x0800cd6d
 800cd08:	0800cce9 	.word	0x0800cce9
 800cd0c:	0800cce9 	.word	0x0800cce9
 800cd10:	0800cce9 	.word	0x0800cce9
 800cd14:	0800cce9 	.word	0x0800cce9
 800cd18:	0800cd6d 	.word	0x0800cd6d
 800cd1c:	0800cce9 	.word	0x0800cce9
 800cd20:	0800cce9 	.word	0x0800cce9
 800cd24:	0800cce9 	.word	0x0800cce9
 800cd28:	0800cce9 	.word	0x0800cce9
 800cd2c:	0800ce6d 	.word	0x0800ce6d
 800cd30:	0800cd97 	.word	0x0800cd97
 800cd34:	0800ce27 	.word	0x0800ce27
 800cd38:	0800cce9 	.word	0x0800cce9
 800cd3c:	0800cce9 	.word	0x0800cce9
 800cd40:	0800ce8f 	.word	0x0800ce8f
 800cd44:	0800cce9 	.word	0x0800cce9
 800cd48:	0800cd97 	.word	0x0800cd97
 800cd4c:	0800cce9 	.word	0x0800cce9
 800cd50:	0800cce9 	.word	0x0800cce9
 800cd54:	0800ce2f 	.word	0x0800ce2f
 800cd58:	6833      	ldr	r3, [r6, #0]
 800cd5a:	1d1a      	adds	r2, r3, #4
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	6032      	str	r2, [r6, #0]
 800cd60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cd64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cd68:	2301      	movs	r3, #1
 800cd6a:	e09d      	b.n	800cea8 <_printf_i+0x1e8>
 800cd6c:	6833      	ldr	r3, [r6, #0]
 800cd6e:	6820      	ldr	r0, [r4, #0]
 800cd70:	1d19      	adds	r1, r3, #4
 800cd72:	6031      	str	r1, [r6, #0]
 800cd74:	0606      	lsls	r6, r0, #24
 800cd76:	d501      	bpl.n	800cd7c <_printf_i+0xbc>
 800cd78:	681d      	ldr	r5, [r3, #0]
 800cd7a:	e003      	b.n	800cd84 <_printf_i+0xc4>
 800cd7c:	0645      	lsls	r5, r0, #25
 800cd7e:	d5fb      	bpl.n	800cd78 <_printf_i+0xb8>
 800cd80:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cd84:	2d00      	cmp	r5, #0
 800cd86:	da03      	bge.n	800cd90 <_printf_i+0xd0>
 800cd88:	232d      	movs	r3, #45	@ 0x2d
 800cd8a:	426d      	negs	r5, r5
 800cd8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd90:	4859      	ldr	r0, [pc, #356]	@ (800cef8 <_printf_i+0x238>)
 800cd92:	230a      	movs	r3, #10
 800cd94:	e011      	b.n	800cdba <_printf_i+0xfa>
 800cd96:	6821      	ldr	r1, [r4, #0]
 800cd98:	6833      	ldr	r3, [r6, #0]
 800cd9a:	0608      	lsls	r0, r1, #24
 800cd9c:	f853 5b04 	ldr.w	r5, [r3], #4
 800cda0:	d402      	bmi.n	800cda8 <_printf_i+0xe8>
 800cda2:	0649      	lsls	r1, r1, #25
 800cda4:	bf48      	it	mi
 800cda6:	b2ad      	uxthmi	r5, r5
 800cda8:	2f6f      	cmp	r7, #111	@ 0x6f
 800cdaa:	6033      	str	r3, [r6, #0]
 800cdac:	4852      	ldr	r0, [pc, #328]	@ (800cef8 <_printf_i+0x238>)
 800cdae:	bf14      	ite	ne
 800cdb0:	230a      	movne	r3, #10
 800cdb2:	2308      	moveq	r3, #8
 800cdb4:	2100      	movs	r1, #0
 800cdb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cdba:	6866      	ldr	r6, [r4, #4]
 800cdbc:	2e00      	cmp	r6, #0
 800cdbe:	60a6      	str	r6, [r4, #8]
 800cdc0:	bfa2      	ittt	ge
 800cdc2:	6821      	ldrge	r1, [r4, #0]
 800cdc4:	f021 0104 	bicge.w	r1, r1, #4
 800cdc8:	6021      	strge	r1, [r4, #0]
 800cdca:	b90d      	cbnz	r5, 800cdd0 <_printf_i+0x110>
 800cdcc:	2e00      	cmp	r6, #0
 800cdce:	d04b      	beq.n	800ce68 <_printf_i+0x1a8>
 800cdd0:	4616      	mov	r6, r2
 800cdd2:	fbb5 f1f3 	udiv	r1, r5, r3
 800cdd6:	fb03 5711 	mls	r7, r3, r1, r5
 800cdda:	5dc7      	ldrb	r7, [r0, r7]
 800cddc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cde0:	462f      	mov	r7, r5
 800cde2:	460d      	mov	r5, r1
 800cde4:	42bb      	cmp	r3, r7
 800cde6:	d9f4      	bls.n	800cdd2 <_printf_i+0x112>
 800cde8:	2b08      	cmp	r3, #8
 800cdea:	d10b      	bne.n	800ce04 <_printf_i+0x144>
 800cdec:	6823      	ldr	r3, [r4, #0]
 800cdee:	07df      	lsls	r7, r3, #31
 800cdf0:	d508      	bpl.n	800ce04 <_printf_i+0x144>
 800cdf2:	6923      	ldr	r3, [r4, #16]
 800cdf4:	6861      	ldr	r1, [r4, #4]
 800cdf6:	4299      	cmp	r1, r3
 800cdf8:	bfde      	ittt	le
 800cdfa:	2330      	movle	r3, #48	@ 0x30
 800cdfc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ce00:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ce04:	1b92      	subs	r2, r2, r6
 800ce06:	6122      	str	r2, [r4, #16]
 800ce08:	464b      	mov	r3, r9
 800ce0a:	aa03      	add	r2, sp, #12
 800ce0c:	4621      	mov	r1, r4
 800ce0e:	4640      	mov	r0, r8
 800ce10:	f8cd a000 	str.w	sl, [sp]
 800ce14:	f7ff fee2 	bl	800cbdc <_printf_common>
 800ce18:	3001      	adds	r0, #1
 800ce1a:	d14a      	bne.n	800ceb2 <_printf_i+0x1f2>
 800ce1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce20:	b004      	add	sp, #16
 800ce22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce26:	6823      	ldr	r3, [r4, #0]
 800ce28:	f043 0320 	orr.w	r3, r3, #32
 800ce2c:	6023      	str	r3, [r4, #0]
 800ce2e:	2778      	movs	r7, #120	@ 0x78
 800ce30:	4832      	ldr	r0, [pc, #200]	@ (800cefc <_printf_i+0x23c>)
 800ce32:	6823      	ldr	r3, [r4, #0]
 800ce34:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ce38:	061f      	lsls	r7, r3, #24
 800ce3a:	6831      	ldr	r1, [r6, #0]
 800ce3c:	f851 5b04 	ldr.w	r5, [r1], #4
 800ce40:	d402      	bmi.n	800ce48 <_printf_i+0x188>
 800ce42:	065f      	lsls	r7, r3, #25
 800ce44:	bf48      	it	mi
 800ce46:	b2ad      	uxthmi	r5, r5
 800ce48:	6031      	str	r1, [r6, #0]
 800ce4a:	07d9      	lsls	r1, r3, #31
 800ce4c:	bf44      	itt	mi
 800ce4e:	f043 0320 	orrmi.w	r3, r3, #32
 800ce52:	6023      	strmi	r3, [r4, #0]
 800ce54:	b11d      	cbz	r5, 800ce5e <_printf_i+0x19e>
 800ce56:	2310      	movs	r3, #16
 800ce58:	e7ac      	b.n	800cdb4 <_printf_i+0xf4>
 800ce5a:	4827      	ldr	r0, [pc, #156]	@ (800cef8 <_printf_i+0x238>)
 800ce5c:	e7e9      	b.n	800ce32 <_printf_i+0x172>
 800ce5e:	6823      	ldr	r3, [r4, #0]
 800ce60:	f023 0320 	bic.w	r3, r3, #32
 800ce64:	6023      	str	r3, [r4, #0]
 800ce66:	e7f6      	b.n	800ce56 <_printf_i+0x196>
 800ce68:	4616      	mov	r6, r2
 800ce6a:	e7bd      	b.n	800cde8 <_printf_i+0x128>
 800ce6c:	6833      	ldr	r3, [r6, #0]
 800ce6e:	6825      	ldr	r5, [r4, #0]
 800ce70:	1d18      	adds	r0, r3, #4
 800ce72:	6961      	ldr	r1, [r4, #20]
 800ce74:	6030      	str	r0, [r6, #0]
 800ce76:	062e      	lsls	r6, r5, #24
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	d501      	bpl.n	800ce80 <_printf_i+0x1c0>
 800ce7c:	6019      	str	r1, [r3, #0]
 800ce7e:	e002      	b.n	800ce86 <_printf_i+0x1c6>
 800ce80:	0668      	lsls	r0, r5, #25
 800ce82:	d5fb      	bpl.n	800ce7c <_printf_i+0x1bc>
 800ce84:	8019      	strh	r1, [r3, #0]
 800ce86:	2300      	movs	r3, #0
 800ce88:	4616      	mov	r6, r2
 800ce8a:	6123      	str	r3, [r4, #16]
 800ce8c:	e7bc      	b.n	800ce08 <_printf_i+0x148>
 800ce8e:	6833      	ldr	r3, [r6, #0]
 800ce90:	2100      	movs	r1, #0
 800ce92:	1d1a      	adds	r2, r3, #4
 800ce94:	6032      	str	r2, [r6, #0]
 800ce96:	681e      	ldr	r6, [r3, #0]
 800ce98:	6862      	ldr	r2, [r4, #4]
 800ce9a:	4630      	mov	r0, r6
 800ce9c:	f000 fa69 	bl	800d372 <memchr>
 800cea0:	b108      	cbz	r0, 800cea6 <_printf_i+0x1e6>
 800cea2:	1b80      	subs	r0, r0, r6
 800cea4:	6060      	str	r0, [r4, #4]
 800cea6:	6863      	ldr	r3, [r4, #4]
 800cea8:	6123      	str	r3, [r4, #16]
 800ceaa:	2300      	movs	r3, #0
 800ceac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ceb0:	e7aa      	b.n	800ce08 <_printf_i+0x148>
 800ceb2:	6923      	ldr	r3, [r4, #16]
 800ceb4:	4632      	mov	r2, r6
 800ceb6:	4649      	mov	r1, r9
 800ceb8:	4640      	mov	r0, r8
 800ceba:	47d0      	blx	sl
 800cebc:	3001      	adds	r0, #1
 800cebe:	d0ad      	beq.n	800ce1c <_printf_i+0x15c>
 800cec0:	6823      	ldr	r3, [r4, #0]
 800cec2:	079b      	lsls	r3, r3, #30
 800cec4:	d413      	bmi.n	800ceee <_printf_i+0x22e>
 800cec6:	68e0      	ldr	r0, [r4, #12]
 800cec8:	9b03      	ldr	r3, [sp, #12]
 800ceca:	4298      	cmp	r0, r3
 800cecc:	bfb8      	it	lt
 800cece:	4618      	movlt	r0, r3
 800ced0:	e7a6      	b.n	800ce20 <_printf_i+0x160>
 800ced2:	2301      	movs	r3, #1
 800ced4:	4632      	mov	r2, r6
 800ced6:	4649      	mov	r1, r9
 800ced8:	4640      	mov	r0, r8
 800ceda:	47d0      	blx	sl
 800cedc:	3001      	adds	r0, #1
 800cede:	d09d      	beq.n	800ce1c <_printf_i+0x15c>
 800cee0:	3501      	adds	r5, #1
 800cee2:	68e3      	ldr	r3, [r4, #12]
 800cee4:	9903      	ldr	r1, [sp, #12]
 800cee6:	1a5b      	subs	r3, r3, r1
 800cee8:	42ab      	cmp	r3, r5
 800ceea:	dcf2      	bgt.n	800ced2 <_printf_i+0x212>
 800ceec:	e7eb      	b.n	800cec6 <_printf_i+0x206>
 800ceee:	2500      	movs	r5, #0
 800cef0:	f104 0619 	add.w	r6, r4, #25
 800cef4:	e7f5      	b.n	800cee2 <_printf_i+0x222>
 800cef6:	bf00      	nop
 800cef8:	08010c39 	.word	0x08010c39
 800cefc:	08010c4a 	.word	0x08010c4a

0800cf00 <std>:
 800cf00:	2300      	movs	r3, #0
 800cf02:	b510      	push	{r4, lr}
 800cf04:	4604      	mov	r4, r0
 800cf06:	6083      	str	r3, [r0, #8]
 800cf08:	8181      	strh	r1, [r0, #12]
 800cf0a:	4619      	mov	r1, r3
 800cf0c:	6643      	str	r3, [r0, #100]	@ 0x64
 800cf0e:	81c2      	strh	r2, [r0, #14]
 800cf10:	2208      	movs	r2, #8
 800cf12:	6183      	str	r3, [r0, #24]
 800cf14:	e9c0 3300 	strd	r3, r3, [r0]
 800cf18:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cf1c:	305c      	adds	r0, #92	@ 0x5c
 800cf1e:	f000 f954 	bl	800d1ca <memset>
 800cf22:	4b0d      	ldr	r3, [pc, #52]	@ (800cf58 <std+0x58>)
 800cf24:	6224      	str	r4, [r4, #32]
 800cf26:	6263      	str	r3, [r4, #36]	@ 0x24
 800cf28:	4b0c      	ldr	r3, [pc, #48]	@ (800cf5c <std+0x5c>)
 800cf2a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cf2c:	4b0c      	ldr	r3, [pc, #48]	@ (800cf60 <std+0x60>)
 800cf2e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cf30:	4b0c      	ldr	r3, [pc, #48]	@ (800cf64 <std+0x64>)
 800cf32:	6323      	str	r3, [r4, #48]	@ 0x30
 800cf34:	4b0c      	ldr	r3, [pc, #48]	@ (800cf68 <std+0x68>)
 800cf36:	429c      	cmp	r4, r3
 800cf38:	d006      	beq.n	800cf48 <std+0x48>
 800cf3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cf3e:	4294      	cmp	r4, r2
 800cf40:	d002      	beq.n	800cf48 <std+0x48>
 800cf42:	33d0      	adds	r3, #208	@ 0xd0
 800cf44:	429c      	cmp	r4, r3
 800cf46:	d105      	bne.n	800cf54 <std+0x54>
 800cf48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cf4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf50:	f000 ba0c 	b.w	800d36c <__retarget_lock_init_recursive>
 800cf54:	bd10      	pop	{r4, pc}
 800cf56:	bf00      	nop
 800cf58:	0800d141 	.word	0x0800d141
 800cf5c:	0800d167 	.word	0x0800d167
 800cf60:	0800d19f 	.word	0x0800d19f
 800cf64:	0800d1c3 	.word	0x0800d1c3
 800cf68:	20000358 	.word	0x20000358

0800cf6c <stdio_exit_handler>:
 800cf6c:	4a02      	ldr	r2, [pc, #8]	@ (800cf78 <stdio_exit_handler+0xc>)
 800cf6e:	4903      	ldr	r1, [pc, #12]	@ (800cf7c <stdio_exit_handler+0x10>)
 800cf70:	4803      	ldr	r0, [pc, #12]	@ (800cf80 <stdio_exit_handler+0x14>)
 800cf72:	f000 b869 	b.w	800d048 <_fwalk_sglue>
 800cf76:	bf00      	nop
 800cf78:	2000000c 	.word	0x2000000c
 800cf7c:	0800f1dd 	.word	0x0800f1dd
 800cf80:	2000001c 	.word	0x2000001c

0800cf84 <cleanup_stdio>:
 800cf84:	6841      	ldr	r1, [r0, #4]
 800cf86:	4b0c      	ldr	r3, [pc, #48]	@ (800cfb8 <cleanup_stdio+0x34>)
 800cf88:	4299      	cmp	r1, r3
 800cf8a:	b510      	push	{r4, lr}
 800cf8c:	4604      	mov	r4, r0
 800cf8e:	d001      	beq.n	800cf94 <cleanup_stdio+0x10>
 800cf90:	f002 f924 	bl	800f1dc <_fflush_r>
 800cf94:	68a1      	ldr	r1, [r4, #8]
 800cf96:	4b09      	ldr	r3, [pc, #36]	@ (800cfbc <cleanup_stdio+0x38>)
 800cf98:	4299      	cmp	r1, r3
 800cf9a:	d002      	beq.n	800cfa2 <cleanup_stdio+0x1e>
 800cf9c:	4620      	mov	r0, r4
 800cf9e:	f002 f91d 	bl	800f1dc <_fflush_r>
 800cfa2:	68e1      	ldr	r1, [r4, #12]
 800cfa4:	4b06      	ldr	r3, [pc, #24]	@ (800cfc0 <cleanup_stdio+0x3c>)
 800cfa6:	4299      	cmp	r1, r3
 800cfa8:	d004      	beq.n	800cfb4 <cleanup_stdio+0x30>
 800cfaa:	4620      	mov	r0, r4
 800cfac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfb0:	f002 b914 	b.w	800f1dc <_fflush_r>
 800cfb4:	bd10      	pop	{r4, pc}
 800cfb6:	bf00      	nop
 800cfb8:	20000358 	.word	0x20000358
 800cfbc:	200003c0 	.word	0x200003c0
 800cfc0:	20000428 	.word	0x20000428

0800cfc4 <global_stdio_init.part.0>:
 800cfc4:	b510      	push	{r4, lr}
 800cfc6:	4b0b      	ldr	r3, [pc, #44]	@ (800cff4 <global_stdio_init.part.0+0x30>)
 800cfc8:	2104      	movs	r1, #4
 800cfca:	4c0b      	ldr	r4, [pc, #44]	@ (800cff8 <global_stdio_init.part.0+0x34>)
 800cfcc:	4a0b      	ldr	r2, [pc, #44]	@ (800cffc <global_stdio_init.part.0+0x38>)
 800cfce:	4620      	mov	r0, r4
 800cfd0:	601a      	str	r2, [r3, #0]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	f7ff ff94 	bl	800cf00 <std>
 800cfd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cfdc:	2201      	movs	r2, #1
 800cfde:	2109      	movs	r1, #9
 800cfe0:	f7ff ff8e 	bl	800cf00 <std>
 800cfe4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cfe8:	2202      	movs	r2, #2
 800cfea:	2112      	movs	r1, #18
 800cfec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cff0:	f7ff bf86 	b.w	800cf00 <std>
 800cff4:	20000490 	.word	0x20000490
 800cff8:	20000358 	.word	0x20000358
 800cffc:	0800cf6d 	.word	0x0800cf6d

0800d000 <__sfp_lock_acquire>:
 800d000:	4801      	ldr	r0, [pc, #4]	@ (800d008 <__sfp_lock_acquire+0x8>)
 800d002:	f000 b9b4 	b.w	800d36e <__retarget_lock_acquire_recursive>
 800d006:	bf00      	nop
 800d008:	20000499 	.word	0x20000499

0800d00c <__sfp_lock_release>:
 800d00c:	4801      	ldr	r0, [pc, #4]	@ (800d014 <__sfp_lock_release+0x8>)
 800d00e:	f000 b9af 	b.w	800d370 <__retarget_lock_release_recursive>
 800d012:	bf00      	nop
 800d014:	20000499 	.word	0x20000499

0800d018 <__sinit>:
 800d018:	b510      	push	{r4, lr}
 800d01a:	4604      	mov	r4, r0
 800d01c:	f7ff fff0 	bl	800d000 <__sfp_lock_acquire>
 800d020:	6a23      	ldr	r3, [r4, #32]
 800d022:	b11b      	cbz	r3, 800d02c <__sinit+0x14>
 800d024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d028:	f7ff bff0 	b.w	800d00c <__sfp_lock_release>
 800d02c:	4b04      	ldr	r3, [pc, #16]	@ (800d040 <__sinit+0x28>)
 800d02e:	6223      	str	r3, [r4, #32]
 800d030:	4b04      	ldr	r3, [pc, #16]	@ (800d044 <__sinit+0x2c>)
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d1f5      	bne.n	800d024 <__sinit+0xc>
 800d038:	f7ff ffc4 	bl	800cfc4 <global_stdio_init.part.0>
 800d03c:	e7f2      	b.n	800d024 <__sinit+0xc>
 800d03e:	bf00      	nop
 800d040:	0800cf85 	.word	0x0800cf85
 800d044:	20000490 	.word	0x20000490

0800d048 <_fwalk_sglue>:
 800d048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d04c:	4607      	mov	r7, r0
 800d04e:	4688      	mov	r8, r1
 800d050:	4614      	mov	r4, r2
 800d052:	2600      	movs	r6, #0
 800d054:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d058:	f1b9 0901 	subs.w	r9, r9, #1
 800d05c:	d505      	bpl.n	800d06a <_fwalk_sglue+0x22>
 800d05e:	6824      	ldr	r4, [r4, #0]
 800d060:	2c00      	cmp	r4, #0
 800d062:	d1f7      	bne.n	800d054 <_fwalk_sglue+0xc>
 800d064:	4630      	mov	r0, r6
 800d066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d06a:	89ab      	ldrh	r3, [r5, #12]
 800d06c:	2b01      	cmp	r3, #1
 800d06e:	d907      	bls.n	800d080 <_fwalk_sglue+0x38>
 800d070:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d074:	3301      	adds	r3, #1
 800d076:	d003      	beq.n	800d080 <_fwalk_sglue+0x38>
 800d078:	4629      	mov	r1, r5
 800d07a:	4638      	mov	r0, r7
 800d07c:	47c0      	blx	r8
 800d07e:	4306      	orrs	r6, r0
 800d080:	3568      	adds	r5, #104	@ 0x68
 800d082:	e7e9      	b.n	800d058 <_fwalk_sglue+0x10>

0800d084 <sniprintf>:
 800d084:	b40c      	push	{r2, r3}
 800d086:	4b18      	ldr	r3, [pc, #96]	@ (800d0e8 <sniprintf+0x64>)
 800d088:	b530      	push	{r4, r5, lr}
 800d08a:	1e0c      	subs	r4, r1, #0
 800d08c:	b09d      	sub	sp, #116	@ 0x74
 800d08e:	681d      	ldr	r5, [r3, #0]
 800d090:	da08      	bge.n	800d0a4 <sniprintf+0x20>
 800d092:	238b      	movs	r3, #139	@ 0x8b
 800d094:	f04f 30ff 	mov.w	r0, #4294967295
 800d098:	602b      	str	r3, [r5, #0]
 800d09a:	b01d      	add	sp, #116	@ 0x74
 800d09c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d0a0:	b002      	add	sp, #8
 800d0a2:	4770      	bx	lr
 800d0a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d0a8:	9002      	str	r0, [sp, #8]
 800d0aa:	9006      	str	r0, [sp, #24]
 800d0ac:	a902      	add	r1, sp, #8
 800d0ae:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d0b2:	bf14      	ite	ne
 800d0b4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d0b8:	4623      	moveq	r3, r4
 800d0ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d0bc:	4628      	mov	r0, r5
 800d0be:	9304      	str	r3, [sp, #16]
 800d0c0:	9307      	str	r3, [sp, #28]
 800d0c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d0c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d0ca:	ab21      	add	r3, sp, #132	@ 0x84
 800d0cc:	9301      	str	r3, [sp, #4]
 800d0ce:	f001 fbed 	bl	800e8ac <_svfiprintf_r>
 800d0d2:	1c43      	adds	r3, r0, #1
 800d0d4:	bfbc      	itt	lt
 800d0d6:	238b      	movlt	r3, #139	@ 0x8b
 800d0d8:	602b      	strlt	r3, [r5, #0]
 800d0da:	2c00      	cmp	r4, #0
 800d0dc:	d0dd      	beq.n	800d09a <sniprintf+0x16>
 800d0de:	9b02      	ldr	r3, [sp, #8]
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	701a      	strb	r2, [r3, #0]
 800d0e4:	e7d9      	b.n	800d09a <sniprintf+0x16>
 800d0e6:	bf00      	nop
 800d0e8:	20000018 	.word	0x20000018

0800d0ec <siscanf>:
 800d0ec:	b40e      	push	{r1, r2, r3}
 800d0ee:	b530      	push	{r4, r5, lr}
 800d0f0:	b09c      	sub	sp, #112	@ 0x70
 800d0f2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800d0f6:	ac1f      	add	r4, sp, #124	@ 0x7c
 800d0f8:	f8ad 2014 	strh.w	r2, [sp, #20]
 800d0fc:	9002      	str	r0, [sp, #8]
 800d0fe:	f854 5b04 	ldr.w	r5, [r4], #4
 800d102:	9006      	str	r0, [sp, #24]
 800d104:	f7f3 f8ce 	bl	80002a4 <strlen>
 800d108:	4b0b      	ldr	r3, [pc, #44]	@ (800d138 <siscanf+0x4c>)
 800d10a:	462a      	mov	r2, r5
 800d10c:	9003      	str	r0, [sp, #12]
 800d10e:	a902      	add	r1, sp, #8
 800d110:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d112:	2300      	movs	r3, #0
 800d114:	9007      	str	r0, [sp, #28]
 800d116:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d118:	9314      	str	r3, [sp, #80]	@ 0x50
 800d11a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d11e:	4807      	ldr	r0, [pc, #28]	@ (800d13c <siscanf+0x50>)
 800d120:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d124:	4623      	mov	r3, r4
 800d126:	6800      	ldr	r0, [r0, #0]
 800d128:	9401      	str	r4, [sp, #4]
 800d12a:	f001 fd13 	bl	800eb54 <__ssvfiscanf_r>
 800d12e:	b01c      	add	sp, #112	@ 0x70
 800d130:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d134:	b003      	add	sp, #12
 800d136:	4770      	bx	lr
 800d138:	0800d163 	.word	0x0800d163
 800d13c:	20000018 	.word	0x20000018

0800d140 <__sread>:
 800d140:	b510      	push	{r4, lr}
 800d142:	460c      	mov	r4, r1
 800d144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d148:	f000 f89e 	bl	800d288 <_read_r>
 800d14c:	2800      	cmp	r0, #0
 800d14e:	bfab      	itete	ge
 800d150:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d152:	89a3      	ldrhlt	r3, [r4, #12]
 800d154:	181b      	addge	r3, r3, r0
 800d156:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d15a:	bfac      	ite	ge
 800d15c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d15e:	81a3      	strhlt	r3, [r4, #12]
 800d160:	bd10      	pop	{r4, pc}

0800d162 <__seofread>:
 800d162:	2000      	movs	r0, #0
 800d164:	4770      	bx	lr

0800d166 <__swrite>:
 800d166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d16a:	461f      	mov	r7, r3
 800d16c:	898b      	ldrh	r3, [r1, #12]
 800d16e:	4605      	mov	r5, r0
 800d170:	460c      	mov	r4, r1
 800d172:	05db      	lsls	r3, r3, #23
 800d174:	4616      	mov	r6, r2
 800d176:	d505      	bpl.n	800d184 <__swrite+0x1e>
 800d178:	2302      	movs	r3, #2
 800d17a:	2200      	movs	r2, #0
 800d17c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d180:	f000 f870 	bl	800d264 <_lseek_r>
 800d184:	89a3      	ldrh	r3, [r4, #12]
 800d186:	4632      	mov	r2, r6
 800d188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d18c:	4628      	mov	r0, r5
 800d18e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d192:	81a3      	strh	r3, [r4, #12]
 800d194:	463b      	mov	r3, r7
 800d196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d19a:	f000 b8ab 	b.w	800d2f4 <_write_r>

0800d19e <__sseek>:
 800d19e:	b510      	push	{r4, lr}
 800d1a0:	460c      	mov	r4, r1
 800d1a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1a6:	f000 f85d 	bl	800d264 <_lseek_r>
 800d1aa:	1c43      	adds	r3, r0, #1
 800d1ac:	89a3      	ldrh	r3, [r4, #12]
 800d1ae:	bf15      	itete	ne
 800d1b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d1b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d1b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d1ba:	81a3      	strheq	r3, [r4, #12]
 800d1bc:	bf18      	it	ne
 800d1be:	81a3      	strhne	r3, [r4, #12]
 800d1c0:	bd10      	pop	{r4, pc}

0800d1c2 <__sclose>:
 800d1c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1c6:	f000 b83d 	b.w	800d244 <_close_r>

0800d1ca <memset>:
 800d1ca:	4402      	add	r2, r0
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	4293      	cmp	r3, r2
 800d1d0:	d100      	bne.n	800d1d4 <memset+0xa>
 800d1d2:	4770      	bx	lr
 800d1d4:	f803 1b01 	strb.w	r1, [r3], #1
 800d1d8:	e7f9      	b.n	800d1ce <memset+0x4>

0800d1da <_raise_r>:
 800d1da:	291f      	cmp	r1, #31
 800d1dc:	b538      	push	{r3, r4, r5, lr}
 800d1de:	4605      	mov	r5, r0
 800d1e0:	460c      	mov	r4, r1
 800d1e2:	d904      	bls.n	800d1ee <_raise_r+0x14>
 800d1e4:	2316      	movs	r3, #22
 800d1e6:	6003      	str	r3, [r0, #0]
 800d1e8:	f04f 30ff 	mov.w	r0, #4294967295
 800d1ec:	bd38      	pop	{r3, r4, r5, pc}
 800d1ee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d1f0:	b112      	cbz	r2, 800d1f8 <_raise_r+0x1e>
 800d1f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d1f6:	b94b      	cbnz	r3, 800d20c <_raise_r+0x32>
 800d1f8:	4628      	mov	r0, r5
 800d1fa:	f000 f869 	bl	800d2d0 <_getpid_r>
 800d1fe:	4622      	mov	r2, r4
 800d200:	4601      	mov	r1, r0
 800d202:	4628      	mov	r0, r5
 800d204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d208:	f000 b850 	b.w	800d2ac <_kill_r>
 800d20c:	2b01      	cmp	r3, #1
 800d20e:	d00a      	beq.n	800d226 <_raise_r+0x4c>
 800d210:	1c59      	adds	r1, r3, #1
 800d212:	d103      	bne.n	800d21c <_raise_r+0x42>
 800d214:	2316      	movs	r3, #22
 800d216:	6003      	str	r3, [r0, #0]
 800d218:	2001      	movs	r0, #1
 800d21a:	e7e7      	b.n	800d1ec <_raise_r+0x12>
 800d21c:	2100      	movs	r1, #0
 800d21e:	4620      	mov	r0, r4
 800d220:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d224:	4798      	blx	r3
 800d226:	2000      	movs	r0, #0
 800d228:	e7e0      	b.n	800d1ec <_raise_r+0x12>
	...

0800d22c <raise>:
 800d22c:	4b02      	ldr	r3, [pc, #8]	@ (800d238 <raise+0xc>)
 800d22e:	4601      	mov	r1, r0
 800d230:	6818      	ldr	r0, [r3, #0]
 800d232:	f7ff bfd2 	b.w	800d1da <_raise_r>
 800d236:	bf00      	nop
 800d238:	20000018 	.word	0x20000018

0800d23c <_localeconv_r>:
 800d23c:	4800      	ldr	r0, [pc, #0]	@ (800d240 <_localeconv_r+0x4>)
 800d23e:	4770      	bx	lr
 800d240:	20000158 	.word	0x20000158

0800d244 <_close_r>:
 800d244:	b538      	push	{r3, r4, r5, lr}
 800d246:	2300      	movs	r3, #0
 800d248:	4d05      	ldr	r5, [pc, #20]	@ (800d260 <_close_r+0x1c>)
 800d24a:	4604      	mov	r4, r0
 800d24c:	4608      	mov	r0, r1
 800d24e:	602b      	str	r3, [r5, #0]
 800d250:	f7f5 f9f2 	bl	8002638 <_close>
 800d254:	1c43      	adds	r3, r0, #1
 800d256:	d102      	bne.n	800d25e <_close_r+0x1a>
 800d258:	682b      	ldr	r3, [r5, #0]
 800d25a:	b103      	cbz	r3, 800d25e <_close_r+0x1a>
 800d25c:	6023      	str	r3, [r4, #0]
 800d25e:	bd38      	pop	{r3, r4, r5, pc}
 800d260:	20000494 	.word	0x20000494

0800d264 <_lseek_r>:
 800d264:	b538      	push	{r3, r4, r5, lr}
 800d266:	4604      	mov	r4, r0
 800d268:	4d06      	ldr	r5, [pc, #24]	@ (800d284 <_lseek_r+0x20>)
 800d26a:	4608      	mov	r0, r1
 800d26c:	4611      	mov	r1, r2
 800d26e:	2200      	movs	r2, #0
 800d270:	602a      	str	r2, [r5, #0]
 800d272:	461a      	mov	r2, r3
 800d274:	f7f5 fa07 	bl	8002686 <_lseek>
 800d278:	1c43      	adds	r3, r0, #1
 800d27a:	d102      	bne.n	800d282 <_lseek_r+0x1e>
 800d27c:	682b      	ldr	r3, [r5, #0]
 800d27e:	b103      	cbz	r3, 800d282 <_lseek_r+0x1e>
 800d280:	6023      	str	r3, [r4, #0]
 800d282:	bd38      	pop	{r3, r4, r5, pc}
 800d284:	20000494 	.word	0x20000494

0800d288 <_read_r>:
 800d288:	b538      	push	{r3, r4, r5, lr}
 800d28a:	4604      	mov	r4, r0
 800d28c:	4d06      	ldr	r5, [pc, #24]	@ (800d2a8 <_read_r+0x20>)
 800d28e:	4608      	mov	r0, r1
 800d290:	4611      	mov	r1, r2
 800d292:	2200      	movs	r2, #0
 800d294:	602a      	str	r2, [r5, #0]
 800d296:	461a      	mov	r2, r3
 800d298:	f7f5 f995 	bl	80025c6 <_read>
 800d29c:	1c43      	adds	r3, r0, #1
 800d29e:	d102      	bne.n	800d2a6 <_read_r+0x1e>
 800d2a0:	682b      	ldr	r3, [r5, #0]
 800d2a2:	b103      	cbz	r3, 800d2a6 <_read_r+0x1e>
 800d2a4:	6023      	str	r3, [r4, #0]
 800d2a6:	bd38      	pop	{r3, r4, r5, pc}
 800d2a8:	20000494 	.word	0x20000494

0800d2ac <_kill_r>:
 800d2ac:	b538      	push	{r3, r4, r5, lr}
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	4d06      	ldr	r5, [pc, #24]	@ (800d2cc <_kill_r+0x20>)
 800d2b2:	4604      	mov	r4, r0
 800d2b4:	4608      	mov	r0, r1
 800d2b6:	4611      	mov	r1, r2
 800d2b8:	602b      	str	r3, [r5, #0]
 800d2ba:	f7f5 f969 	bl	8002590 <_kill>
 800d2be:	1c43      	adds	r3, r0, #1
 800d2c0:	d102      	bne.n	800d2c8 <_kill_r+0x1c>
 800d2c2:	682b      	ldr	r3, [r5, #0]
 800d2c4:	b103      	cbz	r3, 800d2c8 <_kill_r+0x1c>
 800d2c6:	6023      	str	r3, [r4, #0]
 800d2c8:	bd38      	pop	{r3, r4, r5, pc}
 800d2ca:	bf00      	nop
 800d2cc:	20000494 	.word	0x20000494

0800d2d0 <_getpid_r>:
 800d2d0:	f7f5 b956 	b.w	8002580 <_getpid>

0800d2d4 <_sbrk_r>:
 800d2d4:	b538      	push	{r3, r4, r5, lr}
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	4d05      	ldr	r5, [pc, #20]	@ (800d2f0 <_sbrk_r+0x1c>)
 800d2da:	4604      	mov	r4, r0
 800d2dc:	4608      	mov	r0, r1
 800d2de:	602b      	str	r3, [r5, #0]
 800d2e0:	f7f5 f9de 	bl	80026a0 <_sbrk>
 800d2e4:	1c43      	adds	r3, r0, #1
 800d2e6:	d102      	bne.n	800d2ee <_sbrk_r+0x1a>
 800d2e8:	682b      	ldr	r3, [r5, #0]
 800d2ea:	b103      	cbz	r3, 800d2ee <_sbrk_r+0x1a>
 800d2ec:	6023      	str	r3, [r4, #0]
 800d2ee:	bd38      	pop	{r3, r4, r5, pc}
 800d2f0:	20000494 	.word	0x20000494

0800d2f4 <_write_r>:
 800d2f4:	b538      	push	{r3, r4, r5, lr}
 800d2f6:	4604      	mov	r4, r0
 800d2f8:	4d06      	ldr	r5, [pc, #24]	@ (800d314 <_write_r+0x20>)
 800d2fa:	4608      	mov	r0, r1
 800d2fc:	4611      	mov	r1, r2
 800d2fe:	2200      	movs	r2, #0
 800d300:	602a      	str	r2, [r5, #0]
 800d302:	461a      	mov	r2, r3
 800d304:	f7f5 f97c 	bl	8002600 <_write>
 800d308:	1c43      	adds	r3, r0, #1
 800d30a:	d102      	bne.n	800d312 <_write_r+0x1e>
 800d30c:	682b      	ldr	r3, [r5, #0]
 800d30e:	b103      	cbz	r3, 800d312 <_write_r+0x1e>
 800d310:	6023      	str	r3, [r4, #0]
 800d312:	bd38      	pop	{r3, r4, r5, pc}
 800d314:	20000494 	.word	0x20000494

0800d318 <__errno>:
 800d318:	4b01      	ldr	r3, [pc, #4]	@ (800d320 <__errno+0x8>)
 800d31a:	6818      	ldr	r0, [r3, #0]
 800d31c:	4770      	bx	lr
 800d31e:	bf00      	nop
 800d320:	20000018 	.word	0x20000018

0800d324 <__libc_init_array>:
 800d324:	b570      	push	{r4, r5, r6, lr}
 800d326:	4d0d      	ldr	r5, [pc, #52]	@ (800d35c <__libc_init_array+0x38>)
 800d328:	2600      	movs	r6, #0
 800d32a:	4c0d      	ldr	r4, [pc, #52]	@ (800d360 <__libc_init_array+0x3c>)
 800d32c:	1b64      	subs	r4, r4, r5
 800d32e:	10a4      	asrs	r4, r4, #2
 800d330:	42a6      	cmp	r6, r4
 800d332:	d109      	bne.n	800d348 <__libc_init_array+0x24>
 800d334:	4d0b      	ldr	r5, [pc, #44]	@ (800d364 <__libc_init_array+0x40>)
 800d336:	2600      	movs	r6, #0
 800d338:	4c0b      	ldr	r4, [pc, #44]	@ (800d368 <__libc_init_array+0x44>)
 800d33a:	f002 fb65 	bl	800fa08 <_init>
 800d33e:	1b64      	subs	r4, r4, r5
 800d340:	10a4      	asrs	r4, r4, #2
 800d342:	42a6      	cmp	r6, r4
 800d344:	d105      	bne.n	800d352 <__libc_init_array+0x2e>
 800d346:	bd70      	pop	{r4, r5, r6, pc}
 800d348:	f855 3b04 	ldr.w	r3, [r5], #4
 800d34c:	3601      	adds	r6, #1
 800d34e:	4798      	blx	r3
 800d350:	e7ee      	b.n	800d330 <__libc_init_array+0xc>
 800d352:	f855 3b04 	ldr.w	r3, [r5], #4
 800d356:	3601      	adds	r6, #1
 800d358:	4798      	blx	r3
 800d35a:	e7f2      	b.n	800d342 <__libc_init_array+0x1e>
 800d35c:	08010ebc 	.word	0x08010ebc
 800d360:	08010ebc 	.word	0x08010ebc
 800d364:	08010ebc 	.word	0x08010ebc
 800d368:	08010ec0 	.word	0x08010ec0

0800d36c <__retarget_lock_init_recursive>:
 800d36c:	4770      	bx	lr

0800d36e <__retarget_lock_acquire_recursive>:
 800d36e:	4770      	bx	lr

0800d370 <__retarget_lock_release_recursive>:
 800d370:	4770      	bx	lr

0800d372 <memchr>:
 800d372:	b2c9      	uxtb	r1, r1
 800d374:	4603      	mov	r3, r0
 800d376:	4402      	add	r2, r0
 800d378:	b510      	push	{r4, lr}
 800d37a:	4293      	cmp	r3, r2
 800d37c:	4618      	mov	r0, r3
 800d37e:	d101      	bne.n	800d384 <memchr+0x12>
 800d380:	2000      	movs	r0, #0
 800d382:	e003      	b.n	800d38c <memchr+0x1a>
 800d384:	7804      	ldrb	r4, [r0, #0]
 800d386:	3301      	adds	r3, #1
 800d388:	428c      	cmp	r4, r1
 800d38a:	d1f6      	bne.n	800d37a <memchr+0x8>
 800d38c:	bd10      	pop	{r4, pc}

0800d38e <memcpy>:
 800d38e:	440a      	add	r2, r1
 800d390:	1e43      	subs	r3, r0, #1
 800d392:	4291      	cmp	r1, r2
 800d394:	d100      	bne.n	800d398 <memcpy+0xa>
 800d396:	4770      	bx	lr
 800d398:	b510      	push	{r4, lr}
 800d39a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d39e:	4291      	cmp	r1, r2
 800d3a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d3a4:	d1f9      	bne.n	800d39a <memcpy+0xc>
 800d3a6:	bd10      	pop	{r4, pc}

0800d3a8 <quorem>:
 800d3a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3ac:	6903      	ldr	r3, [r0, #16]
 800d3ae:	4607      	mov	r7, r0
 800d3b0:	690c      	ldr	r4, [r1, #16]
 800d3b2:	42a3      	cmp	r3, r4
 800d3b4:	f2c0 8083 	blt.w	800d4be <quorem+0x116>
 800d3b8:	3c01      	subs	r4, #1
 800d3ba:	f100 0514 	add.w	r5, r0, #20
 800d3be:	f101 0814 	add.w	r8, r1, #20
 800d3c2:	00a3      	lsls	r3, r4, #2
 800d3c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d3c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d3cc:	9300      	str	r3, [sp, #0]
 800d3ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d3d2:	9301      	str	r3, [sp, #4]
 800d3d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d3d8:	3301      	adds	r3, #1
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	fbb2 f6f3 	udiv	r6, r2, r3
 800d3e0:	d331      	bcc.n	800d446 <quorem+0x9e>
 800d3e2:	f04f 0a00 	mov.w	sl, #0
 800d3e6:	46c4      	mov	ip, r8
 800d3e8:	46ae      	mov	lr, r5
 800d3ea:	46d3      	mov	fp, sl
 800d3ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d3f0:	b298      	uxth	r0, r3
 800d3f2:	45e1      	cmp	r9, ip
 800d3f4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d3f8:	fb06 a000 	mla	r0, r6, r0, sl
 800d3fc:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d400:	b280      	uxth	r0, r0
 800d402:	fb06 2303 	mla	r3, r6, r3, r2
 800d406:	f8de 2000 	ldr.w	r2, [lr]
 800d40a:	b292      	uxth	r2, r2
 800d40c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d410:	eba2 0200 	sub.w	r2, r2, r0
 800d414:	b29b      	uxth	r3, r3
 800d416:	f8de 0000 	ldr.w	r0, [lr]
 800d41a:	445a      	add	r2, fp
 800d41c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d420:	b292      	uxth	r2, r2
 800d422:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d426:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d42a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d42e:	f84e 2b04 	str.w	r2, [lr], #4
 800d432:	d2db      	bcs.n	800d3ec <quorem+0x44>
 800d434:	9b00      	ldr	r3, [sp, #0]
 800d436:	58eb      	ldr	r3, [r5, r3]
 800d438:	b92b      	cbnz	r3, 800d446 <quorem+0x9e>
 800d43a:	9b01      	ldr	r3, [sp, #4]
 800d43c:	3b04      	subs	r3, #4
 800d43e:	429d      	cmp	r5, r3
 800d440:	461a      	mov	r2, r3
 800d442:	d330      	bcc.n	800d4a6 <quorem+0xfe>
 800d444:	613c      	str	r4, [r7, #16]
 800d446:	4638      	mov	r0, r7
 800d448:	f001 f8c8 	bl	800e5dc <__mcmp>
 800d44c:	2800      	cmp	r0, #0
 800d44e:	db26      	blt.n	800d49e <quorem+0xf6>
 800d450:	4629      	mov	r1, r5
 800d452:	2000      	movs	r0, #0
 800d454:	f858 2b04 	ldr.w	r2, [r8], #4
 800d458:	f8d1 c000 	ldr.w	ip, [r1]
 800d45c:	fa1f fe82 	uxth.w	lr, r2
 800d460:	45c1      	cmp	r9, r8
 800d462:	fa1f f38c 	uxth.w	r3, ip
 800d466:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d46a:	eba3 030e 	sub.w	r3, r3, lr
 800d46e:	4403      	add	r3, r0
 800d470:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d474:	b29b      	uxth	r3, r3
 800d476:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d47a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d47e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d482:	f841 3b04 	str.w	r3, [r1], #4
 800d486:	d2e5      	bcs.n	800d454 <quorem+0xac>
 800d488:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d48c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d490:	b922      	cbnz	r2, 800d49c <quorem+0xf4>
 800d492:	3b04      	subs	r3, #4
 800d494:	429d      	cmp	r5, r3
 800d496:	461a      	mov	r2, r3
 800d498:	d30b      	bcc.n	800d4b2 <quorem+0x10a>
 800d49a:	613c      	str	r4, [r7, #16]
 800d49c:	3601      	adds	r6, #1
 800d49e:	4630      	mov	r0, r6
 800d4a0:	b003      	add	sp, #12
 800d4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4a6:	6812      	ldr	r2, [r2, #0]
 800d4a8:	3b04      	subs	r3, #4
 800d4aa:	2a00      	cmp	r2, #0
 800d4ac:	d1ca      	bne.n	800d444 <quorem+0x9c>
 800d4ae:	3c01      	subs	r4, #1
 800d4b0:	e7c5      	b.n	800d43e <quorem+0x96>
 800d4b2:	6812      	ldr	r2, [r2, #0]
 800d4b4:	3b04      	subs	r3, #4
 800d4b6:	2a00      	cmp	r2, #0
 800d4b8:	d1ef      	bne.n	800d49a <quorem+0xf2>
 800d4ba:	3c01      	subs	r4, #1
 800d4bc:	e7ea      	b.n	800d494 <quorem+0xec>
 800d4be:	2000      	movs	r0, #0
 800d4c0:	e7ee      	b.n	800d4a0 <quorem+0xf8>
 800d4c2:	0000      	movs	r0, r0
 800d4c4:	0000      	movs	r0, r0
	...

0800d4c8 <_dtoa_r>:
 800d4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4cc:	69c7      	ldr	r7, [r0, #28]
 800d4ce:	b099      	sub	sp, #100	@ 0x64
 800d4d0:	4683      	mov	fp, r0
 800d4d2:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800d4d4:	9109      	str	r1, [sp, #36]	@ 0x24
 800d4d6:	920e      	str	r2, [sp, #56]	@ 0x38
 800d4d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d4da:	ec55 4b10 	vmov	r4, r5, d0
 800d4de:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d4e2:	b97f      	cbnz	r7, 800d504 <_dtoa_r+0x3c>
 800d4e4:	2010      	movs	r0, #16
 800d4e6:	f7fe ff6d 	bl	800c3c4 <malloc>
 800d4ea:	4602      	mov	r2, r0
 800d4ec:	f8cb 001c 	str.w	r0, [fp, #28]
 800d4f0:	b920      	cbnz	r0, 800d4fc <_dtoa_r+0x34>
 800d4f2:	4ba7      	ldr	r3, [pc, #668]	@ (800d790 <_dtoa_r+0x2c8>)
 800d4f4:	21ef      	movs	r1, #239	@ 0xef
 800d4f6:	48a7      	ldr	r0, [pc, #668]	@ (800d794 <_dtoa_r+0x2cc>)
 800d4f8:	f001 ff22 	bl	800f340 <__assert_func>
 800d4fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d500:	6007      	str	r7, [r0, #0]
 800d502:	60c7      	str	r7, [r0, #12]
 800d504:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d508:	6819      	ldr	r1, [r3, #0]
 800d50a:	b159      	cbz	r1, 800d524 <_dtoa_r+0x5c>
 800d50c:	685a      	ldr	r2, [r3, #4]
 800d50e:	2301      	movs	r3, #1
 800d510:	4658      	mov	r0, fp
 800d512:	4093      	lsls	r3, r2
 800d514:	604a      	str	r2, [r1, #4]
 800d516:	608b      	str	r3, [r1, #8]
 800d518:	f000 fe24 	bl	800e164 <_Bfree>
 800d51c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d520:	2200      	movs	r2, #0
 800d522:	601a      	str	r2, [r3, #0]
 800d524:	1e2b      	subs	r3, r5, #0
 800d526:	bfb7      	itett	lt
 800d528:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d52c:	2300      	movge	r3, #0
 800d52e:	2201      	movlt	r2, #1
 800d530:	9303      	strlt	r3, [sp, #12]
 800d532:	bfa8      	it	ge
 800d534:	6033      	strge	r3, [r6, #0]
 800d536:	9f03      	ldr	r7, [sp, #12]
 800d538:	4b97      	ldr	r3, [pc, #604]	@ (800d798 <_dtoa_r+0x2d0>)
 800d53a:	bfb8      	it	lt
 800d53c:	6032      	strlt	r2, [r6, #0]
 800d53e:	43bb      	bics	r3, r7
 800d540:	d112      	bne.n	800d568 <_dtoa_r+0xa0>
 800d542:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d546:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d548:	6013      	str	r3, [r2, #0]
 800d54a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d54e:	4323      	orrs	r3, r4
 800d550:	f000 854c 	beq.w	800dfec <_dtoa_r+0xb24>
 800d554:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d556:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d7ac <_dtoa_r+0x2e4>
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	f000 854e 	beq.w	800dffc <_dtoa_r+0xb34>
 800d560:	f10a 0303 	add.w	r3, sl, #3
 800d564:	f000 bd48 	b.w	800dff8 <_dtoa_r+0xb30>
 800d568:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d56c:	2200      	movs	r2, #0
 800d56e:	2300      	movs	r3, #0
 800d570:	ec51 0b17 	vmov	r0, r1, d7
 800d574:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d578:	f7f3 fac0 	bl	8000afc <__aeabi_dcmpeq>
 800d57c:	4680      	mov	r8, r0
 800d57e:	b158      	cbz	r0, 800d598 <_dtoa_r+0xd0>
 800d580:	2301      	movs	r3, #1
 800d582:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d584:	6013      	str	r3, [r2, #0]
 800d586:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d588:	b113      	cbz	r3, 800d590 <_dtoa_r+0xc8>
 800d58a:	4b84      	ldr	r3, [pc, #528]	@ (800d79c <_dtoa_r+0x2d4>)
 800d58c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d58e:	6013      	str	r3, [r2, #0]
 800d590:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800d7b0 <_dtoa_r+0x2e8>
 800d594:	f000 bd32 	b.w	800dffc <_dtoa_r+0xb34>
 800d598:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d59c:	aa16      	add	r2, sp, #88	@ 0x58
 800d59e:	a917      	add	r1, sp, #92	@ 0x5c
 800d5a0:	4658      	mov	r0, fp
 800d5a2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d5a6:	f001 f8cd 	bl	800e744 <__d2b>
 800d5aa:	4681      	mov	r9, r0
 800d5ac:	2e00      	cmp	r6, #0
 800d5ae:	d075      	beq.n	800d69c <_dtoa_r+0x1d4>
 800d5b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d5b2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d5b6:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d5ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d5be:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d5c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d5c6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d5ca:	4619      	mov	r1, r3
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	4b74      	ldr	r3, [pc, #464]	@ (800d7a0 <_dtoa_r+0x2d8>)
 800d5d0:	f7f2 fe74 	bl	80002bc <__aeabi_dsub>
 800d5d4:	a368      	add	r3, pc, #416	@ (adr r3, 800d778 <_dtoa_r+0x2b0>)
 800d5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5da:	f7f3 f827 	bl	800062c <__aeabi_dmul>
 800d5de:	a368      	add	r3, pc, #416	@ (adr r3, 800d780 <_dtoa_r+0x2b8>)
 800d5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5e4:	f7f2 fe6c 	bl	80002c0 <__adddf3>
 800d5e8:	4604      	mov	r4, r0
 800d5ea:	460d      	mov	r5, r1
 800d5ec:	4630      	mov	r0, r6
 800d5ee:	f7f2 ffb3 	bl	8000558 <__aeabi_i2d>
 800d5f2:	a365      	add	r3, pc, #404	@ (adr r3, 800d788 <_dtoa_r+0x2c0>)
 800d5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5f8:	f7f3 f818 	bl	800062c <__aeabi_dmul>
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	460b      	mov	r3, r1
 800d600:	4620      	mov	r0, r4
 800d602:	4629      	mov	r1, r5
 800d604:	f7f2 fe5c 	bl	80002c0 <__adddf3>
 800d608:	4604      	mov	r4, r0
 800d60a:	460d      	mov	r5, r1
 800d60c:	f7f3 fabe 	bl	8000b8c <__aeabi_d2iz>
 800d610:	2200      	movs	r2, #0
 800d612:	4607      	mov	r7, r0
 800d614:	2300      	movs	r3, #0
 800d616:	4620      	mov	r0, r4
 800d618:	4629      	mov	r1, r5
 800d61a:	f7f3 fa79 	bl	8000b10 <__aeabi_dcmplt>
 800d61e:	b140      	cbz	r0, 800d632 <_dtoa_r+0x16a>
 800d620:	4638      	mov	r0, r7
 800d622:	f7f2 ff99 	bl	8000558 <__aeabi_i2d>
 800d626:	4622      	mov	r2, r4
 800d628:	462b      	mov	r3, r5
 800d62a:	f7f3 fa67 	bl	8000afc <__aeabi_dcmpeq>
 800d62e:	b900      	cbnz	r0, 800d632 <_dtoa_r+0x16a>
 800d630:	3f01      	subs	r7, #1
 800d632:	2f16      	cmp	r7, #22
 800d634:	d851      	bhi.n	800d6da <_dtoa_r+0x212>
 800d636:	4b5b      	ldr	r3, [pc, #364]	@ (800d7a4 <_dtoa_r+0x2dc>)
 800d638:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d63c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d644:	f7f3 fa64 	bl	8000b10 <__aeabi_dcmplt>
 800d648:	2800      	cmp	r0, #0
 800d64a:	d048      	beq.n	800d6de <_dtoa_r+0x216>
 800d64c:	3f01      	subs	r7, #1
 800d64e:	2300      	movs	r3, #0
 800d650:	9312      	str	r3, [sp, #72]	@ 0x48
 800d652:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d654:	1b9b      	subs	r3, r3, r6
 800d656:	1e5a      	subs	r2, r3, #1
 800d658:	bf46      	itte	mi
 800d65a:	f1c3 0801 	rsbmi	r8, r3, #1
 800d65e:	2300      	movmi	r3, #0
 800d660:	f04f 0800 	movpl.w	r8, #0
 800d664:	9208      	str	r2, [sp, #32]
 800d666:	bf48      	it	mi
 800d668:	9308      	strmi	r3, [sp, #32]
 800d66a:	2f00      	cmp	r7, #0
 800d66c:	db39      	blt.n	800d6e2 <_dtoa_r+0x21a>
 800d66e:	9b08      	ldr	r3, [sp, #32]
 800d670:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d672:	443b      	add	r3, r7
 800d674:	9308      	str	r3, [sp, #32]
 800d676:	2300      	movs	r3, #0
 800d678:	930a      	str	r3, [sp, #40]	@ 0x28
 800d67a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d67c:	2b09      	cmp	r3, #9
 800d67e:	d864      	bhi.n	800d74a <_dtoa_r+0x282>
 800d680:	2b05      	cmp	r3, #5
 800d682:	bfc5      	ittet	gt
 800d684:	3b04      	subgt	r3, #4
 800d686:	2400      	movgt	r4, #0
 800d688:	2401      	movle	r4, #1
 800d68a:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d68c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d68e:	3b02      	subs	r3, #2
 800d690:	2b03      	cmp	r3, #3
 800d692:	d865      	bhi.n	800d760 <_dtoa_r+0x298>
 800d694:	e8df f003 	tbb	[pc, r3]
 800d698:	5737392c 	.word	0x5737392c
 800d69c:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d6a0:	441e      	add	r6, r3
 800d6a2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d6a6:	2b20      	cmp	r3, #32
 800d6a8:	bfc9      	itett	gt
 800d6aa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d6ae:	f1c3 0320 	rsble	r3, r3, #32
 800d6b2:	409f      	lslgt	r7, r3
 800d6b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d6b8:	bfd8      	it	le
 800d6ba:	fa04 f003 	lslle.w	r0, r4, r3
 800d6be:	f106 36ff 	add.w	r6, r6, #4294967295
 800d6c2:	bfc4      	itt	gt
 800d6c4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d6c8:	ea47 0003 	orrgt.w	r0, r7, r3
 800d6cc:	f7f2 ff34 	bl	8000538 <__aeabi_ui2d>
 800d6d0:	2201      	movs	r2, #1
 800d6d2:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d6d6:	9214      	str	r2, [sp, #80]	@ 0x50
 800d6d8:	e777      	b.n	800d5ca <_dtoa_r+0x102>
 800d6da:	2301      	movs	r3, #1
 800d6dc:	e7b8      	b.n	800d650 <_dtoa_r+0x188>
 800d6de:	9012      	str	r0, [sp, #72]	@ 0x48
 800d6e0:	e7b7      	b.n	800d652 <_dtoa_r+0x18a>
 800d6e2:	427b      	negs	r3, r7
 800d6e4:	eba8 0807 	sub.w	r8, r8, r7
 800d6e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d6ee:	e7c4      	b.n	800d67a <_dtoa_r+0x1b2>
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d6f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	dc35      	bgt.n	800d766 <_dtoa_r+0x29e>
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	461a      	mov	r2, r3
 800d6fe:	9300      	str	r3, [sp, #0]
 800d700:	9307      	str	r3, [sp, #28]
 800d702:	920e      	str	r2, [sp, #56]	@ 0x38
 800d704:	e00b      	b.n	800d71e <_dtoa_r+0x256>
 800d706:	2301      	movs	r3, #1
 800d708:	e7f3      	b.n	800d6f2 <_dtoa_r+0x22a>
 800d70a:	2300      	movs	r3, #0
 800d70c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d70e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d710:	18fb      	adds	r3, r7, r3
 800d712:	9300      	str	r3, [sp, #0]
 800d714:	3301      	adds	r3, #1
 800d716:	2b01      	cmp	r3, #1
 800d718:	9307      	str	r3, [sp, #28]
 800d71a:	bfb8      	it	lt
 800d71c:	2301      	movlt	r3, #1
 800d71e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d722:	2100      	movs	r1, #0
 800d724:	2204      	movs	r2, #4
 800d726:	f102 0514 	add.w	r5, r2, #20
 800d72a:	429d      	cmp	r5, r3
 800d72c:	d91f      	bls.n	800d76e <_dtoa_r+0x2a6>
 800d72e:	6041      	str	r1, [r0, #4]
 800d730:	4658      	mov	r0, fp
 800d732:	f000 fcd7 	bl	800e0e4 <_Balloc>
 800d736:	4682      	mov	sl, r0
 800d738:	2800      	cmp	r0, #0
 800d73a:	d13b      	bne.n	800d7b4 <_dtoa_r+0x2ec>
 800d73c:	4b1a      	ldr	r3, [pc, #104]	@ (800d7a8 <_dtoa_r+0x2e0>)
 800d73e:	4602      	mov	r2, r0
 800d740:	f240 11af 	movw	r1, #431	@ 0x1af
 800d744:	e6d7      	b.n	800d4f6 <_dtoa_r+0x2e>
 800d746:	2301      	movs	r3, #1
 800d748:	e7e0      	b.n	800d70c <_dtoa_r+0x244>
 800d74a:	2401      	movs	r4, #1
 800d74c:	2300      	movs	r3, #0
 800d74e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d750:	9309      	str	r3, [sp, #36]	@ 0x24
 800d752:	f04f 33ff 	mov.w	r3, #4294967295
 800d756:	2200      	movs	r2, #0
 800d758:	9300      	str	r3, [sp, #0]
 800d75a:	9307      	str	r3, [sp, #28]
 800d75c:	2312      	movs	r3, #18
 800d75e:	e7d0      	b.n	800d702 <_dtoa_r+0x23a>
 800d760:	2301      	movs	r3, #1
 800d762:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d764:	e7f5      	b.n	800d752 <_dtoa_r+0x28a>
 800d766:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d768:	9300      	str	r3, [sp, #0]
 800d76a:	9307      	str	r3, [sp, #28]
 800d76c:	e7d7      	b.n	800d71e <_dtoa_r+0x256>
 800d76e:	3101      	adds	r1, #1
 800d770:	0052      	lsls	r2, r2, #1
 800d772:	e7d8      	b.n	800d726 <_dtoa_r+0x25e>
 800d774:	f3af 8000 	nop.w
 800d778:	636f4361 	.word	0x636f4361
 800d77c:	3fd287a7 	.word	0x3fd287a7
 800d780:	8b60c8b3 	.word	0x8b60c8b3
 800d784:	3fc68a28 	.word	0x3fc68a28
 800d788:	509f79fb 	.word	0x509f79fb
 800d78c:	3fd34413 	.word	0x3fd34413
 800d790:	08010c68 	.word	0x08010c68
 800d794:	08010c7f 	.word	0x08010c7f
 800d798:	7ff00000 	.word	0x7ff00000
 800d79c:	08010e68 	.word	0x08010e68
 800d7a0:	3ff80000 	.word	0x3ff80000
 800d7a4:	08010d78 	.word	0x08010d78
 800d7a8:	08010cd7 	.word	0x08010cd7
 800d7ac:	08010c64 	.word	0x08010c64
 800d7b0:	08010e67 	.word	0x08010e67
 800d7b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d7b8:	6018      	str	r0, [r3, #0]
 800d7ba:	9b07      	ldr	r3, [sp, #28]
 800d7bc:	2b0e      	cmp	r3, #14
 800d7be:	f200 80a4 	bhi.w	800d90a <_dtoa_r+0x442>
 800d7c2:	2c00      	cmp	r4, #0
 800d7c4:	f000 80a1 	beq.w	800d90a <_dtoa_r+0x442>
 800d7c8:	2f00      	cmp	r7, #0
 800d7ca:	dd33      	ble.n	800d834 <_dtoa_r+0x36c>
 800d7cc:	f007 020f 	and.w	r2, r7, #15
 800d7d0:	4bac      	ldr	r3, [pc, #688]	@ (800da84 <_dtoa_r+0x5bc>)
 800d7d2:	05f8      	lsls	r0, r7, #23
 800d7d4:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d7d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d7dc:	ed93 7b00 	vldr	d7, [r3]
 800d7e0:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d7e4:	d516      	bpl.n	800d814 <_dtoa_r+0x34c>
 800d7e6:	4ba8      	ldr	r3, [pc, #672]	@ (800da88 <_dtoa_r+0x5c0>)
 800d7e8:	f004 040f 	and.w	r4, r4, #15
 800d7ec:	2603      	movs	r6, #3
 800d7ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d7f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d7f6:	f7f3 f843 	bl	8000880 <__aeabi_ddiv>
 800d7fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d7fe:	4da2      	ldr	r5, [pc, #648]	@ (800da88 <_dtoa_r+0x5c0>)
 800d800:	b954      	cbnz	r4, 800d818 <_dtoa_r+0x350>
 800d802:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d806:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d80a:	f7f3 f839 	bl	8000880 <__aeabi_ddiv>
 800d80e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d812:	e028      	b.n	800d866 <_dtoa_r+0x39e>
 800d814:	2602      	movs	r6, #2
 800d816:	e7f2      	b.n	800d7fe <_dtoa_r+0x336>
 800d818:	07e1      	lsls	r1, r4, #31
 800d81a:	d508      	bpl.n	800d82e <_dtoa_r+0x366>
 800d81c:	3601      	adds	r6, #1
 800d81e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d822:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d826:	f7f2 ff01 	bl	800062c <__aeabi_dmul>
 800d82a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d82e:	1064      	asrs	r4, r4, #1
 800d830:	3508      	adds	r5, #8
 800d832:	e7e5      	b.n	800d800 <_dtoa_r+0x338>
 800d834:	f000 80d2 	beq.w	800d9dc <_dtoa_r+0x514>
 800d838:	427c      	negs	r4, r7
 800d83a:	4b92      	ldr	r3, [pc, #584]	@ (800da84 <_dtoa_r+0x5bc>)
 800d83c:	4d92      	ldr	r5, [pc, #584]	@ (800da88 <_dtoa_r+0x5c0>)
 800d83e:	2602      	movs	r6, #2
 800d840:	f004 020f 	and.w	r2, r4, #15
 800d844:	1124      	asrs	r4, r4, #4
 800d846:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d84a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d852:	f7f2 feeb 	bl	800062c <__aeabi_dmul>
 800d856:	2300      	movs	r3, #0
 800d858:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d85c:	2c00      	cmp	r4, #0
 800d85e:	f040 80b2 	bne.w	800d9c6 <_dtoa_r+0x4fe>
 800d862:	2b00      	cmp	r3, #0
 800d864:	d1d3      	bne.n	800d80e <_dtoa_r+0x346>
 800d866:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d868:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	f000 80b7 	beq.w	800d9e0 <_dtoa_r+0x518>
 800d872:	2200      	movs	r2, #0
 800d874:	4b85      	ldr	r3, [pc, #532]	@ (800da8c <_dtoa_r+0x5c4>)
 800d876:	4620      	mov	r0, r4
 800d878:	4629      	mov	r1, r5
 800d87a:	f7f3 f949 	bl	8000b10 <__aeabi_dcmplt>
 800d87e:	2800      	cmp	r0, #0
 800d880:	f000 80ae 	beq.w	800d9e0 <_dtoa_r+0x518>
 800d884:	9b07      	ldr	r3, [sp, #28]
 800d886:	2b00      	cmp	r3, #0
 800d888:	f000 80aa 	beq.w	800d9e0 <_dtoa_r+0x518>
 800d88c:	9b00      	ldr	r3, [sp, #0]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	dd37      	ble.n	800d902 <_dtoa_r+0x43a>
 800d892:	1e7b      	subs	r3, r7, #1
 800d894:	4620      	mov	r0, r4
 800d896:	2200      	movs	r2, #0
 800d898:	4629      	mov	r1, r5
 800d89a:	9304      	str	r3, [sp, #16]
 800d89c:	3601      	adds	r6, #1
 800d89e:	4b7c      	ldr	r3, [pc, #496]	@ (800da90 <_dtoa_r+0x5c8>)
 800d8a0:	f7f2 fec4 	bl	800062c <__aeabi_dmul>
 800d8a4:	9c00      	ldr	r4, [sp, #0]
 800d8a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8aa:	4630      	mov	r0, r6
 800d8ac:	f7f2 fe54 	bl	8000558 <__aeabi_i2d>
 800d8b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d8b4:	f7f2 feba 	bl	800062c <__aeabi_dmul>
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	4b76      	ldr	r3, [pc, #472]	@ (800da94 <_dtoa_r+0x5cc>)
 800d8bc:	f7f2 fd00 	bl	80002c0 <__adddf3>
 800d8c0:	4605      	mov	r5, r0
 800d8c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d8c6:	2c00      	cmp	r4, #0
 800d8c8:	f040 808d 	bne.w	800d9e6 <_dtoa_r+0x51e>
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	4b72      	ldr	r3, [pc, #456]	@ (800da98 <_dtoa_r+0x5d0>)
 800d8d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8d4:	f7f2 fcf2 	bl	80002bc <__aeabi_dsub>
 800d8d8:	4602      	mov	r2, r0
 800d8da:	460b      	mov	r3, r1
 800d8dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d8e0:	462a      	mov	r2, r5
 800d8e2:	4633      	mov	r3, r6
 800d8e4:	f7f3 f932 	bl	8000b4c <__aeabi_dcmpgt>
 800d8e8:	2800      	cmp	r0, #0
 800d8ea:	f040 828b 	bne.w	800de04 <_dtoa_r+0x93c>
 800d8ee:	462a      	mov	r2, r5
 800d8f0:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d8f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8f8:	f7f3 f90a 	bl	8000b10 <__aeabi_dcmplt>
 800d8fc:	2800      	cmp	r0, #0
 800d8fe:	f040 8128 	bne.w	800db52 <_dtoa_r+0x68a>
 800d902:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d906:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d90a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	f2c0 815a 	blt.w	800dbc6 <_dtoa_r+0x6fe>
 800d912:	2f0e      	cmp	r7, #14
 800d914:	f300 8157 	bgt.w	800dbc6 <_dtoa_r+0x6fe>
 800d918:	4b5a      	ldr	r3, [pc, #360]	@ (800da84 <_dtoa_r+0x5bc>)
 800d91a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d91e:	ed93 7b00 	vldr	d7, [r3]
 800d922:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d924:	2b00      	cmp	r3, #0
 800d926:	ed8d 7b00 	vstr	d7, [sp]
 800d92a:	da03      	bge.n	800d934 <_dtoa_r+0x46c>
 800d92c:	9b07      	ldr	r3, [sp, #28]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	f340 8101 	ble.w	800db36 <_dtoa_r+0x66e>
 800d934:	4656      	mov	r6, sl
 800d936:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d93a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d93e:	4620      	mov	r0, r4
 800d940:	4629      	mov	r1, r5
 800d942:	f7f2 ff9d 	bl	8000880 <__aeabi_ddiv>
 800d946:	f7f3 f921 	bl	8000b8c <__aeabi_d2iz>
 800d94a:	4680      	mov	r8, r0
 800d94c:	f7f2 fe04 	bl	8000558 <__aeabi_i2d>
 800d950:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d954:	f7f2 fe6a 	bl	800062c <__aeabi_dmul>
 800d958:	4602      	mov	r2, r0
 800d95a:	4620      	mov	r0, r4
 800d95c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d960:	460b      	mov	r3, r1
 800d962:	4629      	mov	r1, r5
 800d964:	f7f2 fcaa 	bl	80002bc <__aeabi_dsub>
 800d968:	9d07      	ldr	r5, [sp, #28]
 800d96a:	f806 4b01 	strb.w	r4, [r6], #1
 800d96e:	eba6 040a 	sub.w	r4, r6, sl
 800d972:	4602      	mov	r2, r0
 800d974:	460b      	mov	r3, r1
 800d976:	42a5      	cmp	r5, r4
 800d978:	f040 8117 	bne.w	800dbaa <_dtoa_r+0x6e2>
 800d97c:	f7f2 fca0 	bl	80002c0 <__adddf3>
 800d980:	4604      	mov	r4, r0
 800d982:	460d      	mov	r5, r1
 800d984:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d988:	f7f3 f8e0 	bl	8000b4c <__aeabi_dcmpgt>
 800d98c:	2800      	cmp	r0, #0
 800d98e:	f040 80f9 	bne.w	800db84 <_dtoa_r+0x6bc>
 800d992:	4620      	mov	r0, r4
 800d994:	4629      	mov	r1, r5
 800d996:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d99a:	f7f3 f8af 	bl	8000afc <__aeabi_dcmpeq>
 800d99e:	b118      	cbz	r0, 800d9a8 <_dtoa_r+0x4e0>
 800d9a0:	f018 0f01 	tst.w	r8, #1
 800d9a4:	f040 80ee 	bne.w	800db84 <_dtoa_r+0x6bc>
 800d9a8:	4649      	mov	r1, r9
 800d9aa:	4658      	mov	r0, fp
 800d9ac:	f000 fbda 	bl	800e164 <_Bfree>
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	3701      	adds	r7, #1
 800d9b4:	7033      	strb	r3, [r6, #0]
 800d9b6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d9b8:	601f      	str	r7, [r3, #0]
 800d9ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	f000 831d 	beq.w	800dffc <_dtoa_r+0xb34>
 800d9c2:	601e      	str	r6, [r3, #0]
 800d9c4:	e31a      	b.n	800dffc <_dtoa_r+0xb34>
 800d9c6:	07e2      	lsls	r2, r4, #31
 800d9c8:	d505      	bpl.n	800d9d6 <_dtoa_r+0x50e>
 800d9ca:	3601      	adds	r6, #1
 800d9cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d9d0:	f7f2 fe2c 	bl	800062c <__aeabi_dmul>
 800d9d4:	2301      	movs	r3, #1
 800d9d6:	1064      	asrs	r4, r4, #1
 800d9d8:	3508      	adds	r5, #8
 800d9da:	e73f      	b.n	800d85c <_dtoa_r+0x394>
 800d9dc:	2602      	movs	r6, #2
 800d9de:	e742      	b.n	800d866 <_dtoa_r+0x39e>
 800d9e0:	9c07      	ldr	r4, [sp, #28]
 800d9e2:	9704      	str	r7, [sp, #16]
 800d9e4:	e761      	b.n	800d8aa <_dtoa_r+0x3e2>
 800d9e6:	4b27      	ldr	r3, [pc, #156]	@ (800da84 <_dtoa_r+0x5bc>)
 800d9e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d9ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d9ee:	4454      	add	r4, sl
 800d9f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d9f4:	2900      	cmp	r1, #0
 800d9f6:	d053      	beq.n	800daa0 <_dtoa_r+0x5d8>
 800d9f8:	2000      	movs	r0, #0
 800d9fa:	4928      	ldr	r1, [pc, #160]	@ (800da9c <_dtoa_r+0x5d4>)
 800d9fc:	f7f2 ff40 	bl	8000880 <__aeabi_ddiv>
 800da00:	4633      	mov	r3, r6
 800da02:	4656      	mov	r6, sl
 800da04:	462a      	mov	r2, r5
 800da06:	f7f2 fc59 	bl	80002bc <__aeabi_dsub>
 800da0a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800da0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da12:	f7f3 f8bb 	bl	8000b8c <__aeabi_d2iz>
 800da16:	4605      	mov	r5, r0
 800da18:	f7f2 fd9e 	bl	8000558 <__aeabi_i2d>
 800da1c:	4602      	mov	r2, r0
 800da1e:	460b      	mov	r3, r1
 800da20:	3530      	adds	r5, #48	@ 0x30
 800da22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da26:	f7f2 fc49 	bl	80002bc <__aeabi_dsub>
 800da2a:	4602      	mov	r2, r0
 800da2c:	460b      	mov	r3, r1
 800da2e:	f806 5b01 	strb.w	r5, [r6], #1
 800da32:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800da36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800da3a:	f7f3 f869 	bl	8000b10 <__aeabi_dcmplt>
 800da3e:	2800      	cmp	r0, #0
 800da40:	d171      	bne.n	800db26 <_dtoa_r+0x65e>
 800da42:	2000      	movs	r0, #0
 800da44:	4911      	ldr	r1, [pc, #68]	@ (800da8c <_dtoa_r+0x5c4>)
 800da46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800da4a:	f7f2 fc37 	bl	80002bc <__aeabi_dsub>
 800da4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800da52:	f7f3 f85d 	bl	8000b10 <__aeabi_dcmplt>
 800da56:	2800      	cmp	r0, #0
 800da58:	f040 8095 	bne.w	800db86 <_dtoa_r+0x6be>
 800da5c:	42a6      	cmp	r6, r4
 800da5e:	f43f af50 	beq.w	800d902 <_dtoa_r+0x43a>
 800da62:	2200      	movs	r2, #0
 800da64:	4b0a      	ldr	r3, [pc, #40]	@ (800da90 <_dtoa_r+0x5c8>)
 800da66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800da6a:	f7f2 fddf 	bl	800062c <__aeabi_dmul>
 800da6e:	2200      	movs	r2, #0
 800da70:	4b07      	ldr	r3, [pc, #28]	@ (800da90 <_dtoa_r+0x5c8>)
 800da72:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800da76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da7a:	f7f2 fdd7 	bl	800062c <__aeabi_dmul>
 800da7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da82:	e7c4      	b.n	800da0e <_dtoa_r+0x546>
 800da84:	08010d78 	.word	0x08010d78
 800da88:	08010d50 	.word	0x08010d50
 800da8c:	3ff00000 	.word	0x3ff00000
 800da90:	40240000 	.word	0x40240000
 800da94:	401c0000 	.word	0x401c0000
 800da98:	40140000 	.word	0x40140000
 800da9c:	3fe00000 	.word	0x3fe00000
 800daa0:	4631      	mov	r1, r6
 800daa2:	4656      	mov	r6, sl
 800daa4:	4628      	mov	r0, r5
 800daa6:	f7f2 fdc1 	bl	800062c <__aeabi_dmul>
 800daaa:	9415      	str	r4, [sp, #84]	@ 0x54
 800daac:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dab0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dab4:	f7f3 f86a 	bl	8000b8c <__aeabi_d2iz>
 800dab8:	4605      	mov	r5, r0
 800daba:	f7f2 fd4d 	bl	8000558 <__aeabi_i2d>
 800dabe:	4602      	mov	r2, r0
 800dac0:	3530      	adds	r5, #48	@ 0x30
 800dac2:	460b      	mov	r3, r1
 800dac4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dac8:	f7f2 fbf8 	bl	80002bc <__aeabi_dsub>
 800dacc:	f806 5b01 	strb.w	r5, [r6], #1
 800dad0:	4602      	mov	r2, r0
 800dad2:	460b      	mov	r3, r1
 800dad4:	42a6      	cmp	r6, r4
 800dad6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dada:	f04f 0200 	mov.w	r2, #0
 800dade:	d124      	bne.n	800db2a <_dtoa_r+0x662>
 800dae0:	4bac      	ldr	r3, [pc, #688]	@ (800dd94 <_dtoa_r+0x8cc>)
 800dae2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dae6:	f7f2 fbeb 	bl	80002c0 <__adddf3>
 800daea:	4602      	mov	r2, r0
 800daec:	460b      	mov	r3, r1
 800daee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800daf2:	f7f3 f82b 	bl	8000b4c <__aeabi_dcmpgt>
 800daf6:	2800      	cmp	r0, #0
 800daf8:	d145      	bne.n	800db86 <_dtoa_r+0x6be>
 800dafa:	2000      	movs	r0, #0
 800dafc:	49a5      	ldr	r1, [pc, #660]	@ (800dd94 <_dtoa_r+0x8cc>)
 800dafe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800db02:	f7f2 fbdb 	bl	80002bc <__aeabi_dsub>
 800db06:	4602      	mov	r2, r0
 800db08:	460b      	mov	r3, r1
 800db0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800db0e:	f7f2 ffff 	bl	8000b10 <__aeabi_dcmplt>
 800db12:	2800      	cmp	r0, #0
 800db14:	f43f aef5 	beq.w	800d902 <_dtoa_r+0x43a>
 800db18:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800db1a:	1e73      	subs	r3, r6, #1
 800db1c:	9315      	str	r3, [sp, #84]	@ 0x54
 800db1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800db22:	2b30      	cmp	r3, #48	@ 0x30
 800db24:	d0f8      	beq.n	800db18 <_dtoa_r+0x650>
 800db26:	9f04      	ldr	r7, [sp, #16]
 800db28:	e73e      	b.n	800d9a8 <_dtoa_r+0x4e0>
 800db2a:	4b9b      	ldr	r3, [pc, #620]	@ (800dd98 <_dtoa_r+0x8d0>)
 800db2c:	f7f2 fd7e 	bl	800062c <__aeabi_dmul>
 800db30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db34:	e7bc      	b.n	800dab0 <_dtoa_r+0x5e8>
 800db36:	d10c      	bne.n	800db52 <_dtoa_r+0x68a>
 800db38:	2200      	movs	r2, #0
 800db3a:	4b98      	ldr	r3, [pc, #608]	@ (800dd9c <_dtoa_r+0x8d4>)
 800db3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db40:	f7f2 fd74 	bl	800062c <__aeabi_dmul>
 800db44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800db48:	f7f2 fff6 	bl	8000b38 <__aeabi_dcmpge>
 800db4c:	2800      	cmp	r0, #0
 800db4e:	f000 8157 	beq.w	800de00 <_dtoa_r+0x938>
 800db52:	2400      	movs	r4, #0
 800db54:	4625      	mov	r5, r4
 800db56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800db58:	4656      	mov	r6, sl
 800db5a:	43db      	mvns	r3, r3
 800db5c:	9304      	str	r3, [sp, #16]
 800db5e:	2700      	movs	r7, #0
 800db60:	4621      	mov	r1, r4
 800db62:	4658      	mov	r0, fp
 800db64:	f000 fafe 	bl	800e164 <_Bfree>
 800db68:	2d00      	cmp	r5, #0
 800db6a:	d0dc      	beq.n	800db26 <_dtoa_r+0x65e>
 800db6c:	b12f      	cbz	r7, 800db7a <_dtoa_r+0x6b2>
 800db6e:	42af      	cmp	r7, r5
 800db70:	d003      	beq.n	800db7a <_dtoa_r+0x6b2>
 800db72:	4639      	mov	r1, r7
 800db74:	4658      	mov	r0, fp
 800db76:	f000 faf5 	bl	800e164 <_Bfree>
 800db7a:	4629      	mov	r1, r5
 800db7c:	4658      	mov	r0, fp
 800db7e:	f000 faf1 	bl	800e164 <_Bfree>
 800db82:	e7d0      	b.n	800db26 <_dtoa_r+0x65e>
 800db84:	9704      	str	r7, [sp, #16]
 800db86:	4633      	mov	r3, r6
 800db88:	461e      	mov	r6, r3
 800db8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800db8e:	2a39      	cmp	r2, #57	@ 0x39
 800db90:	d107      	bne.n	800dba2 <_dtoa_r+0x6da>
 800db92:	459a      	cmp	sl, r3
 800db94:	d1f8      	bne.n	800db88 <_dtoa_r+0x6c0>
 800db96:	9a04      	ldr	r2, [sp, #16]
 800db98:	3201      	adds	r2, #1
 800db9a:	9204      	str	r2, [sp, #16]
 800db9c:	2230      	movs	r2, #48	@ 0x30
 800db9e:	f88a 2000 	strb.w	r2, [sl]
 800dba2:	781a      	ldrb	r2, [r3, #0]
 800dba4:	3201      	adds	r2, #1
 800dba6:	701a      	strb	r2, [r3, #0]
 800dba8:	e7bd      	b.n	800db26 <_dtoa_r+0x65e>
 800dbaa:	2200      	movs	r2, #0
 800dbac:	4b7a      	ldr	r3, [pc, #488]	@ (800dd98 <_dtoa_r+0x8d0>)
 800dbae:	f7f2 fd3d 	bl	800062c <__aeabi_dmul>
 800dbb2:	2200      	movs	r2, #0
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	4604      	mov	r4, r0
 800dbb8:	460d      	mov	r5, r1
 800dbba:	f7f2 ff9f 	bl	8000afc <__aeabi_dcmpeq>
 800dbbe:	2800      	cmp	r0, #0
 800dbc0:	f43f aebb 	beq.w	800d93a <_dtoa_r+0x472>
 800dbc4:	e6f0      	b.n	800d9a8 <_dtoa_r+0x4e0>
 800dbc6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800dbc8:	2a00      	cmp	r2, #0
 800dbca:	f000 80db 	beq.w	800dd84 <_dtoa_r+0x8bc>
 800dbce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dbd0:	2a01      	cmp	r2, #1
 800dbd2:	f300 80bf 	bgt.w	800dd54 <_dtoa_r+0x88c>
 800dbd6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800dbd8:	2a00      	cmp	r2, #0
 800dbda:	f000 80b7 	beq.w	800dd4c <_dtoa_r+0x884>
 800dbde:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800dbe2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dbe4:	4646      	mov	r6, r8
 800dbe6:	9a08      	ldr	r2, [sp, #32]
 800dbe8:	2101      	movs	r1, #1
 800dbea:	4658      	mov	r0, fp
 800dbec:	4498      	add	r8, r3
 800dbee:	441a      	add	r2, r3
 800dbf0:	9208      	str	r2, [sp, #32]
 800dbf2:	f000 fb6d 	bl	800e2d0 <__i2b>
 800dbf6:	4605      	mov	r5, r0
 800dbf8:	b15e      	cbz	r6, 800dc12 <_dtoa_r+0x74a>
 800dbfa:	9b08      	ldr	r3, [sp, #32]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	dd08      	ble.n	800dc12 <_dtoa_r+0x74a>
 800dc00:	42b3      	cmp	r3, r6
 800dc02:	9a08      	ldr	r2, [sp, #32]
 800dc04:	bfa8      	it	ge
 800dc06:	4633      	movge	r3, r6
 800dc08:	eba8 0803 	sub.w	r8, r8, r3
 800dc0c:	1af6      	subs	r6, r6, r3
 800dc0e:	1ad3      	subs	r3, r2, r3
 800dc10:	9308      	str	r3, [sp, #32]
 800dc12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc14:	b1f3      	cbz	r3, 800dc54 <_dtoa_r+0x78c>
 800dc16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	f000 80b7 	beq.w	800dd8c <_dtoa_r+0x8c4>
 800dc1e:	b18c      	cbz	r4, 800dc44 <_dtoa_r+0x77c>
 800dc20:	4629      	mov	r1, r5
 800dc22:	4622      	mov	r2, r4
 800dc24:	4658      	mov	r0, fp
 800dc26:	f000 fc13 	bl	800e450 <__pow5mult>
 800dc2a:	464a      	mov	r2, r9
 800dc2c:	4601      	mov	r1, r0
 800dc2e:	4605      	mov	r5, r0
 800dc30:	4658      	mov	r0, fp
 800dc32:	f000 fb63 	bl	800e2fc <__multiply>
 800dc36:	4649      	mov	r1, r9
 800dc38:	9004      	str	r0, [sp, #16]
 800dc3a:	4658      	mov	r0, fp
 800dc3c:	f000 fa92 	bl	800e164 <_Bfree>
 800dc40:	9b04      	ldr	r3, [sp, #16]
 800dc42:	4699      	mov	r9, r3
 800dc44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc46:	1b1a      	subs	r2, r3, r4
 800dc48:	d004      	beq.n	800dc54 <_dtoa_r+0x78c>
 800dc4a:	4649      	mov	r1, r9
 800dc4c:	4658      	mov	r0, fp
 800dc4e:	f000 fbff 	bl	800e450 <__pow5mult>
 800dc52:	4681      	mov	r9, r0
 800dc54:	2101      	movs	r1, #1
 800dc56:	4658      	mov	r0, fp
 800dc58:	f000 fb3a 	bl	800e2d0 <__i2b>
 800dc5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dc5e:	4604      	mov	r4, r0
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	f000 81cf 	beq.w	800e004 <_dtoa_r+0xb3c>
 800dc66:	461a      	mov	r2, r3
 800dc68:	4601      	mov	r1, r0
 800dc6a:	4658      	mov	r0, fp
 800dc6c:	f000 fbf0 	bl	800e450 <__pow5mult>
 800dc70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc72:	4604      	mov	r4, r0
 800dc74:	2b01      	cmp	r3, #1
 800dc76:	f300 8095 	bgt.w	800dda4 <_dtoa_r+0x8dc>
 800dc7a:	9b02      	ldr	r3, [sp, #8]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	f040 8087 	bne.w	800dd90 <_dtoa_r+0x8c8>
 800dc82:	9b03      	ldr	r3, [sp, #12]
 800dc84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	f040 8089 	bne.w	800dda0 <_dtoa_r+0x8d8>
 800dc8e:	9b03      	ldr	r3, [sp, #12]
 800dc90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dc94:	0d1b      	lsrs	r3, r3, #20
 800dc96:	051b      	lsls	r3, r3, #20
 800dc98:	b12b      	cbz	r3, 800dca6 <_dtoa_r+0x7de>
 800dc9a:	9b08      	ldr	r3, [sp, #32]
 800dc9c:	f108 0801 	add.w	r8, r8, #1
 800dca0:	3301      	adds	r3, #1
 800dca2:	9308      	str	r3, [sp, #32]
 800dca4:	2301      	movs	r3, #1
 800dca6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dca8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	f000 81b0 	beq.w	800e010 <_dtoa_r+0xb48>
 800dcb0:	6923      	ldr	r3, [r4, #16]
 800dcb2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dcb6:	6918      	ldr	r0, [r3, #16]
 800dcb8:	f000 fabe 	bl	800e238 <__hi0bits>
 800dcbc:	f1c0 0020 	rsb	r0, r0, #32
 800dcc0:	9b08      	ldr	r3, [sp, #32]
 800dcc2:	4418      	add	r0, r3
 800dcc4:	f010 001f 	ands.w	r0, r0, #31
 800dcc8:	d077      	beq.n	800ddba <_dtoa_r+0x8f2>
 800dcca:	f1c0 0320 	rsb	r3, r0, #32
 800dcce:	2b04      	cmp	r3, #4
 800dcd0:	dd6b      	ble.n	800ddaa <_dtoa_r+0x8e2>
 800dcd2:	f1c0 001c 	rsb	r0, r0, #28
 800dcd6:	9b08      	ldr	r3, [sp, #32]
 800dcd8:	4480      	add	r8, r0
 800dcda:	4403      	add	r3, r0
 800dcdc:	4406      	add	r6, r0
 800dcde:	9308      	str	r3, [sp, #32]
 800dce0:	f1b8 0f00 	cmp.w	r8, #0
 800dce4:	dd05      	ble.n	800dcf2 <_dtoa_r+0x82a>
 800dce6:	4649      	mov	r1, r9
 800dce8:	4642      	mov	r2, r8
 800dcea:	4658      	mov	r0, fp
 800dcec:	f000 fc0a 	bl	800e504 <__lshift>
 800dcf0:	4681      	mov	r9, r0
 800dcf2:	9b08      	ldr	r3, [sp, #32]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	dd05      	ble.n	800dd04 <_dtoa_r+0x83c>
 800dcf8:	4621      	mov	r1, r4
 800dcfa:	461a      	mov	r2, r3
 800dcfc:	4658      	mov	r0, fp
 800dcfe:	f000 fc01 	bl	800e504 <__lshift>
 800dd02:	4604      	mov	r4, r0
 800dd04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d059      	beq.n	800ddbe <_dtoa_r+0x8f6>
 800dd0a:	4621      	mov	r1, r4
 800dd0c:	4648      	mov	r0, r9
 800dd0e:	f000 fc65 	bl	800e5dc <__mcmp>
 800dd12:	2800      	cmp	r0, #0
 800dd14:	da53      	bge.n	800ddbe <_dtoa_r+0x8f6>
 800dd16:	1e7b      	subs	r3, r7, #1
 800dd18:	4649      	mov	r1, r9
 800dd1a:	220a      	movs	r2, #10
 800dd1c:	4658      	mov	r0, fp
 800dd1e:	9304      	str	r3, [sp, #16]
 800dd20:	2300      	movs	r3, #0
 800dd22:	f000 fa41 	bl	800e1a8 <__multadd>
 800dd26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd28:	4681      	mov	r9, r0
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	f000 8172 	beq.w	800e014 <_dtoa_r+0xb4c>
 800dd30:	2300      	movs	r3, #0
 800dd32:	4629      	mov	r1, r5
 800dd34:	220a      	movs	r2, #10
 800dd36:	4658      	mov	r0, fp
 800dd38:	f000 fa36 	bl	800e1a8 <__multadd>
 800dd3c:	9b00      	ldr	r3, [sp, #0]
 800dd3e:	4605      	mov	r5, r0
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	dc67      	bgt.n	800de14 <_dtoa_r+0x94c>
 800dd44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd46:	2b02      	cmp	r3, #2
 800dd48:	dc41      	bgt.n	800ddce <_dtoa_r+0x906>
 800dd4a:	e063      	b.n	800de14 <_dtoa_r+0x94c>
 800dd4c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800dd4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800dd52:	e746      	b.n	800dbe2 <_dtoa_r+0x71a>
 800dd54:	9b07      	ldr	r3, [sp, #28]
 800dd56:	1e5c      	subs	r4, r3, #1
 800dd58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd5a:	42a3      	cmp	r3, r4
 800dd5c:	bfb7      	itett	lt
 800dd5e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800dd60:	1b1c      	subge	r4, r3, r4
 800dd62:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800dd64:	1ae3      	sublt	r3, r4, r3
 800dd66:	bfbe      	ittt	lt
 800dd68:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800dd6a:	2400      	movlt	r4, #0
 800dd6c:	18d2      	addlt	r2, r2, r3
 800dd6e:	9b07      	ldr	r3, [sp, #28]
 800dd70:	bfb8      	it	lt
 800dd72:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	bfb5      	itete	lt
 800dd78:	eba8 0603 	sublt.w	r6, r8, r3
 800dd7c:	4646      	movge	r6, r8
 800dd7e:	2300      	movlt	r3, #0
 800dd80:	9b07      	ldrge	r3, [sp, #28]
 800dd82:	e730      	b.n	800dbe6 <_dtoa_r+0x71e>
 800dd84:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dd86:	4646      	mov	r6, r8
 800dd88:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800dd8a:	e735      	b.n	800dbf8 <_dtoa_r+0x730>
 800dd8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dd8e:	e75c      	b.n	800dc4a <_dtoa_r+0x782>
 800dd90:	2300      	movs	r3, #0
 800dd92:	e788      	b.n	800dca6 <_dtoa_r+0x7de>
 800dd94:	3fe00000 	.word	0x3fe00000
 800dd98:	40240000 	.word	0x40240000
 800dd9c:	40140000 	.word	0x40140000
 800dda0:	9b02      	ldr	r3, [sp, #8]
 800dda2:	e780      	b.n	800dca6 <_dtoa_r+0x7de>
 800dda4:	2300      	movs	r3, #0
 800dda6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dda8:	e782      	b.n	800dcb0 <_dtoa_r+0x7e8>
 800ddaa:	d099      	beq.n	800dce0 <_dtoa_r+0x818>
 800ddac:	331c      	adds	r3, #28
 800ddae:	9a08      	ldr	r2, [sp, #32]
 800ddb0:	441a      	add	r2, r3
 800ddb2:	4498      	add	r8, r3
 800ddb4:	441e      	add	r6, r3
 800ddb6:	9208      	str	r2, [sp, #32]
 800ddb8:	e792      	b.n	800dce0 <_dtoa_r+0x818>
 800ddba:	4603      	mov	r3, r0
 800ddbc:	e7f6      	b.n	800ddac <_dtoa_r+0x8e4>
 800ddbe:	9b07      	ldr	r3, [sp, #28]
 800ddc0:	9704      	str	r7, [sp, #16]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	dc20      	bgt.n	800de08 <_dtoa_r+0x940>
 800ddc6:	9300      	str	r3, [sp, #0]
 800ddc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddca:	2b02      	cmp	r3, #2
 800ddcc:	dd1e      	ble.n	800de0c <_dtoa_r+0x944>
 800ddce:	9b00      	ldr	r3, [sp, #0]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	f47f aec0 	bne.w	800db56 <_dtoa_r+0x68e>
 800ddd6:	4621      	mov	r1, r4
 800ddd8:	2205      	movs	r2, #5
 800ddda:	4658      	mov	r0, fp
 800dddc:	f000 f9e4 	bl	800e1a8 <__multadd>
 800dde0:	4601      	mov	r1, r0
 800dde2:	4604      	mov	r4, r0
 800dde4:	4648      	mov	r0, r9
 800dde6:	f000 fbf9 	bl	800e5dc <__mcmp>
 800ddea:	2800      	cmp	r0, #0
 800ddec:	f77f aeb3 	ble.w	800db56 <_dtoa_r+0x68e>
 800ddf0:	2331      	movs	r3, #49	@ 0x31
 800ddf2:	4656      	mov	r6, sl
 800ddf4:	f806 3b01 	strb.w	r3, [r6], #1
 800ddf8:	9b04      	ldr	r3, [sp, #16]
 800ddfa:	3301      	adds	r3, #1
 800ddfc:	9304      	str	r3, [sp, #16]
 800ddfe:	e6ae      	b.n	800db5e <_dtoa_r+0x696>
 800de00:	9c07      	ldr	r4, [sp, #28]
 800de02:	9704      	str	r7, [sp, #16]
 800de04:	4625      	mov	r5, r4
 800de06:	e7f3      	b.n	800ddf0 <_dtoa_r+0x928>
 800de08:	9b07      	ldr	r3, [sp, #28]
 800de0a:	9300      	str	r3, [sp, #0]
 800de0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de0e:	2b00      	cmp	r3, #0
 800de10:	f000 8104 	beq.w	800e01c <_dtoa_r+0xb54>
 800de14:	2e00      	cmp	r6, #0
 800de16:	dd05      	ble.n	800de24 <_dtoa_r+0x95c>
 800de18:	4629      	mov	r1, r5
 800de1a:	4632      	mov	r2, r6
 800de1c:	4658      	mov	r0, fp
 800de1e:	f000 fb71 	bl	800e504 <__lshift>
 800de22:	4605      	mov	r5, r0
 800de24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de26:	2b00      	cmp	r3, #0
 800de28:	d05a      	beq.n	800dee0 <_dtoa_r+0xa18>
 800de2a:	6869      	ldr	r1, [r5, #4]
 800de2c:	4658      	mov	r0, fp
 800de2e:	f000 f959 	bl	800e0e4 <_Balloc>
 800de32:	4606      	mov	r6, r0
 800de34:	b928      	cbnz	r0, 800de42 <_dtoa_r+0x97a>
 800de36:	4b84      	ldr	r3, [pc, #528]	@ (800e048 <_dtoa_r+0xb80>)
 800de38:	4602      	mov	r2, r0
 800de3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800de3e:	f7ff bb5a 	b.w	800d4f6 <_dtoa_r+0x2e>
 800de42:	692a      	ldr	r2, [r5, #16]
 800de44:	f105 010c 	add.w	r1, r5, #12
 800de48:	300c      	adds	r0, #12
 800de4a:	3202      	adds	r2, #2
 800de4c:	0092      	lsls	r2, r2, #2
 800de4e:	f7ff fa9e 	bl	800d38e <memcpy>
 800de52:	2201      	movs	r2, #1
 800de54:	4631      	mov	r1, r6
 800de56:	4658      	mov	r0, fp
 800de58:	f000 fb54 	bl	800e504 <__lshift>
 800de5c:	f10a 0301 	add.w	r3, sl, #1
 800de60:	462f      	mov	r7, r5
 800de62:	4605      	mov	r5, r0
 800de64:	9307      	str	r3, [sp, #28]
 800de66:	9b00      	ldr	r3, [sp, #0]
 800de68:	4453      	add	r3, sl
 800de6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de6c:	9b02      	ldr	r3, [sp, #8]
 800de6e:	f003 0301 	and.w	r3, r3, #1
 800de72:	930a      	str	r3, [sp, #40]	@ 0x28
 800de74:	9b07      	ldr	r3, [sp, #28]
 800de76:	4621      	mov	r1, r4
 800de78:	4648      	mov	r0, r9
 800de7a:	3b01      	subs	r3, #1
 800de7c:	9300      	str	r3, [sp, #0]
 800de7e:	f7ff fa93 	bl	800d3a8 <quorem>
 800de82:	4639      	mov	r1, r7
 800de84:	9002      	str	r0, [sp, #8]
 800de86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800de8a:	4648      	mov	r0, r9
 800de8c:	f000 fba6 	bl	800e5dc <__mcmp>
 800de90:	462a      	mov	r2, r5
 800de92:	9008      	str	r0, [sp, #32]
 800de94:	4621      	mov	r1, r4
 800de96:	4658      	mov	r0, fp
 800de98:	f000 fbbc 	bl	800e614 <__mdiff>
 800de9c:	68c2      	ldr	r2, [r0, #12]
 800de9e:	4606      	mov	r6, r0
 800dea0:	bb02      	cbnz	r2, 800dee4 <_dtoa_r+0xa1c>
 800dea2:	4601      	mov	r1, r0
 800dea4:	4648      	mov	r0, r9
 800dea6:	f000 fb99 	bl	800e5dc <__mcmp>
 800deaa:	4602      	mov	r2, r0
 800deac:	4631      	mov	r1, r6
 800deae:	4658      	mov	r0, fp
 800deb0:	920e      	str	r2, [sp, #56]	@ 0x38
 800deb2:	f000 f957 	bl	800e164 <_Bfree>
 800deb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800deb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800deba:	9e07      	ldr	r6, [sp, #28]
 800debc:	ea43 0102 	orr.w	r1, r3, r2
 800dec0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dec2:	4319      	orrs	r1, r3
 800dec4:	d110      	bne.n	800dee8 <_dtoa_r+0xa20>
 800dec6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800deca:	d029      	beq.n	800df20 <_dtoa_r+0xa58>
 800decc:	9b08      	ldr	r3, [sp, #32]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	dd02      	ble.n	800ded8 <_dtoa_r+0xa10>
 800ded2:	9b02      	ldr	r3, [sp, #8]
 800ded4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ded8:	9b00      	ldr	r3, [sp, #0]
 800deda:	f883 8000 	strb.w	r8, [r3]
 800dede:	e63f      	b.n	800db60 <_dtoa_r+0x698>
 800dee0:	4628      	mov	r0, r5
 800dee2:	e7bb      	b.n	800de5c <_dtoa_r+0x994>
 800dee4:	2201      	movs	r2, #1
 800dee6:	e7e1      	b.n	800deac <_dtoa_r+0x9e4>
 800dee8:	9b08      	ldr	r3, [sp, #32]
 800deea:	2b00      	cmp	r3, #0
 800deec:	db04      	blt.n	800def8 <_dtoa_r+0xa30>
 800deee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800def0:	430b      	orrs	r3, r1
 800def2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800def4:	430b      	orrs	r3, r1
 800def6:	d120      	bne.n	800df3a <_dtoa_r+0xa72>
 800def8:	2a00      	cmp	r2, #0
 800defa:	dded      	ble.n	800ded8 <_dtoa_r+0xa10>
 800defc:	4649      	mov	r1, r9
 800defe:	2201      	movs	r2, #1
 800df00:	4658      	mov	r0, fp
 800df02:	f000 faff 	bl	800e504 <__lshift>
 800df06:	4621      	mov	r1, r4
 800df08:	4681      	mov	r9, r0
 800df0a:	f000 fb67 	bl	800e5dc <__mcmp>
 800df0e:	2800      	cmp	r0, #0
 800df10:	dc03      	bgt.n	800df1a <_dtoa_r+0xa52>
 800df12:	d1e1      	bne.n	800ded8 <_dtoa_r+0xa10>
 800df14:	f018 0f01 	tst.w	r8, #1
 800df18:	d0de      	beq.n	800ded8 <_dtoa_r+0xa10>
 800df1a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800df1e:	d1d8      	bne.n	800ded2 <_dtoa_r+0xa0a>
 800df20:	2339      	movs	r3, #57	@ 0x39
 800df22:	9a00      	ldr	r2, [sp, #0]
 800df24:	7013      	strb	r3, [r2, #0]
 800df26:	4633      	mov	r3, r6
 800df28:	461e      	mov	r6, r3
 800df2a:	3b01      	subs	r3, #1
 800df2c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800df30:	2a39      	cmp	r2, #57	@ 0x39
 800df32:	d052      	beq.n	800dfda <_dtoa_r+0xb12>
 800df34:	3201      	adds	r2, #1
 800df36:	701a      	strb	r2, [r3, #0]
 800df38:	e612      	b.n	800db60 <_dtoa_r+0x698>
 800df3a:	2a00      	cmp	r2, #0
 800df3c:	dd07      	ble.n	800df4e <_dtoa_r+0xa86>
 800df3e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800df42:	d0ed      	beq.n	800df20 <_dtoa_r+0xa58>
 800df44:	f108 0301 	add.w	r3, r8, #1
 800df48:	9a00      	ldr	r2, [sp, #0]
 800df4a:	7013      	strb	r3, [r2, #0]
 800df4c:	e608      	b.n	800db60 <_dtoa_r+0x698>
 800df4e:	9b07      	ldr	r3, [sp, #28]
 800df50:	9a07      	ldr	r2, [sp, #28]
 800df52:	f803 8c01 	strb.w	r8, [r3, #-1]
 800df56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df58:	4293      	cmp	r3, r2
 800df5a:	d028      	beq.n	800dfae <_dtoa_r+0xae6>
 800df5c:	4649      	mov	r1, r9
 800df5e:	2300      	movs	r3, #0
 800df60:	220a      	movs	r2, #10
 800df62:	4658      	mov	r0, fp
 800df64:	f000 f920 	bl	800e1a8 <__multadd>
 800df68:	42af      	cmp	r7, r5
 800df6a:	4681      	mov	r9, r0
 800df6c:	f04f 0300 	mov.w	r3, #0
 800df70:	f04f 020a 	mov.w	r2, #10
 800df74:	4639      	mov	r1, r7
 800df76:	4658      	mov	r0, fp
 800df78:	d107      	bne.n	800df8a <_dtoa_r+0xac2>
 800df7a:	f000 f915 	bl	800e1a8 <__multadd>
 800df7e:	4607      	mov	r7, r0
 800df80:	4605      	mov	r5, r0
 800df82:	9b07      	ldr	r3, [sp, #28]
 800df84:	3301      	adds	r3, #1
 800df86:	9307      	str	r3, [sp, #28]
 800df88:	e774      	b.n	800de74 <_dtoa_r+0x9ac>
 800df8a:	f000 f90d 	bl	800e1a8 <__multadd>
 800df8e:	4629      	mov	r1, r5
 800df90:	4607      	mov	r7, r0
 800df92:	2300      	movs	r3, #0
 800df94:	220a      	movs	r2, #10
 800df96:	4658      	mov	r0, fp
 800df98:	f000 f906 	bl	800e1a8 <__multadd>
 800df9c:	4605      	mov	r5, r0
 800df9e:	e7f0      	b.n	800df82 <_dtoa_r+0xaba>
 800dfa0:	9b00      	ldr	r3, [sp, #0]
 800dfa2:	2700      	movs	r7, #0
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	bfcc      	ite	gt
 800dfa8:	461e      	movgt	r6, r3
 800dfaa:	2601      	movle	r6, #1
 800dfac:	4456      	add	r6, sl
 800dfae:	4649      	mov	r1, r9
 800dfb0:	2201      	movs	r2, #1
 800dfb2:	4658      	mov	r0, fp
 800dfb4:	f000 faa6 	bl	800e504 <__lshift>
 800dfb8:	4621      	mov	r1, r4
 800dfba:	4681      	mov	r9, r0
 800dfbc:	f000 fb0e 	bl	800e5dc <__mcmp>
 800dfc0:	2800      	cmp	r0, #0
 800dfc2:	dcb0      	bgt.n	800df26 <_dtoa_r+0xa5e>
 800dfc4:	d102      	bne.n	800dfcc <_dtoa_r+0xb04>
 800dfc6:	f018 0f01 	tst.w	r8, #1
 800dfca:	d1ac      	bne.n	800df26 <_dtoa_r+0xa5e>
 800dfcc:	4633      	mov	r3, r6
 800dfce:	461e      	mov	r6, r3
 800dfd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dfd4:	2a30      	cmp	r2, #48	@ 0x30
 800dfd6:	d0fa      	beq.n	800dfce <_dtoa_r+0xb06>
 800dfd8:	e5c2      	b.n	800db60 <_dtoa_r+0x698>
 800dfda:	459a      	cmp	sl, r3
 800dfdc:	d1a4      	bne.n	800df28 <_dtoa_r+0xa60>
 800dfde:	9b04      	ldr	r3, [sp, #16]
 800dfe0:	3301      	adds	r3, #1
 800dfe2:	9304      	str	r3, [sp, #16]
 800dfe4:	2331      	movs	r3, #49	@ 0x31
 800dfe6:	f88a 3000 	strb.w	r3, [sl]
 800dfea:	e5b9      	b.n	800db60 <_dtoa_r+0x698>
 800dfec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800dfee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e04c <_dtoa_r+0xb84>
 800dff2:	b11b      	cbz	r3, 800dffc <_dtoa_r+0xb34>
 800dff4:	f10a 0308 	add.w	r3, sl, #8
 800dff8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800dffa:	6013      	str	r3, [r2, #0]
 800dffc:	4650      	mov	r0, sl
 800dffe:	b019      	add	sp, #100	@ 0x64
 800e000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e006:	2b01      	cmp	r3, #1
 800e008:	f77f ae37 	ble.w	800dc7a <_dtoa_r+0x7b2>
 800e00c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e00e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e010:	2001      	movs	r0, #1
 800e012:	e655      	b.n	800dcc0 <_dtoa_r+0x7f8>
 800e014:	9b00      	ldr	r3, [sp, #0]
 800e016:	2b00      	cmp	r3, #0
 800e018:	f77f aed6 	ble.w	800ddc8 <_dtoa_r+0x900>
 800e01c:	4656      	mov	r6, sl
 800e01e:	4621      	mov	r1, r4
 800e020:	4648      	mov	r0, r9
 800e022:	f7ff f9c1 	bl	800d3a8 <quorem>
 800e026:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e02a:	9b00      	ldr	r3, [sp, #0]
 800e02c:	f806 8b01 	strb.w	r8, [r6], #1
 800e030:	eba6 020a 	sub.w	r2, r6, sl
 800e034:	4293      	cmp	r3, r2
 800e036:	ddb3      	ble.n	800dfa0 <_dtoa_r+0xad8>
 800e038:	4649      	mov	r1, r9
 800e03a:	2300      	movs	r3, #0
 800e03c:	220a      	movs	r2, #10
 800e03e:	4658      	mov	r0, fp
 800e040:	f000 f8b2 	bl	800e1a8 <__multadd>
 800e044:	4681      	mov	r9, r0
 800e046:	e7ea      	b.n	800e01e <_dtoa_r+0xb56>
 800e048:	08010cd7 	.word	0x08010cd7
 800e04c:	08010c5b 	.word	0x08010c5b

0800e050 <_free_r>:
 800e050:	b538      	push	{r3, r4, r5, lr}
 800e052:	4605      	mov	r5, r0
 800e054:	2900      	cmp	r1, #0
 800e056:	d041      	beq.n	800e0dc <_free_r+0x8c>
 800e058:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e05c:	1f0c      	subs	r4, r1, #4
 800e05e:	2b00      	cmp	r3, #0
 800e060:	bfb8      	it	lt
 800e062:	18e4      	addlt	r4, r4, r3
 800e064:	f7fe fa60 	bl	800c528 <__malloc_lock>
 800e068:	4a1d      	ldr	r2, [pc, #116]	@ (800e0e0 <_free_r+0x90>)
 800e06a:	6813      	ldr	r3, [r2, #0]
 800e06c:	b933      	cbnz	r3, 800e07c <_free_r+0x2c>
 800e06e:	6063      	str	r3, [r4, #4]
 800e070:	6014      	str	r4, [r2, #0]
 800e072:	4628      	mov	r0, r5
 800e074:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e078:	f7fe ba5c 	b.w	800c534 <__malloc_unlock>
 800e07c:	42a3      	cmp	r3, r4
 800e07e:	d908      	bls.n	800e092 <_free_r+0x42>
 800e080:	6820      	ldr	r0, [r4, #0]
 800e082:	1821      	adds	r1, r4, r0
 800e084:	428b      	cmp	r3, r1
 800e086:	bf01      	itttt	eq
 800e088:	6819      	ldreq	r1, [r3, #0]
 800e08a:	685b      	ldreq	r3, [r3, #4]
 800e08c:	1809      	addeq	r1, r1, r0
 800e08e:	6021      	streq	r1, [r4, #0]
 800e090:	e7ed      	b.n	800e06e <_free_r+0x1e>
 800e092:	461a      	mov	r2, r3
 800e094:	685b      	ldr	r3, [r3, #4]
 800e096:	b10b      	cbz	r3, 800e09c <_free_r+0x4c>
 800e098:	42a3      	cmp	r3, r4
 800e09a:	d9fa      	bls.n	800e092 <_free_r+0x42>
 800e09c:	6811      	ldr	r1, [r2, #0]
 800e09e:	1850      	adds	r0, r2, r1
 800e0a0:	42a0      	cmp	r0, r4
 800e0a2:	d10b      	bne.n	800e0bc <_free_r+0x6c>
 800e0a4:	6820      	ldr	r0, [r4, #0]
 800e0a6:	4401      	add	r1, r0
 800e0a8:	1850      	adds	r0, r2, r1
 800e0aa:	6011      	str	r1, [r2, #0]
 800e0ac:	4283      	cmp	r3, r0
 800e0ae:	d1e0      	bne.n	800e072 <_free_r+0x22>
 800e0b0:	6818      	ldr	r0, [r3, #0]
 800e0b2:	685b      	ldr	r3, [r3, #4]
 800e0b4:	4408      	add	r0, r1
 800e0b6:	6053      	str	r3, [r2, #4]
 800e0b8:	6010      	str	r0, [r2, #0]
 800e0ba:	e7da      	b.n	800e072 <_free_r+0x22>
 800e0bc:	d902      	bls.n	800e0c4 <_free_r+0x74>
 800e0be:	230c      	movs	r3, #12
 800e0c0:	602b      	str	r3, [r5, #0]
 800e0c2:	e7d6      	b.n	800e072 <_free_r+0x22>
 800e0c4:	6820      	ldr	r0, [r4, #0]
 800e0c6:	1821      	adds	r1, r4, r0
 800e0c8:	428b      	cmp	r3, r1
 800e0ca:	bf02      	ittt	eq
 800e0cc:	6819      	ldreq	r1, [r3, #0]
 800e0ce:	685b      	ldreq	r3, [r3, #4]
 800e0d0:	1809      	addeq	r1, r1, r0
 800e0d2:	6063      	str	r3, [r4, #4]
 800e0d4:	bf08      	it	eq
 800e0d6:	6021      	streq	r1, [r4, #0]
 800e0d8:	6054      	str	r4, [r2, #4]
 800e0da:	e7ca      	b.n	800e072 <_free_r+0x22>
 800e0dc:	bd38      	pop	{r3, r4, r5, pc}
 800e0de:	bf00      	nop
 800e0e0:	20000354 	.word	0x20000354

0800e0e4 <_Balloc>:
 800e0e4:	b570      	push	{r4, r5, r6, lr}
 800e0e6:	69c6      	ldr	r6, [r0, #28]
 800e0e8:	4604      	mov	r4, r0
 800e0ea:	460d      	mov	r5, r1
 800e0ec:	b976      	cbnz	r6, 800e10c <_Balloc+0x28>
 800e0ee:	2010      	movs	r0, #16
 800e0f0:	f7fe f968 	bl	800c3c4 <malloc>
 800e0f4:	4602      	mov	r2, r0
 800e0f6:	61e0      	str	r0, [r4, #28]
 800e0f8:	b920      	cbnz	r0, 800e104 <_Balloc+0x20>
 800e0fa:	4b18      	ldr	r3, [pc, #96]	@ (800e15c <_Balloc+0x78>)
 800e0fc:	216b      	movs	r1, #107	@ 0x6b
 800e0fe:	4818      	ldr	r0, [pc, #96]	@ (800e160 <_Balloc+0x7c>)
 800e100:	f001 f91e 	bl	800f340 <__assert_func>
 800e104:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e108:	6006      	str	r6, [r0, #0]
 800e10a:	60c6      	str	r6, [r0, #12]
 800e10c:	69e6      	ldr	r6, [r4, #28]
 800e10e:	68f3      	ldr	r3, [r6, #12]
 800e110:	b183      	cbz	r3, 800e134 <_Balloc+0x50>
 800e112:	69e3      	ldr	r3, [r4, #28]
 800e114:	68db      	ldr	r3, [r3, #12]
 800e116:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e11a:	b9b8      	cbnz	r0, 800e14c <_Balloc+0x68>
 800e11c:	2101      	movs	r1, #1
 800e11e:	4620      	mov	r0, r4
 800e120:	fa01 f605 	lsl.w	r6, r1, r5
 800e124:	1d72      	adds	r2, r6, #5
 800e126:	0092      	lsls	r2, r2, #2
 800e128:	f001 f928 	bl	800f37c <_calloc_r>
 800e12c:	b160      	cbz	r0, 800e148 <_Balloc+0x64>
 800e12e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e132:	e00e      	b.n	800e152 <_Balloc+0x6e>
 800e134:	2221      	movs	r2, #33	@ 0x21
 800e136:	2104      	movs	r1, #4
 800e138:	4620      	mov	r0, r4
 800e13a:	f001 f91f 	bl	800f37c <_calloc_r>
 800e13e:	69e3      	ldr	r3, [r4, #28]
 800e140:	60f0      	str	r0, [r6, #12]
 800e142:	68db      	ldr	r3, [r3, #12]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d1e4      	bne.n	800e112 <_Balloc+0x2e>
 800e148:	2000      	movs	r0, #0
 800e14a:	bd70      	pop	{r4, r5, r6, pc}
 800e14c:	6802      	ldr	r2, [r0, #0]
 800e14e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e152:	2300      	movs	r3, #0
 800e154:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e158:	e7f7      	b.n	800e14a <_Balloc+0x66>
 800e15a:	bf00      	nop
 800e15c:	08010c68 	.word	0x08010c68
 800e160:	08010ce8 	.word	0x08010ce8

0800e164 <_Bfree>:
 800e164:	b570      	push	{r4, r5, r6, lr}
 800e166:	69c6      	ldr	r6, [r0, #28]
 800e168:	4605      	mov	r5, r0
 800e16a:	460c      	mov	r4, r1
 800e16c:	b976      	cbnz	r6, 800e18c <_Bfree+0x28>
 800e16e:	2010      	movs	r0, #16
 800e170:	f7fe f928 	bl	800c3c4 <malloc>
 800e174:	4602      	mov	r2, r0
 800e176:	61e8      	str	r0, [r5, #28]
 800e178:	b920      	cbnz	r0, 800e184 <_Bfree+0x20>
 800e17a:	4b09      	ldr	r3, [pc, #36]	@ (800e1a0 <_Bfree+0x3c>)
 800e17c:	218f      	movs	r1, #143	@ 0x8f
 800e17e:	4809      	ldr	r0, [pc, #36]	@ (800e1a4 <_Bfree+0x40>)
 800e180:	f001 f8de 	bl	800f340 <__assert_func>
 800e184:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e188:	6006      	str	r6, [r0, #0]
 800e18a:	60c6      	str	r6, [r0, #12]
 800e18c:	b13c      	cbz	r4, 800e19e <_Bfree+0x3a>
 800e18e:	69eb      	ldr	r3, [r5, #28]
 800e190:	6862      	ldr	r2, [r4, #4]
 800e192:	68db      	ldr	r3, [r3, #12]
 800e194:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e198:	6021      	str	r1, [r4, #0]
 800e19a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e19e:	bd70      	pop	{r4, r5, r6, pc}
 800e1a0:	08010c68 	.word	0x08010c68
 800e1a4:	08010ce8 	.word	0x08010ce8

0800e1a8 <__multadd>:
 800e1a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1ac:	f101 0c14 	add.w	ip, r1, #20
 800e1b0:	4607      	mov	r7, r0
 800e1b2:	460c      	mov	r4, r1
 800e1b4:	461e      	mov	r6, r3
 800e1b6:	690d      	ldr	r5, [r1, #16]
 800e1b8:	2000      	movs	r0, #0
 800e1ba:	f8dc 3000 	ldr.w	r3, [ip]
 800e1be:	3001      	adds	r0, #1
 800e1c0:	b299      	uxth	r1, r3
 800e1c2:	4285      	cmp	r5, r0
 800e1c4:	fb02 6101 	mla	r1, r2, r1, r6
 800e1c8:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e1cc:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e1d0:	b289      	uxth	r1, r1
 800e1d2:	fb02 3306 	mla	r3, r2, r6, r3
 800e1d6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e1da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e1de:	f84c 1b04 	str.w	r1, [ip], #4
 800e1e2:	dcea      	bgt.n	800e1ba <__multadd+0x12>
 800e1e4:	b30e      	cbz	r6, 800e22a <__multadd+0x82>
 800e1e6:	68a3      	ldr	r3, [r4, #8]
 800e1e8:	42ab      	cmp	r3, r5
 800e1ea:	dc19      	bgt.n	800e220 <__multadd+0x78>
 800e1ec:	6861      	ldr	r1, [r4, #4]
 800e1ee:	4638      	mov	r0, r7
 800e1f0:	3101      	adds	r1, #1
 800e1f2:	f7ff ff77 	bl	800e0e4 <_Balloc>
 800e1f6:	4680      	mov	r8, r0
 800e1f8:	b928      	cbnz	r0, 800e206 <__multadd+0x5e>
 800e1fa:	4602      	mov	r2, r0
 800e1fc:	4b0c      	ldr	r3, [pc, #48]	@ (800e230 <__multadd+0x88>)
 800e1fe:	21ba      	movs	r1, #186	@ 0xba
 800e200:	480c      	ldr	r0, [pc, #48]	@ (800e234 <__multadd+0x8c>)
 800e202:	f001 f89d 	bl	800f340 <__assert_func>
 800e206:	6922      	ldr	r2, [r4, #16]
 800e208:	f104 010c 	add.w	r1, r4, #12
 800e20c:	300c      	adds	r0, #12
 800e20e:	3202      	adds	r2, #2
 800e210:	0092      	lsls	r2, r2, #2
 800e212:	f7ff f8bc 	bl	800d38e <memcpy>
 800e216:	4621      	mov	r1, r4
 800e218:	4644      	mov	r4, r8
 800e21a:	4638      	mov	r0, r7
 800e21c:	f7ff ffa2 	bl	800e164 <_Bfree>
 800e220:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e224:	3501      	adds	r5, #1
 800e226:	615e      	str	r6, [r3, #20]
 800e228:	6125      	str	r5, [r4, #16]
 800e22a:	4620      	mov	r0, r4
 800e22c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e230:	08010cd7 	.word	0x08010cd7
 800e234:	08010ce8 	.word	0x08010ce8

0800e238 <__hi0bits>:
 800e238:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e23c:	4603      	mov	r3, r0
 800e23e:	bf36      	itet	cc
 800e240:	0403      	lslcc	r3, r0, #16
 800e242:	2000      	movcs	r0, #0
 800e244:	2010      	movcc	r0, #16
 800e246:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e24a:	bf3c      	itt	cc
 800e24c:	021b      	lslcc	r3, r3, #8
 800e24e:	3008      	addcc	r0, #8
 800e250:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e254:	bf3c      	itt	cc
 800e256:	011b      	lslcc	r3, r3, #4
 800e258:	3004      	addcc	r0, #4
 800e25a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e25e:	bf3c      	itt	cc
 800e260:	009b      	lslcc	r3, r3, #2
 800e262:	3002      	addcc	r0, #2
 800e264:	2b00      	cmp	r3, #0
 800e266:	db05      	blt.n	800e274 <__hi0bits+0x3c>
 800e268:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e26c:	f100 0001 	add.w	r0, r0, #1
 800e270:	bf08      	it	eq
 800e272:	2020      	moveq	r0, #32
 800e274:	4770      	bx	lr

0800e276 <__lo0bits>:
 800e276:	6803      	ldr	r3, [r0, #0]
 800e278:	4602      	mov	r2, r0
 800e27a:	f013 0007 	ands.w	r0, r3, #7
 800e27e:	d00b      	beq.n	800e298 <__lo0bits+0x22>
 800e280:	07d9      	lsls	r1, r3, #31
 800e282:	d421      	bmi.n	800e2c8 <__lo0bits+0x52>
 800e284:	0798      	lsls	r0, r3, #30
 800e286:	bf47      	ittee	mi
 800e288:	085b      	lsrmi	r3, r3, #1
 800e28a:	2001      	movmi	r0, #1
 800e28c:	089b      	lsrpl	r3, r3, #2
 800e28e:	2002      	movpl	r0, #2
 800e290:	bf4c      	ite	mi
 800e292:	6013      	strmi	r3, [r2, #0]
 800e294:	6013      	strpl	r3, [r2, #0]
 800e296:	4770      	bx	lr
 800e298:	b299      	uxth	r1, r3
 800e29a:	b909      	cbnz	r1, 800e2a0 <__lo0bits+0x2a>
 800e29c:	0c1b      	lsrs	r3, r3, #16
 800e29e:	2010      	movs	r0, #16
 800e2a0:	b2d9      	uxtb	r1, r3
 800e2a2:	b909      	cbnz	r1, 800e2a8 <__lo0bits+0x32>
 800e2a4:	3008      	adds	r0, #8
 800e2a6:	0a1b      	lsrs	r3, r3, #8
 800e2a8:	0719      	lsls	r1, r3, #28
 800e2aa:	bf04      	itt	eq
 800e2ac:	091b      	lsreq	r3, r3, #4
 800e2ae:	3004      	addeq	r0, #4
 800e2b0:	0799      	lsls	r1, r3, #30
 800e2b2:	bf04      	itt	eq
 800e2b4:	089b      	lsreq	r3, r3, #2
 800e2b6:	3002      	addeq	r0, #2
 800e2b8:	07d9      	lsls	r1, r3, #31
 800e2ba:	d403      	bmi.n	800e2c4 <__lo0bits+0x4e>
 800e2bc:	085b      	lsrs	r3, r3, #1
 800e2be:	f100 0001 	add.w	r0, r0, #1
 800e2c2:	d003      	beq.n	800e2cc <__lo0bits+0x56>
 800e2c4:	6013      	str	r3, [r2, #0]
 800e2c6:	4770      	bx	lr
 800e2c8:	2000      	movs	r0, #0
 800e2ca:	4770      	bx	lr
 800e2cc:	2020      	movs	r0, #32
 800e2ce:	4770      	bx	lr

0800e2d0 <__i2b>:
 800e2d0:	b510      	push	{r4, lr}
 800e2d2:	460c      	mov	r4, r1
 800e2d4:	2101      	movs	r1, #1
 800e2d6:	f7ff ff05 	bl	800e0e4 <_Balloc>
 800e2da:	4602      	mov	r2, r0
 800e2dc:	b928      	cbnz	r0, 800e2ea <__i2b+0x1a>
 800e2de:	4b05      	ldr	r3, [pc, #20]	@ (800e2f4 <__i2b+0x24>)
 800e2e0:	f240 1145 	movw	r1, #325	@ 0x145
 800e2e4:	4804      	ldr	r0, [pc, #16]	@ (800e2f8 <__i2b+0x28>)
 800e2e6:	f001 f82b 	bl	800f340 <__assert_func>
 800e2ea:	2301      	movs	r3, #1
 800e2ec:	6144      	str	r4, [r0, #20]
 800e2ee:	6103      	str	r3, [r0, #16]
 800e2f0:	bd10      	pop	{r4, pc}
 800e2f2:	bf00      	nop
 800e2f4:	08010cd7 	.word	0x08010cd7
 800e2f8:	08010ce8 	.word	0x08010ce8

0800e2fc <__multiply>:
 800e2fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e300:	4614      	mov	r4, r2
 800e302:	690a      	ldr	r2, [r1, #16]
 800e304:	460f      	mov	r7, r1
 800e306:	b085      	sub	sp, #20
 800e308:	6923      	ldr	r3, [r4, #16]
 800e30a:	429a      	cmp	r2, r3
 800e30c:	bfa2      	ittt	ge
 800e30e:	4623      	movge	r3, r4
 800e310:	460c      	movge	r4, r1
 800e312:	461f      	movge	r7, r3
 800e314:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e318:	68a3      	ldr	r3, [r4, #8]
 800e31a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e31e:	6861      	ldr	r1, [r4, #4]
 800e320:	eb0a 0609 	add.w	r6, sl, r9
 800e324:	42b3      	cmp	r3, r6
 800e326:	bfb8      	it	lt
 800e328:	3101      	addlt	r1, #1
 800e32a:	f7ff fedb 	bl	800e0e4 <_Balloc>
 800e32e:	b930      	cbnz	r0, 800e33e <__multiply+0x42>
 800e330:	4602      	mov	r2, r0
 800e332:	4b45      	ldr	r3, [pc, #276]	@ (800e448 <__multiply+0x14c>)
 800e334:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e338:	4844      	ldr	r0, [pc, #272]	@ (800e44c <__multiply+0x150>)
 800e33a:	f001 f801 	bl	800f340 <__assert_func>
 800e33e:	f100 0514 	add.w	r5, r0, #20
 800e342:	2200      	movs	r2, #0
 800e344:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e348:	462b      	mov	r3, r5
 800e34a:	4543      	cmp	r3, r8
 800e34c:	d321      	bcc.n	800e392 <__multiply+0x96>
 800e34e:	f107 0114 	add.w	r1, r7, #20
 800e352:	f104 0214 	add.w	r2, r4, #20
 800e356:	f104 0715 	add.w	r7, r4, #21
 800e35a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e35e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e362:	9302      	str	r3, [sp, #8]
 800e364:	1b13      	subs	r3, r2, r4
 800e366:	3b15      	subs	r3, #21
 800e368:	f023 0303 	bic.w	r3, r3, #3
 800e36c:	3304      	adds	r3, #4
 800e36e:	42ba      	cmp	r2, r7
 800e370:	bf38      	it	cc
 800e372:	2304      	movcc	r3, #4
 800e374:	9301      	str	r3, [sp, #4]
 800e376:	9b02      	ldr	r3, [sp, #8]
 800e378:	9103      	str	r1, [sp, #12]
 800e37a:	428b      	cmp	r3, r1
 800e37c:	d80c      	bhi.n	800e398 <__multiply+0x9c>
 800e37e:	2e00      	cmp	r6, #0
 800e380:	dd03      	ble.n	800e38a <__multiply+0x8e>
 800e382:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e386:	2b00      	cmp	r3, #0
 800e388:	d05b      	beq.n	800e442 <__multiply+0x146>
 800e38a:	6106      	str	r6, [r0, #16]
 800e38c:	b005      	add	sp, #20
 800e38e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e392:	f843 2b04 	str.w	r2, [r3], #4
 800e396:	e7d8      	b.n	800e34a <__multiply+0x4e>
 800e398:	f8b1 a000 	ldrh.w	sl, [r1]
 800e39c:	f1ba 0f00 	cmp.w	sl, #0
 800e3a0:	d024      	beq.n	800e3ec <__multiply+0xf0>
 800e3a2:	f104 0e14 	add.w	lr, r4, #20
 800e3a6:	46a9      	mov	r9, r5
 800e3a8:	f04f 0c00 	mov.w	ip, #0
 800e3ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e3b0:	f8d9 3000 	ldr.w	r3, [r9]
 800e3b4:	fa1f fb87 	uxth.w	fp, r7
 800e3b8:	4572      	cmp	r2, lr
 800e3ba:	b29b      	uxth	r3, r3
 800e3bc:	fb0a 330b 	mla	r3, sl, fp, r3
 800e3c0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e3c4:	f8d9 7000 	ldr.w	r7, [r9]
 800e3c8:	4463      	add	r3, ip
 800e3ca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e3ce:	fb0a c70b 	mla	r7, sl, fp, ip
 800e3d2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e3d6:	b29b      	uxth	r3, r3
 800e3d8:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e3dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e3e0:	f849 3b04 	str.w	r3, [r9], #4
 800e3e4:	d8e2      	bhi.n	800e3ac <__multiply+0xb0>
 800e3e6:	9b01      	ldr	r3, [sp, #4]
 800e3e8:	f845 c003 	str.w	ip, [r5, r3]
 800e3ec:	9b03      	ldr	r3, [sp, #12]
 800e3ee:	3104      	adds	r1, #4
 800e3f0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e3f4:	f1b9 0f00 	cmp.w	r9, #0
 800e3f8:	d021      	beq.n	800e43e <__multiply+0x142>
 800e3fa:	682b      	ldr	r3, [r5, #0]
 800e3fc:	f104 0c14 	add.w	ip, r4, #20
 800e400:	46ae      	mov	lr, r5
 800e402:	f04f 0a00 	mov.w	sl, #0
 800e406:	f8bc b000 	ldrh.w	fp, [ip]
 800e40a:	b29b      	uxth	r3, r3
 800e40c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e410:	fb09 770b 	mla	r7, r9, fp, r7
 800e414:	4457      	add	r7, sl
 800e416:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e41a:	f84e 3b04 	str.w	r3, [lr], #4
 800e41e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e422:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e426:	f8be 3000 	ldrh.w	r3, [lr]
 800e42a:	4562      	cmp	r2, ip
 800e42c:	fb09 330a 	mla	r3, r9, sl, r3
 800e430:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e434:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e438:	d8e5      	bhi.n	800e406 <__multiply+0x10a>
 800e43a:	9f01      	ldr	r7, [sp, #4]
 800e43c:	51eb      	str	r3, [r5, r7]
 800e43e:	3504      	adds	r5, #4
 800e440:	e799      	b.n	800e376 <__multiply+0x7a>
 800e442:	3e01      	subs	r6, #1
 800e444:	e79b      	b.n	800e37e <__multiply+0x82>
 800e446:	bf00      	nop
 800e448:	08010cd7 	.word	0x08010cd7
 800e44c:	08010ce8 	.word	0x08010ce8

0800e450 <__pow5mult>:
 800e450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e454:	4615      	mov	r5, r2
 800e456:	f012 0203 	ands.w	r2, r2, #3
 800e45a:	4607      	mov	r7, r0
 800e45c:	460e      	mov	r6, r1
 800e45e:	d007      	beq.n	800e470 <__pow5mult+0x20>
 800e460:	3a01      	subs	r2, #1
 800e462:	4c25      	ldr	r4, [pc, #148]	@ (800e4f8 <__pow5mult+0xa8>)
 800e464:	2300      	movs	r3, #0
 800e466:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e46a:	f7ff fe9d 	bl	800e1a8 <__multadd>
 800e46e:	4606      	mov	r6, r0
 800e470:	10ad      	asrs	r5, r5, #2
 800e472:	d03d      	beq.n	800e4f0 <__pow5mult+0xa0>
 800e474:	69fc      	ldr	r4, [r7, #28]
 800e476:	b97c      	cbnz	r4, 800e498 <__pow5mult+0x48>
 800e478:	2010      	movs	r0, #16
 800e47a:	f7fd ffa3 	bl	800c3c4 <malloc>
 800e47e:	4602      	mov	r2, r0
 800e480:	61f8      	str	r0, [r7, #28]
 800e482:	b928      	cbnz	r0, 800e490 <__pow5mult+0x40>
 800e484:	4b1d      	ldr	r3, [pc, #116]	@ (800e4fc <__pow5mult+0xac>)
 800e486:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e48a:	481d      	ldr	r0, [pc, #116]	@ (800e500 <__pow5mult+0xb0>)
 800e48c:	f000 ff58 	bl	800f340 <__assert_func>
 800e490:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e494:	6004      	str	r4, [r0, #0]
 800e496:	60c4      	str	r4, [r0, #12]
 800e498:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e49c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e4a0:	b94c      	cbnz	r4, 800e4b6 <__pow5mult+0x66>
 800e4a2:	f240 2171 	movw	r1, #625	@ 0x271
 800e4a6:	4638      	mov	r0, r7
 800e4a8:	f7ff ff12 	bl	800e2d0 <__i2b>
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	4604      	mov	r4, r0
 800e4b0:	f8c8 0008 	str.w	r0, [r8, #8]
 800e4b4:	6003      	str	r3, [r0, #0]
 800e4b6:	f04f 0900 	mov.w	r9, #0
 800e4ba:	07eb      	lsls	r3, r5, #31
 800e4bc:	d50a      	bpl.n	800e4d4 <__pow5mult+0x84>
 800e4be:	4631      	mov	r1, r6
 800e4c0:	4622      	mov	r2, r4
 800e4c2:	4638      	mov	r0, r7
 800e4c4:	f7ff ff1a 	bl	800e2fc <__multiply>
 800e4c8:	4680      	mov	r8, r0
 800e4ca:	4631      	mov	r1, r6
 800e4cc:	4638      	mov	r0, r7
 800e4ce:	4646      	mov	r6, r8
 800e4d0:	f7ff fe48 	bl	800e164 <_Bfree>
 800e4d4:	106d      	asrs	r5, r5, #1
 800e4d6:	d00b      	beq.n	800e4f0 <__pow5mult+0xa0>
 800e4d8:	6820      	ldr	r0, [r4, #0]
 800e4da:	b938      	cbnz	r0, 800e4ec <__pow5mult+0x9c>
 800e4dc:	4622      	mov	r2, r4
 800e4de:	4621      	mov	r1, r4
 800e4e0:	4638      	mov	r0, r7
 800e4e2:	f7ff ff0b 	bl	800e2fc <__multiply>
 800e4e6:	6020      	str	r0, [r4, #0]
 800e4e8:	f8c0 9000 	str.w	r9, [r0]
 800e4ec:	4604      	mov	r4, r0
 800e4ee:	e7e4      	b.n	800e4ba <__pow5mult+0x6a>
 800e4f0:	4630      	mov	r0, r6
 800e4f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4f6:	bf00      	nop
 800e4f8:	08010d44 	.word	0x08010d44
 800e4fc:	08010c68 	.word	0x08010c68
 800e500:	08010ce8 	.word	0x08010ce8

0800e504 <__lshift>:
 800e504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e508:	460c      	mov	r4, r1
 800e50a:	4607      	mov	r7, r0
 800e50c:	4691      	mov	r9, r2
 800e50e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e512:	6923      	ldr	r3, [r4, #16]
 800e514:	6849      	ldr	r1, [r1, #4]
 800e516:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e51a:	68a3      	ldr	r3, [r4, #8]
 800e51c:	f108 0601 	add.w	r6, r8, #1
 800e520:	42b3      	cmp	r3, r6
 800e522:	db0b      	blt.n	800e53c <__lshift+0x38>
 800e524:	4638      	mov	r0, r7
 800e526:	f7ff fddd 	bl	800e0e4 <_Balloc>
 800e52a:	4605      	mov	r5, r0
 800e52c:	b948      	cbnz	r0, 800e542 <__lshift+0x3e>
 800e52e:	4602      	mov	r2, r0
 800e530:	4b28      	ldr	r3, [pc, #160]	@ (800e5d4 <__lshift+0xd0>)
 800e532:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e536:	4828      	ldr	r0, [pc, #160]	@ (800e5d8 <__lshift+0xd4>)
 800e538:	f000 ff02 	bl	800f340 <__assert_func>
 800e53c:	3101      	adds	r1, #1
 800e53e:	005b      	lsls	r3, r3, #1
 800e540:	e7ee      	b.n	800e520 <__lshift+0x1c>
 800e542:	2300      	movs	r3, #0
 800e544:	f100 0114 	add.w	r1, r0, #20
 800e548:	f100 0210 	add.w	r2, r0, #16
 800e54c:	4618      	mov	r0, r3
 800e54e:	4553      	cmp	r3, sl
 800e550:	db33      	blt.n	800e5ba <__lshift+0xb6>
 800e552:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e556:	f104 0314 	add.w	r3, r4, #20
 800e55a:	6920      	ldr	r0, [r4, #16]
 800e55c:	f019 091f 	ands.w	r9, r9, #31
 800e560:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e564:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e568:	d02b      	beq.n	800e5c2 <__lshift+0xbe>
 800e56a:	f1c9 0e20 	rsb	lr, r9, #32
 800e56e:	468a      	mov	sl, r1
 800e570:	2200      	movs	r2, #0
 800e572:	6818      	ldr	r0, [r3, #0]
 800e574:	fa00 f009 	lsl.w	r0, r0, r9
 800e578:	4310      	orrs	r0, r2
 800e57a:	f84a 0b04 	str.w	r0, [sl], #4
 800e57e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e582:	459c      	cmp	ip, r3
 800e584:	fa22 f20e 	lsr.w	r2, r2, lr
 800e588:	d8f3      	bhi.n	800e572 <__lshift+0x6e>
 800e58a:	ebac 0304 	sub.w	r3, ip, r4
 800e58e:	f104 0015 	add.w	r0, r4, #21
 800e592:	3b15      	subs	r3, #21
 800e594:	f023 0303 	bic.w	r3, r3, #3
 800e598:	3304      	adds	r3, #4
 800e59a:	4584      	cmp	ip, r0
 800e59c:	bf38      	it	cc
 800e59e:	2304      	movcc	r3, #4
 800e5a0:	50ca      	str	r2, [r1, r3]
 800e5a2:	b10a      	cbz	r2, 800e5a8 <__lshift+0xa4>
 800e5a4:	f108 0602 	add.w	r6, r8, #2
 800e5a8:	3e01      	subs	r6, #1
 800e5aa:	4638      	mov	r0, r7
 800e5ac:	4621      	mov	r1, r4
 800e5ae:	612e      	str	r6, [r5, #16]
 800e5b0:	f7ff fdd8 	bl	800e164 <_Bfree>
 800e5b4:	4628      	mov	r0, r5
 800e5b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5ba:	3301      	adds	r3, #1
 800e5bc:	f842 0f04 	str.w	r0, [r2, #4]!
 800e5c0:	e7c5      	b.n	800e54e <__lshift+0x4a>
 800e5c2:	3904      	subs	r1, #4
 800e5c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5c8:	459c      	cmp	ip, r3
 800e5ca:	f841 2f04 	str.w	r2, [r1, #4]!
 800e5ce:	d8f9      	bhi.n	800e5c4 <__lshift+0xc0>
 800e5d0:	e7ea      	b.n	800e5a8 <__lshift+0xa4>
 800e5d2:	bf00      	nop
 800e5d4:	08010cd7 	.word	0x08010cd7
 800e5d8:	08010ce8 	.word	0x08010ce8

0800e5dc <__mcmp>:
 800e5dc:	4603      	mov	r3, r0
 800e5de:	690a      	ldr	r2, [r1, #16]
 800e5e0:	6900      	ldr	r0, [r0, #16]
 800e5e2:	1a80      	subs	r0, r0, r2
 800e5e4:	b530      	push	{r4, r5, lr}
 800e5e6:	d10e      	bne.n	800e606 <__mcmp+0x2a>
 800e5e8:	3314      	adds	r3, #20
 800e5ea:	3114      	adds	r1, #20
 800e5ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e5f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e5f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e5f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e5fc:	4295      	cmp	r5, r2
 800e5fe:	d003      	beq.n	800e608 <__mcmp+0x2c>
 800e600:	d205      	bcs.n	800e60e <__mcmp+0x32>
 800e602:	f04f 30ff 	mov.w	r0, #4294967295
 800e606:	bd30      	pop	{r4, r5, pc}
 800e608:	42a3      	cmp	r3, r4
 800e60a:	d3f3      	bcc.n	800e5f4 <__mcmp+0x18>
 800e60c:	e7fb      	b.n	800e606 <__mcmp+0x2a>
 800e60e:	2001      	movs	r0, #1
 800e610:	e7f9      	b.n	800e606 <__mcmp+0x2a>
	...

0800e614 <__mdiff>:
 800e614:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e618:	4689      	mov	r9, r1
 800e61a:	4606      	mov	r6, r0
 800e61c:	4611      	mov	r1, r2
 800e61e:	4614      	mov	r4, r2
 800e620:	4648      	mov	r0, r9
 800e622:	f7ff ffdb 	bl	800e5dc <__mcmp>
 800e626:	1e05      	subs	r5, r0, #0
 800e628:	d112      	bne.n	800e650 <__mdiff+0x3c>
 800e62a:	4629      	mov	r1, r5
 800e62c:	4630      	mov	r0, r6
 800e62e:	f7ff fd59 	bl	800e0e4 <_Balloc>
 800e632:	4602      	mov	r2, r0
 800e634:	b928      	cbnz	r0, 800e642 <__mdiff+0x2e>
 800e636:	4b41      	ldr	r3, [pc, #260]	@ (800e73c <__mdiff+0x128>)
 800e638:	f240 2137 	movw	r1, #567	@ 0x237
 800e63c:	4840      	ldr	r0, [pc, #256]	@ (800e740 <__mdiff+0x12c>)
 800e63e:	f000 fe7f 	bl	800f340 <__assert_func>
 800e642:	2301      	movs	r3, #1
 800e644:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e648:	4610      	mov	r0, r2
 800e64a:	b003      	add	sp, #12
 800e64c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e650:	bfbc      	itt	lt
 800e652:	464b      	movlt	r3, r9
 800e654:	46a1      	movlt	r9, r4
 800e656:	4630      	mov	r0, r6
 800e658:	bfb8      	it	lt
 800e65a:	2501      	movlt	r5, #1
 800e65c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e660:	bfb4      	ite	lt
 800e662:	461c      	movlt	r4, r3
 800e664:	2500      	movge	r5, #0
 800e666:	f7ff fd3d 	bl	800e0e4 <_Balloc>
 800e66a:	4602      	mov	r2, r0
 800e66c:	b918      	cbnz	r0, 800e676 <__mdiff+0x62>
 800e66e:	4b33      	ldr	r3, [pc, #204]	@ (800e73c <__mdiff+0x128>)
 800e670:	f240 2145 	movw	r1, #581	@ 0x245
 800e674:	e7e2      	b.n	800e63c <__mdiff+0x28>
 800e676:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e67a:	f104 0e14 	add.w	lr, r4, #20
 800e67e:	6926      	ldr	r6, [r4, #16]
 800e680:	f100 0b14 	add.w	fp, r0, #20
 800e684:	60c5      	str	r5, [r0, #12]
 800e686:	f109 0514 	add.w	r5, r9, #20
 800e68a:	f109 0310 	add.w	r3, r9, #16
 800e68e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e692:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e696:	46d9      	mov	r9, fp
 800e698:	f04f 0c00 	mov.w	ip, #0
 800e69c:	9301      	str	r3, [sp, #4]
 800e69e:	9b01      	ldr	r3, [sp, #4]
 800e6a0:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e6a4:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e6a8:	4576      	cmp	r6, lr
 800e6aa:	9301      	str	r3, [sp, #4]
 800e6ac:	fa1f f38a 	uxth.w	r3, sl
 800e6b0:	4619      	mov	r1, r3
 800e6b2:	b283      	uxth	r3, r0
 800e6b4:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800e6b8:	eba1 0303 	sub.w	r3, r1, r3
 800e6bc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e6c0:	4463      	add	r3, ip
 800e6c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e6c6:	b29b      	uxth	r3, r3
 800e6c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e6cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e6d0:	f849 3b04 	str.w	r3, [r9], #4
 800e6d4:	d8e3      	bhi.n	800e69e <__mdiff+0x8a>
 800e6d6:	1b33      	subs	r3, r6, r4
 800e6d8:	3415      	adds	r4, #21
 800e6da:	3b15      	subs	r3, #21
 800e6dc:	f023 0303 	bic.w	r3, r3, #3
 800e6e0:	3304      	adds	r3, #4
 800e6e2:	42a6      	cmp	r6, r4
 800e6e4:	bf38      	it	cc
 800e6e6:	2304      	movcc	r3, #4
 800e6e8:	441d      	add	r5, r3
 800e6ea:	445b      	add	r3, fp
 800e6ec:	462c      	mov	r4, r5
 800e6ee:	461e      	mov	r6, r3
 800e6f0:	4544      	cmp	r4, r8
 800e6f2:	d30e      	bcc.n	800e712 <__mdiff+0xfe>
 800e6f4:	f108 0103 	add.w	r1, r8, #3
 800e6f8:	1b49      	subs	r1, r1, r5
 800e6fa:	3d03      	subs	r5, #3
 800e6fc:	f021 0103 	bic.w	r1, r1, #3
 800e700:	45a8      	cmp	r8, r5
 800e702:	bf38      	it	cc
 800e704:	2100      	movcc	r1, #0
 800e706:	440b      	add	r3, r1
 800e708:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e70c:	b199      	cbz	r1, 800e736 <__mdiff+0x122>
 800e70e:	6117      	str	r7, [r2, #16]
 800e710:	e79a      	b.n	800e648 <__mdiff+0x34>
 800e712:	f854 1b04 	ldr.w	r1, [r4], #4
 800e716:	46e6      	mov	lr, ip
 800e718:	fa1f fc81 	uxth.w	ip, r1
 800e71c:	0c08      	lsrs	r0, r1, #16
 800e71e:	4471      	add	r1, lr
 800e720:	44f4      	add	ip, lr
 800e722:	b289      	uxth	r1, r1
 800e724:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e728:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e72c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e730:	f846 1b04 	str.w	r1, [r6], #4
 800e734:	e7dc      	b.n	800e6f0 <__mdiff+0xdc>
 800e736:	3f01      	subs	r7, #1
 800e738:	e7e6      	b.n	800e708 <__mdiff+0xf4>
 800e73a:	bf00      	nop
 800e73c:	08010cd7 	.word	0x08010cd7
 800e740:	08010ce8 	.word	0x08010ce8

0800e744 <__d2b>:
 800e744:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e748:	460f      	mov	r7, r1
 800e74a:	2101      	movs	r1, #1
 800e74c:	4616      	mov	r6, r2
 800e74e:	ec59 8b10 	vmov	r8, r9, d0
 800e752:	f7ff fcc7 	bl	800e0e4 <_Balloc>
 800e756:	4604      	mov	r4, r0
 800e758:	b930      	cbnz	r0, 800e768 <__d2b+0x24>
 800e75a:	4602      	mov	r2, r0
 800e75c:	4b23      	ldr	r3, [pc, #140]	@ (800e7ec <__d2b+0xa8>)
 800e75e:	f240 310f 	movw	r1, #783	@ 0x30f
 800e762:	4823      	ldr	r0, [pc, #140]	@ (800e7f0 <__d2b+0xac>)
 800e764:	f000 fdec 	bl	800f340 <__assert_func>
 800e768:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e76c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e770:	b10d      	cbz	r5, 800e776 <__d2b+0x32>
 800e772:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e776:	9301      	str	r3, [sp, #4]
 800e778:	f1b8 0300 	subs.w	r3, r8, #0
 800e77c:	d023      	beq.n	800e7c6 <__d2b+0x82>
 800e77e:	4668      	mov	r0, sp
 800e780:	9300      	str	r3, [sp, #0]
 800e782:	f7ff fd78 	bl	800e276 <__lo0bits>
 800e786:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e78a:	b1d0      	cbz	r0, 800e7c2 <__d2b+0x7e>
 800e78c:	f1c0 0320 	rsb	r3, r0, #32
 800e790:	fa02 f303 	lsl.w	r3, r2, r3
 800e794:	40c2      	lsrs	r2, r0
 800e796:	430b      	orrs	r3, r1
 800e798:	9201      	str	r2, [sp, #4]
 800e79a:	6163      	str	r3, [r4, #20]
 800e79c:	9b01      	ldr	r3, [sp, #4]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	61a3      	str	r3, [r4, #24]
 800e7a2:	bf0c      	ite	eq
 800e7a4:	2201      	moveq	r2, #1
 800e7a6:	2202      	movne	r2, #2
 800e7a8:	6122      	str	r2, [r4, #16]
 800e7aa:	b1a5      	cbz	r5, 800e7d6 <__d2b+0x92>
 800e7ac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e7b0:	4405      	add	r5, r0
 800e7b2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e7b6:	603d      	str	r5, [r7, #0]
 800e7b8:	6030      	str	r0, [r6, #0]
 800e7ba:	4620      	mov	r0, r4
 800e7bc:	b003      	add	sp, #12
 800e7be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e7c2:	6161      	str	r1, [r4, #20]
 800e7c4:	e7ea      	b.n	800e79c <__d2b+0x58>
 800e7c6:	a801      	add	r0, sp, #4
 800e7c8:	f7ff fd55 	bl	800e276 <__lo0bits>
 800e7cc:	9b01      	ldr	r3, [sp, #4]
 800e7ce:	3020      	adds	r0, #32
 800e7d0:	2201      	movs	r2, #1
 800e7d2:	6163      	str	r3, [r4, #20]
 800e7d4:	e7e8      	b.n	800e7a8 <__d2b+0x64>
 800e7d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e7da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e7de:	6038      	str	r0, [r7, #0]
 800e7e0:	6918      	ldr	r0, [r3, #16]
 800e7e2:	f7ff fd29 	bl	800e238 <__hi0bits>
 800e7e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e7ea:	e7e5      	b.n	800e7b8 <__d2b+0x74>
 800e7ec:	08010cd7 	.word	0x08010cd7
 800e7f0:	08010ce8 	.word	0x08010ce8

0800e7f4 <__ssputs_r>:
 800e7f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7f8:	461f      	mov	r7, r3
 800e7fa:	688e      	ldr	r6, [r1, #8]
 800e7fc:	4682      	mov	sl, r0
 800e7fe:	460c      	mov	r4, r1
 800e800:	42be      	cmp	r6, r7
 800e802:	4690      	mov	r8, r2
 800e804:	680b      	ldr	r3, [r1, #0]
 800e806:	d82d      	bhi.n	800e864 <__ssputs_r+0x70>
 800e808:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e80c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e810:	d026      	beq.n	800e860 <__ssputs_r+0x6c>
 800e812:	6965      	ldr	r5, [r4, #20]
 800e814:	6909      	ldr	r1, [r1, #16]
 800e816:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e81a:	eba3 0901 	sub.w	r9, r3, r1
 800e81e:	1c7b      	adds	r3, r7, #1
 800e820:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e824:	444b      	add	r3, r9
 800e826:	106d      	asrs	r5, r5, #1
 800e828:	429d      	cmp	r5, r3
 800e82a:	bf38      	it	cc
 800e82c:	461d      	movcc	r5, r3
 800e82e:	0553      	lsls	r3, r2, #21
 800e830:	d527      	bpl.n	800e882 <__ssputs_r+0x8e>
 800e832:	4629      	mov	r1, r5
 800e834:	f7fd fdf8 	bl	800c428 <_malloc_r>
 800e838:	4606      	mov	r6, r0
 800e83a:	b360      	cbz	r0, 800e896 <__ssputs_r+0xa2>
 800e83c:	464a      	mov	r2, r9
 800e83e:	6921      	ldr	r1, [r4, #16]
 800e840:	f7fe fda5 	bl	800d38e <memcpy>
 800e844:	89a3      	ldrh	r3, [r4, #12]
 800e846:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e84a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e84e:	81a3      	strh	r3, [r4, #12]
 800e850:	6126      	str	r6, [r4, #16]
 800e852:	444e      	add	r6, r9
 800e854:	6165      	str	r5, [r4, #20]
 800e856:	eba5 0509 	sub.w	r5, r5, r9
 800e85a:	6026      	str	r6, [r4, #0]
 800e85c:	463e      	mov	r6, r7
 800e85e:	60a5      	str	r5, [r4, #8]
 800e860:	42be      	cmp	r6, r7
 800e862:	d900      	bls.n	800e866 <__ssputs_r+0x72>
 800e864:	463e      	mov	r6, r7
 800e866:	4632      	mov	r2, r6
 800e868:	4641      	mov	r1, r8
 800e86a:	6820      	ldr	r0, [r4, #0]
 800e86c:	f000 fd4e 	bl	800f30c <memmove>
 800e870:	68a3      	ldr	r3, [r4, #8]
 800e872:	2000      	movs	r0, #0
 800e874:	1b9b      	subs	r3, r3, r6
 800e876:	60a3      	str	r3, [r4, #8]
 800e878:	6823      	ldr	r3, [r4, #0]
 800e87a:	4433      	add	r3, r6
 800e87c:	6023      	str	r3, [r4, #0]
 800e87e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e882:	462a      	mov	r2, r5
 800e884:	f000 fda0 	bl	800f3c8 <_realloc_r>
 800e888:	4606      	mov	r6, r0
 800e88a:	2800      	cmp	r0, #0
 800e88c:	d1e0      	bne.n	800e850 <__ssputs_r+0x5c>
 800e88e:	6921      	ldr	r1, [r4, #16]
 800e890:	4650      	mov	r0, sl
 800e892:	f7ff fbdd 	bl	800e050 <_free_r>
 800e896:	230c      	movs	r3, #12
 800e898:	f04f 30ff 	mov.w	r0, #4294967295
 800e89c:	f8ca 3000 	str.w	r3, [sl]
 800e8a0:	89a3      	ldrh	r3, [r4, #12]
 800e8a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8a6:	81a3      	strh	r3, [r4, #12]
 800e8a8:	e7e9      	b.n	800e87e <__ssputs_r+0x8a>
	...

0800e8ac <_svfiprintf_r>:
 800e8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8b0:	4698      	mov	r8, r3
 800e8b2:	898b      	ldrh	r3, [r1, #12]
 800e8b4:	b09d      	sub	sp, #116	@ 0x74
 800e8b6:	4607      	mov	r7, r0
 800e8b8:	061b      	lsls	r3, r3, #24
 800e8ba:	460d      	mov	r5, r1
 800e8bc:	4614      	mov	r4, r2
 800e8be:	d510      	bpl.n	800e8e2 <_svfiprintf_r+0x36>
 800e8c0:	690b      	ldr	r3, [r1, #16]
 800e8c2:	b973      	cbnz	r3, 800e8e2 <_svfiprintf_r+0x36>
 800e8c4:	2140      	movs	r1, #64	@ 0x40
 800e8c6:	f7fd fdaf 	bl	800c428 <_malloc_r>
 800e8ca:	6028      	str	r0, [r5, #0]
 800e8cc:	6128      	str	r0, [r5, #16]
 800e8ce:	b930      	cbnz	r0, 800e8de <_svfiprintf_r+0x32>
 800e8d0:	230c      	movs	r3, #12
 800e8d2:	603b      	str	r3, [r7, #0]
 800e8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e8d8:	b01d      	add	sp, #116	@ 0x74
 800e8da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8de:	2340      	movs	r3, #64	@ 0x40
 800e8e0:	616b      	str	r3, [r5, #20]
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e8e8:	f04f 0901 	mov.w	r9, #1
 800e8ec:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ea90 <_svfiprintf_r+0x1e4>
 800e8f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8f2:	2320      	movs	r3, #32
 800e8f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e8f8:	2330      	movs	r3, #48	@ 0x30
 800e8fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e8fe:	4623      	mov	r3, r4
 800e900:	469a      	mov	sl, r3
 800e902:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e906:	b10a      	cbz	r2, 800e90c <_svfiprintf_r+0x60>
 800e908:	2a25      	cmp	r2, #37	@ 0x25
 800e90a:	d1f9      	bne.n	800e900 <_svfiprintf_r+0x54>
 800e90c:	ebba 0b04 	subs.w	fp, sl, r4
 800e910:	d00b      	beq.n	800e92a <_svfiprintf_r+0x7e>
 800e912:	465b      	mov	r3, fp
 800e914:	4622      	mov	r2, r4
 800e916:	4629      	mov	r1, r5
 800e918:	4638      	mov	r0, r7
 800e91a:	f7ff ff6b 	bl	800e7f4 <__ssputs_r>
 800e91e:	3001      	adds	r0, #1
 800e920:	f000 80a7 	beq.w	800ea72 <_svfiprintf_r+0x1c6>
 800e924:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e926:	445a      	add	r2, fp
 800e928:	9209      	str	r2, [sp, #36]	@ 0x24
 800e92a:	f89a 3000 	ldrb.w	r3, [sl]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	f000 809f 	beq.w	800ea72 <_svfiprintf_r+0x1c6>
 800e934:	2300      	movs	r3, #0
 800e936:	f04f 32ff 	mov.w	r2, #4294967295
 800e93a:	f10a 0a01 	add.w	sl, sl, #1
 800e93e:	9304      	str	r3, [sp, #16]
 800e940:	9307      	str	r3, [sp, #28]
 800e942:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e946:	931a      	str	r3, [sp, #104]	@ 0x68
 800e948:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e94c:	4654      	mov	r4, sl
 800e94e:	2205      	movs	r2, #5
 800e950:	484f      	ldr	r0, [pc, #316]	@ (800ea90 <_svfiprintf_r+0x1e4>)
 800e952:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e956:	f7fe fd0c 	bl	800d372 <memchr>
 800e95a:	9a04      	ldr	r2, [sp, #16]
 800e95c:	b9d8      	cbnz	r0, 800e996 <_svfiprintf_r+0xea>
 800e95e:	06d0      	lsls	r0, r2, #27
 800e960:	bf44      	itt	mi
 800e962:	2320      	movmi	r3, #32
 800e964:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e968:	0711      	lsls	r1, r2, #28
 800e96a:	bf44      	itt	mi
 800e96c:	232b      	movmi	r3, #43	@ 0x2b
 800e96e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e972:	f89a 3000 	ldrb.w	r3, [sl]
 800e976:	2b2a      	cmp	r3, #42	@ 0x2a
 800e978:	d015      	beq.n	800e9a6 <_svfiprintf_r+0xfa>
 800e97a:	9a07      	ldr	r2, [sp, #28]
 800e97c:	4654      	mov	r4, sl
 800e97e:	2000      	movs	r0, #0
 800e980:	f04f 0c0a 	mov.w	ip, #10
 800e984:	4621      	mov	r1, r4
 800e986:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e98a:	3b30      	subs	r3, #48	@ 0x30
 800e98c:	2b09      	cmp	r3, #9
 800e98e:	d94b      	bls.n	800ea28 <_svfiprintf_r+0x17c>
 800e990:	b1b0      	cbz	r0, 800e9c0 <_svfiprintf_r+0x114>
 800e992:	9207      	str	r2, [sp, #28]
 800e994:	e014      	b.n	800e9c0 <_svfiprintf_r+0x114>
 800e996:	eba0 0308 	sub.w	r3, r0, r8
 800e99a:	46a2      	mov	sl, r4
 800e99c:	fa09 f303 	lsl.w	r3, r9, r3
 800e9a0:	4313      	orrs	r3, r2
 800e9a2:	9304      	str	r3, [sp, #16]
 800e9a4:	e7d2      	b.n	800e94c <_svfiprintf_r+0xa0>
 800e9a6:	9b03      	ldr	r3, [sp, #12]
 800e9a8:	1d19      	adds	r1, r3, #4
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	9103      	str	r1, [sp, #12]
 800e9b0:	bfbb      	ittet	lt
 800e9b2:	425b      	neglt	r3, r3
 800e9b4:	f042 0202 	orrlt.w	r2, r2, #2
 800e9b8:	9307      	strge	r3, [sp, #28]
 800e9ba:	9307      	strlt	r3, [sp, #28]
 800e9bc:	bfb8      	it	lt
 800e9be:	9204      	strlt	r2, [sp, #16]
 800e9c0:	7823      	ldrb	r3, [r4, #0]
 800e9c2:	2b2e      	cmp	r3, #46	@ 0x2e
 800e9c4:	d10a      	bne.n	800e9dc <_svfiprintf_r+0x130>
 800e9c6:	7863      	ldrb	r3, [r4, #1]
 800e9c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e9ca:	d132      	bne.n	800ea32 <_svfiprintf_r+0x186>
 800e9cc:	9b03      	ldr	r3, [sp, #12]
 800e9ce:	3402      	adds	r4, #2
 800e9d0:	1d1a      	adds	r2, r3, #4
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e9d8:	9203      	str	r2, [sp, #12]
 800e9da:	9305      	str	r3, [sp, #20]
 800e9dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eaa0 <_svfiprintf_r+0x1f4>
 800e9e0:	2203      	movs	r2, #3
 800e9e2:	7821      	ldrb	r1, [r4, #0]
 800e9e4:	4650      	mov	r0, sl
 800e9e6:	f7fe fcc4 	bl	800d372 <memchr>
 800e9ea:	b138      	cbz	r0, 800e9fc <_svfiprintf_r+0x150>
 800e9ec:	eba0 000a 	sub.w	r0, r0, sl
 800e9f0:	2240      	movs	r2, #64	@ 0x40
 800e9f2:	9b04      	ldr	r3, [sp, #16]
 800e9f4:	3401      	adds	r4, #1
 800e9f6:	4082      	lsls	r2, r0
 800e9f8:	4313      	orrs	r3, r2
 800e9fa:	9304      	str	r3, [sp, #16]
 800e9fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea00:	2206      	movs	r2, #6
 800ea02:	4824      	ldr	r0, [pc, #144]	@ (800ea94 <_svfiprintf_r+0x1e8>)
 800ea04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ea08:	f7fe fcb3 	bl	800d372 <memchr>
 800ea0c:	2800      	cmp	r0, #0
 800ea0e:	d036      	beq.n	800ea7e <_svfiprintf_r+0x1d2>
 800ea10:	4b21      	ldr	r3, [pc, #132]	@ (800ea98 <_svfiprintf_r+0x1ec>)
 800ea12:	bb1b      	cbnz	r3, 800ea5c <_svfiprintf_r+0x1b0>
 800ea14:	9b03      	ldr	r3, [sp, #12]
 800ea16:	3307      	adds	r3, #7
 800ea18:	f023 0307 	bic.w	r3, r3, #7
 800ea1c:	3308      	adds	r3, #8
 800ea1e:	9303      	str	r3, [sp, #12]
 800ea20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea22:	4433      	add	r3, r6
 800ea24:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea26:	e76a      	b.n	800e8fe <_svfiprintf_r+0x52>
 800ea28:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea2c:	460c      	mov	r4, r1
 800ea2e:	2001      	movs	r0, #1
 800ea30:	e7a8      	b.n	800e984 <_svfiprintf_r+0xd8>
 800ea32:	2300      	movs	r3, #0
 800ea34:	3401      	adds	r4, #1
 800ea36:	f04f 0c0a 	mov.w	ip, #10
 800ea3a:	4619      	mov	r1, r3
 800ea3c:	9305      	str	r3, [sp, #20]
 800ea3e:	4620      	mov	r0, r4
 800ea40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea44:	3a30      	subs	r2, #48	@ 0x30
 800ea46:	2a09      	cmp	r2, #9
 800ea48:	d903      	bls.n	800ea52 <_svfiprintf_r+0x1a6>
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d0c6      	beq.n	800e9dc <_svfiprintf_r+0x130>
 800ea4e:	9105      	str	r1, [sp, #20]
 800ea50:	e7c4      	b.n	800e9dc <_svfiprintf_r+0x130>
 800ea52:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea56:	4604      	mov	r4, r0
 800ea58:	2301      	movs	r3, #1
 800ea5a:	e7f0      	b.n	800ea3e <_svfiprintf_r+0x192>
 800ea5c:	ab03      	add	r3, sp, #12
 800ea5e:	462a      	mov	r2, r5
 800ea60:	a904      	add	r1, sp, #16
 800ea62:	4638      	mov	r0, r7
 800ea64:	9300      	str	r3, [sp, #0]
 800ea66:	4b0d      	ldr	r3, [pc, #52]	@ (800ea9c <_svfiprintf_r+0x1f0>)
 800ea68:	f7fd fe8e 	bl	800c788 <_printf_float>
 800ea6c:	1c42      	adds	r2, r0, #1
 800ea6e:	4606      	mov	r6, r0
 800ea70:	d1d6      	bne.n	800ea20 <_svfiprintf_r+0x174>
 800ea72:	89ab      	ldrh	r3, [r5, #12]
 800ea74:	065b      	lsls	r3, r3, #25
 800ea76:	f53f af2d 	bmi.w	800e8d4 <_svfiprintf_r+0x28>
 800ea7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea7c:	e72c      	b.n	800e8d8 <_svfiprintf_r+0x2c>
 800ea7e:	ab03      	add	r3, sp, #12
 800ea80:	462a      	mov	r2, r5
 800ea82:	a904      	add	r1, sp, #16
 800ea84:	4638      	mov	r0, r7
 800ea86:	9300      	str	r3, [sp, #0]
 800ea88:	4b04      	ldr	r3, [pc, #16]	@ (800ea9c <_svfiprintf_r+0x1f0>)
 800ea8a:	f7fe f919 	bl	800ccc0 <_printf_i>
 800ea8e:	e7ed      	b.n	800ea6c <_svfiprintf_r+0x1c0>
 800ea90:	08010e40 	.word	0x08010e40
 800ea94:	08010e4a 	.word	0x08010e4a
 800ea98:	0800c789 	.word	0x0800c789
 800ea9c:	0800e7f5 	.word	0x0800e7f5
 800eaa0:	08010e46 	.word	0x08010e46

0800eaa4 <_sungetc_r>:
 800eaa4:	b538      	push	{r3, r4, r5, lr}
 800eaa6:	1c4b      	adds	r3, r1, #1
 800eaa8:	4614      	mov	r4, r2
 800eaaa:	d103      	bne.n	800eab4 <_sungetc_r+0x10>
 800eaac:	f04f 35ff 	mov.w	r5, #4294967295
 800eab0:	4628      	mov	r0, r5
 800eab2:	bd38      	pop	{r3, r4, r5, pc}
 800eab4:	8993      	ldrh	r3, [r2, #12]
 800eab6:	b2cd      	uxtb	r5, r1
 800eab8:	f023 0320 	bic.w	r3, r3, #32
 800eabc:	8193      	strh	r3, [r2, #12]
 800eabe:	6853      	ldr	r3, [r2, #4]
 800eac0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800eac2:	b18a      	cbz	r2, 800eae8 <_sungetc_r+0x44>
 800eac4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800eac6:	429a      	cmp	r2, r3
 800eac8:	dd08      	ble.n	800eadc <_sungetc_r+0x38>
 800eaca:	6823      	ldr	r3, [r4, #0]
 800eacc:	1e5a      	subs	r2, r3, #1
 800eace:	6022      	str	r2, [r4, #0]
 800ead0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ead4:	6863      	ldr	r3, [r4, #4]
 800ead6:	3301      	adds	r3, #1
 800ead8:	6063      	str	r3, [r4, #4]
 800eada:	e7e9      	b.n	800eab0 <_sungetc_r+0xc>
 800eadc:	4621      	mov	r1, r4
 800eade:	f000 fbde 	bl	800f29e <__submore>
 800eae2:	2800      	cmp	r0, #0
 800eae4:	d0f1      	beq.n	800eaca <_sungetc_r+0x26>
 800eae6:	e7e1      	b.n	800eaac <_sungetc_r+0x8>
 800eae8:	6921      	ldr	r1, [r4, #16]
 800eaea:	6822      	ldr	r2, [r4, #0]
 800eaec:	b141      	cbz	r1, 800eb00 <_sungetc_r+0x5c>
 800eaee:	4291      	cmp	r1, r2
 800eaf0:	d206      	bcs.n	800eb00 <_sungetc_r+0x5c>
 800eaf2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800eaf6:	42a9      	cmp	r1, r5
 800eaf8:	d102      	bne.n	800eb00 <_sungetc_r+0x5c>
 800eafa:	3a01      	subs	r2, #1
 800eafc:	6022      	str	r2, [r4, #0]
 800eafe:	e7ea      	b.n	800ead6 <_sungetc_r+0x32>
 800eb00:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800eb04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb08:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb0a:	2303      	movs	r3, #3
 800eb0c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800eb0e:	4623      	mov	r3, r4
 800eb10:	f803 5f46 	strb.w	r5, [r3, #70]!
 800eb14:	6023      	str	r3, [r4, #0]
 800eb16:	2301      	movs	r3, #1
 800eb18:	e7de      	b.n	800ead8 <_sungetc_r+0x34>

0800eb1a <__ssrefill_r>:
 800eb1a:	b510      	push	{r4, lr}
 800eb1c:	460c      	mov	r4, r1
 800eb1e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800eb20:	b169      	cbz	r1, 800eb3e <__ssrefill_r+0x24>
 800eb22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb26:	4299      	cmp	r1, r3
 800eb28:	d001      	beq.n	800eb2e <__ssrefill_r+0x14>
 800eb2a:	f7ff fa91 	bl	800e050 <_free_r>
 800eb2e:	2000      	movs	r0, #0
 800eb30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eb32:	6360      	str	r0, [r4, #52]	@ 0x34
 800eb34:	6063      	str	r3, [r4, #4]
 800eb36:	b113      	cbz	r3, 800eb3e <__ssrefill_r+0x24>
 800eb38:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800eb3a:	6023      	str	r3, [r4, #0]
 800eb3c:	bd10      	pop	{r4, pc}
 800eb3e:	6923      	ldr	r3, [r4, #16]
 800eb40:	f04f 30ff 	mov.w	r0, #4294967295
 800eb44:	6023      	str	r3, [r4, #0]
 800eb46:	2300      	movs	r3, #0
 800eb48:	6063      	str	r3, [r4, #4]
 800eb4a:	89a3      	ldrh	r3, [r4, #12]
 800eb4c:	f043 0320 	orr.w	r3, r3, #32
 800eb50:	81a3      	strh	r3, [r4, #12]
 800eb52:	e7f3      	b.n	800eb3c <__ssrefill_r+0x22>

0800eb54 <__ssvfiscanf_r>:
 800eb54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb58:	460c      	mov	r4, r1
 800eb5a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800eb5e:	2100      	movs	r1, #0
 800eb60:	4606      	mov	r6, r0
 800eb62:	f10d 0804 	add.w	r8, sp, #4
 800eb66:	4fa5      	ldr	r7, [pc, #660]	@ (800edfc <__ssvfiscanf_r+0x2a8>)
 800eb68:	9300      	str	r3, [sp, #0]
 800eb6a:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800eb6e:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800eb72:	49a3      	ldr	r1, [pc, #652]	@ (800ee00 <__ssvfiscanf_r+0x2ac>)
 800eb74:	91a0      	str	r1, [sp, #640]	@ 0x280
 800eb76:	49a3      	ldr	r1, [pc, #652]	@ (800ee04 <__ssvfiscanf_r+0x2b0>)
 800eb78:	91a1      	str	r1, [sp, #644]	@ 0x284
 800eb7a:	7813      	ldrb	r3, [r2, #0]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	f000 8158 	beq.w	800ee32 <__ssvfiscanf_r+0x2de>
 800eb82:	5cf9      	ldrb	r1, [r7, r3]
 800eb84:	1c55      	adds	r5, r2, #1
 800eb86:	f011 0108 	ands.w	r1, r1, #8
 800eb8a:	d019      	beq.n	800ebc0 <__ssvfiscanf_r+0x6c>
 800eb8c:	6863      	ldr	r3, [r4, #4]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	dd0f      	ble.n	800ebb2 <__ssvfiscanf_r+0x5e>
 800eb92:	6823      	ldr	r3, [r4, #0]
 800eb94:	781a      	ldrb	r2, [r3, #0]
 800eb96:	5cba      	ldrb	r2, [r7, r2]
 800eb98:	0712      	lsls	r2, r2, #28
 800eb9a:	d401      	bmi.n	800eba0 <__ssvfiscanf_r+0x4c>
 800eb9c:	462a      	mov	r2, r5
 800eb9e:	e7ec      	b.n	800eb7a <__ssvfiscanf_r+0x26>
 800eba0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800eba2:	3301      	adds	r3, #1
 800eba4:	3201      	adds	r2, #1
 800eba6:	6023      	str	r3, [r4, #0]
 800eba8:	9245      	str	r2, [sp, #276]	@ 0x114
 800ebaa:	6862      	ldr	r2, [r4, #4]
 800ebac:	3a01      	subs	r2, #1
 800ebae:	6062      	str	r2, [r4, #4]
 800ebb0:	e7ec      	b.n	800eb8c <__ssvfiscanf_r+0x38>
 800ebb2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ebb4:	4621      	mov	r1, r4
 800ebb6:	4630      	mov	r0, r6
 800ebb8:	4798      	blx	r3
 800ebba:	2800      	cmp	r0, #0
 800ebbc:	d0e9      	beq.n	800eb92 <__ssvfiscanf_r+0x3e>
 800ebbe:	e7ed      	b.n	800eb9c <__ssvfiscanf_r+0x48>
 800ebc0:	2b25      	cmp	r3, #37	@ 0x25
 800ebc2:	d012      	beq.n	800ebea <__ssvfiscanf_r+0x96>
 800ebc4:	4699      	mov	r9, r3
 800ebc6:	6863      	ldr	r3, [r4, #4]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	f340 8094 	ble.w	800ecf6 <__ssvfiscanf_r+0x1a2>
 800ebce:	6822      	ldr	r2, [r4, #0]
 800ebd0:	7813      	ldrb	r3, [r2, #0]
 800ebd2:	454b      	cmp	r3, r9
 800ebd4:	f040 812d 	bne.w	800ee32 <__ssvfiscanf_r+0x2de>
 800ebd8:	6863      	ldr	r3, [r4, #4]
 800ebda:	3201      	adds	r2, #1
 800ebdc:	3b01      	subs	r3, #1
 800ebde:	6022      	str	r2, [r4, #0]
 800ebe0:	6063      	str	r3, [r4, #4]
 800ebe2:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800ebe4:	3301      	adds	r3, #1
 800ebe6:	9345      	str	r3, [sp, #276]	@ 0x114
 800ebe8:	e7d8      	b.n	800eb9c <__ssvfiscanf_r+0x48>
 800ebea:	9141      	str	r1, [sp, #260]	@ 0x104
 800ebec:	9143      	str	r1, [sp, #268]	@ 0x10c
 800ebee:	7853      	ldrb	r3, [r2, #1]
 800ebf0:	2b2a      	cmp	r3, #42	@ 0x2a
 800ebf2:	bf04      	itt	eq
 800ebf4:	2310      	moveq	r3, #16
 800ebf6:	1c95      	addeq	r5, r2, #2
 800ebf8:	f04f 020a 	mov.w	r2, #10
 800ebfc:	bf08      	it	eq
 800ebfe:	9341      	streq	r3, [sp, #260]	@ 0x104
 800ec00:	46a9      	mov	r9, r5
 800ec02:	f819 1b01 	ldrb.w	r1, [r9], #1
 800ec06:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800ec0a:	2b09      	cmp	r3, #9
 800ec0c:	d91e      	bls.n	800ec4c <__ssvfiscanf_r+0xf8>
 800ec0e:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800ee08 <__ssvfiscanf_r+0x2b4>
 800ec12:	2203      	movs	r2, #3
 800ec14:	4650      	mov	r0, sl
 800ec16:	f7fe fbac 	bl	800d372 <memchr>
 800ec1a:	b138      	cbz	r0, 800ec2c <__ssvfiscanf_r+0xd8>
 800ec1c:	eba0 000a 	sub.w	r0, r0, sl
 800ec20:	2301      	movs	r3, #1
 800ec22:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ec24:	464d      	mov	r5, r9
 800ec26:	4083      	lsls	r3, r0
 800ec28:	4313      	orrs	r3, r2
 800ec2a:	9341      	str	r3, [sp, #260]	@ 0x104
 800ec2c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ec30:	2b78      	cmp	r3, #120	@ 0x78
 800ec32:	d806      	bhi.n	800ec42 <__ssvfiscanf_r+0xee>
 800ec34:	2b57      	cmp	r3, #87	@ 0x57
 800ec36:	d810      	bhi.n	800ec5a <__ssvfiscanf_r+0x106>
 800ec38:	2b25      	cmp	r3, #37	@ 0x25
 800ec3a:	d0c3      	beq.n	800ebc4 <__ssvfiscanf_r+0x70>
 800ec3c:	d856      	bhi.n	800ecec <__ssvfiscanf_r+0x198>
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d064      	beq.n	800ed0c <__ssvfiscanf_r+0x1b8>
 800ec42:	2303      	movs	r3, #3
 800ec44:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ec46:	230a      	movs	r3, #10
 800ec48:	9342      	str	r3, [sp, #264]	@ 0x108
 800ec4a:	e077      	b.n	800ed3c <__ssvfiscanf_r+0x1e8>
 800ec4c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800ec4e:	464d      	mov	r5, r9
 800ec50:	fb02 1103 	mla	r1, r2, r3, r1
 800ec54:	3930      	subs	r1, #48	@ 0x30
 800ec56:	9143      	str	r1, [sp, #268]	@ 0x10c
 800ec58:	e7d2      	b.n	800ec00 <__ssvfiscanf_r+0xac>
 800ec5a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800ec5e:	2a20      	cmp	r2, #32
 800ec60:	d8ef      	bhi.n	800ec42 <__ssvfiscanf_r+0xee>
 800ec62:	a101      	add	r1, pc, #4	@ (adr r1, 800ec68 <__ssvfiscanf_r+0x114>)
 800ec64:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ec68:	0800ed1b 	.word	0x0800ed1b
 800ec6c:	0800ec43 	.word	0x0800ec43
 800ec70:	0800ec43 	.word	0x0800ec43
 800ec74:	0800ed75 	.word	0x0800ed75
 800ec78:	0800ec43 	.word	0x0800ec43
 800ec7c:	0800ec43 	.word	0x0800ec43
 800ec80:	0800ec43 	.word	0x0800ec43
 800ec84:	0800ec43 	.word	0x0800ec43
 800ec88:	0800ec43 	.word	0x0800ec43
 800ec8c:	0800ec43 	.word	0x0800ec43
 800ec90:	0800ec43 	.word	0x0800ec43
 800ec94:	0800ed8b 	.word	0x0800ed8b
 800ec98:	0800ed71 	.word	0x0800ed71
 800ec9c:	0800ecf3 	.word	0x0800ecf3
 800eca0:	0800ecf3 	.word	0x0800ecf3
 800eca4:	0800ecf3 	.word	0x0800ecf3
 800eca8:	0800ec43 	.word	0x0800ec43
 800ecac:	0800ed2d 	.word	0x0800ed2d
 800ecb0:	0800ec43 	.word	0x0800ec43
 800ecb4:	0800ec43 	.word	0x0800ec43
 800ecb8:	0800ec43 	.word	0x0800ec43
 800ecbc:	0800ec43 	.word	0x0800ec43
 800ecc0:	0800ed9b 	.word	0x0800ed9b
 800ecc4:	0800ed35 	.word	0x0800ed35
 800ecc8:	0800ed13 	.word	0x0800ed13
 800eccc:	0800ec43 	.word	0x0800ec43
 800ecd0:	0800ec43 	.word	0x0800ec43
 800ecd4:	0800ed97 	.word	0x0800ed97
 800ecd8:	0800ec43 	.word	0x0800ec43
 800ecdc:	0800ed71 	.word	0x0800ed71
 800ece0:	0800ec43 	.word	0x0800ec43
 800ece4:	0800ec43 	.word	0x0800ec43
 800ece8:	0800ed1b 	.word	0x0800ed1b
 800ecec:	3b45      	subs	r3, #69	@ 0x45
 800ecee:	2b02      	cmp	r3, #2
 800ecf0:	d8a7      	bhi.n	800ec42 <__ssvfiscanf_r+0xee>
 800ecf2:	2305      	movs	r3, #5
 800ecf4:	e021      	b.n	800ed3a <__ssvfiscanf_r+0x1e6>
 800ecf6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ecf8:	4621      	mov	r1, r4
 800ecfa:	4630      	mov	r0, r6
 800ecfc:	4798      	blx	r3
 800ecfe:	2800      	cmp	r0, #0
 800ed00:	f43f af65 	beq.w	800ebce <__ssvfiscanf_r+0x7a>
 800ed04:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ed06:	2800      	cmp	r0, #0
 800ed08:	f040 808b 	bne.w	800ee22 <__ssvfiscanf_r+0x2ce>
 800ed0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed10:	e08b      	b.n	800ee2a <__ssvfiscanf_r+0x2d6>
 800ed12:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ed14:	f042 0220 	orr.w	r2, r2, #32
 800ed18:	9241      	str	r2, [sp, #260]	@ 0x104
 800ed1a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ed1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ed20:	9241      	str	r2, [sp, #260]	@ 0x104
 800ed22:	2210      	movs	r2, #16
 800ed24:	2b6e      	cmp	r3, #110	@ 0x6e
 800ed26:	9242      	str	r2, [sp, #264]	@ 0x108
 800ed28:	d902      	bls.n	800ed30 <__ssvfiscanf_r+0x1dc>
 800ed2a:	e005      	b.n	800ed38 <__ssvfiscanf_r+0x1e4>
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	9342      	str	r3, [sp, #264]	@ 0x108
 800ed30:	2303      	movs	r3, #3
 800ed32:	e002      	b.n	800ed3a <__ssvfiscanf_r+0x1e6>
 800ed34:	2308      	movs	r3, #8
 800ed36:	9342      	str	r3, [sp, #264]	@ 0x108
 800ed38:	2304      	movs	r3, #4
 800ed3a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ed3c:	6863      	ldr	r3, [r4, #4]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	dd3a      	ble.n	800edb8 <__ssvfiscanf_r+0x264>
 800ed42:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ed44:	0659      	lsls	r1, r3, #25
 800ed46:	d404      	bmi.n	800ed52 <__ssvfiscanf_r+0x1fe>
 800ed48:	6823      	ldr	r3, [r4, #0]
 800ed4a:	781a      	ldrb	r2, [r3, #0]
 800ed4c:	5cba      	ldrb	r2, [r7, r2]
 800ed4e:	0712      	lsls	r2, r2, #28
 800ed50:	d439      	bmi.n	800edc6 <__ssvfiscanf_r+0x272>
 800ed52:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800ed54:	2b02      	cmp	r3, #2
 800ed56:	dc48      	bgt.n	800edea <__ssvfiscanf_r+0x296>
 800ed58:	466b      	mov	r3, sp
 800ed5a:	4622      	mov	r2, r4
 800ed5c:	a941      	add	r1, sp, #260	@ 0x104
 800ed5e:	4630      	mov	r0, r6
 800ed60:	f000 f86c 	bl	800ee3c <_scanf_chars>
 800ed64:	2801      	cmp	r0, #1
 800ed66:	d064      	beq.n	800ee32 <__ssvfiscanf_r+0x2de>
 800ed68:	2802      	cmp	r0, #2
 800ed6a:	f47f af17 	bne.w	800eb9c <__ssvfiscanf_r+0x48>
 800ed6e:	e7c9      	b.n	800ed04 <__ssvfiscanf_r+0x1b0>
 800ed70:	220a      	movs	r2, #10
 800ed72:	e7d7      	b.n	800ed24 <__ssvfiscanf_r+0x1d0>
 800ed74:	4629      	mov	r1, r5
 800ed76:	4640      	mov	r0, r8
 800ed78:	f000 fa58 	bl	800f22c <__sccl>
 800ed7c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ed7e:	4605      	mov	r5, r0
 800ed80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed84:	9341      	str	r3, [sp, #260]	@ 0x104
 800ed86:	2301      	movs	r3, #1
 800ed88:	e7d7      	b.n	800ed3a <__ssvfiscanf_r+0x1e6>
 800ed8a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ed8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed90:	9341      	str	r3, [sp, #260]	@ 0x104
 800ed92:	2300      	movs	r3, #0
 800ed94:	e7d1      	b.n	800ed3a <__ssvfiscanf_r+0x1e6>
 800ed96:	2302      	movs	r3, #2
 800ed98:	e7cf      	b.n	800ed3a <__ssvfiscanf_r+0x1e6>
 800ed9a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800ed9c:	06c3      	lsls	r3, r0, #27
 800ed9e:	f53f aefd 	bmi.w	800eb9c <__ssvfiscanf_r+0x48>
 800eda2:	9b00      	ldr	r3, [sp, #0]
 800eda4:	07c0      	lsls	r0, r0, #31
 800eda6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800eda8:	f103 0104 	add.w	r1, r3, #4
 800edac:	9100      	str	r1, [sp, #0]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	bf4c      	ite	mi
 800edb2:	801a      	strhmi	r2, [r3, #0]
 800edb4:	601a      	strpl	r2, [r3, #0]
 800edb6:	e6f1      	b.n	800eb9c <__ssvfiscanf_r+0x48>
 800edb8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800edba:	4621      	mov	r1, r4
 800edbc:	4630      	mov	r0, r6
 800edbe:	4798      	blx	r3
 800edc0:	2800      	cmp	r0, #0
 800edc2:	d0be      	beq.n	800ed42 <__ssvfiscanf_r+0x1ee>
 800edc4:	e79e      	b.n	800ed04 <__ssvfiscanf_r+0x1b0>
 800edc6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800edc8:	3201      	adds	r2, #1
 800edca:	9245      	str	r2, [sp, #276]	@ 0x114
 800edcc:	6862      	ldr	r2, [r4, #4]
 800edce:	3a01      	subs	r2, #1
 800edd0:	2a00      	cmp	r2, #0
 800edd2:	6062      	str	r2, [r4, #4]
 800edd4:	dd02      	ble.n	800eddc <__ssvfiscanf_r+0x288>
 800edd6:	3301      	adds	r3, #1
 800edd8:	6023      	str	r3, [r4, #0]
 800edda:	e7b5      	b.n	800ed48 <__ssvfiscanf_r+0x1f4>
 800eddc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800edde:	4621      	mov	r1, r4
 800ede0:	4630      	mov	r0, r6
 800ede2:	4798      	blx	r3
 800ede4:	2800      	cmp	r0, #0
 800ede6:	d0af      	beq.n	800ed48 <__ssvfiscanf_r+0x1f4>
 800ede8:	e78c      	b.n	800ed04 <__ssvfiscanf_r+0x1b0>
 800edea:	2b04      	cmp	r3, #4
 800edec:	dc0e      	bgt.n	800ee0c <__ssvfiscanf_r+0x2b8>
 800edee:	466b      	mov	r3, sp
 800edf0:	4622      	mov	r2, r4
 800edf2:	a941      	add	r1, sp, #260	@ 0x104
 800edf4:	4630      	mov	r0, r6
 800edf6:	f000 f87b 	bl	800eef0 <_scanf_i>
 800edfa:	e7b3      	b.n	800ed64 <__ssvfiscanf_r+0x210>
 800edfc:	08010b29 	.word	0x08010b29
 800ee00:	0800eaa5 	.word	0x0800eaa5
 800ee04:	0800eb1b 	.word	0x0800eb1b
 800ee08:	08010e46 	.word	0x08010e46
 800ee0c:	4b0a      	ldr	r3, [pc, #40]	@ (800ee38 <__ssvfiscanf_r+0x2e4>)
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	f43f aec4 	beq.w	800eb9c <__ssvfiscanf_r+0x48>
 800ee14:	466b      	mov	r3, sp
 800ee16:	4622      	mov	r2, r4
 800ee18:	a941      	add	r1, sp, #260	@ 0x104
 800ee1a:	4630      	mov	r0, r6
 800ee1c:	f3af 8000 	nop.w
 800ee20:	e7a0      	b.n	800ed64 <__ssvfiscanf_r+0x210>
 800ee22:	89a3      	ldrh	r3, [r4, #12]
 800ee24:	065b      	lsls	r3, r3, #25
 800ee26:	f53f af71 	bmi.w	800ed0c <__ssvfiscanf_r+0x1b8>
 800ee2a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800ee2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee32:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ee34:	e7f9      	b.n	800ee2a <__ssvfiscanf_r+0x2d6>
 800ee36:	bf00      	nop
 800ee38:	00000000 	.word	0x00000000

0800ee3c <_scanf_chars>:
 800ee3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee40:	4615      	mov	r5, r2
 800ee42:	688a      	ldr	r2, [r1, #8]
 800ee44:	4680      	mov	r8, r0
 800ee46:	460c      	mov	r4, r1
 800ee48:	b932      	cbnz	r2, 800ee58 <_scanf_chars+0x1c>
 800ee4a:	698a      	ldr	r2, [r1, #24]
 800ee4c:	2a00      	cmp	r2, #0
 800ee4e:	bf14      	ite	ne
 800ee50:	f04f 32ff 	movne.w	r2, #4294967295
 800ee54:	2201      	moveq	r2, #1
 800ee56:	608a      	str	r2, [r1, #8]
 800ee58:	6822      	ldr	r2, [r4, #0]
 800ee5a:	2700      	movs	r7, #0
 800ee5c:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800eeec <_scanf_chars+0xb0>
 800ee60:	06d1      	lsls	r1, r2, #27
 800ee62:	bf5f      	itttt	pl
 800ee64:	681a      	ldrpl	r2, [r3, #0]
 800ee66:	1d11      	addpl	r1, r2, #4
 800ee68:	6019      	strpl	r1, [r3, #0]
 800ee6a:	6816      	ldrpl	r6, [r2, #0]
 800ee6c:	69a0      	ldr	r0, [r4, #24]
 800ee6e:	b188      	cbz	r0, 800ee94 <_scanf_chars+0x58>
 800ee70:	2801      	cmp	r0, #1
 800ee72:	d107      	bne.n	800ee84 <_scanf_chars+0x48>
 800ee74:	682b      	ldr	r3, [r5, #0]
 800ee76:	781a      	ldrb	r2, [r3, #0]
 800ee78:	6963      	ldr	r3, [r4, #20]
 800ee7a:	5c9b      	ldrb	r3, [r3, r2]
 800ee7c:	b953      	cbnz	r3, 800ee94 <_scanf_chars+0x58>
 800ee7e:	2f00      	cmp	r7, #0
 800ee80:	d031      	beq.n	800eee6 <_scanf_chars+0xaa>
 800ee82:	e022      	b.n	800eeca <_scanf_chars+0x8e>
 800ee84:	2802      	cmp	r0, #2
 800ee86:	d120      	bne.n	800eeca <_scanf_chars+0x8e>
 800ee88:	682b      	ldr	r3, [r5, #0]
 800ee8a:	781b      	ldrb	r3, [r3, #0]
 800ee8c:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ee90:	071b      	lsls	r3, r3, #28
 800ee92:	d41a      	bmi.n	800eeca <_scanf_chars+0x8e>
 800ee94:	6823      	ldr	r3, [r4, #0]
 800ee96:	3701      	adds	r7, #1
 800ee98:	06da      	lsls	r2, r3, #27
 800ee9a:	bf5e      	ittt	pl
 800ee9c:	682b      	ldrpl	r3, [r5, #0]
 800ee9e:	781b      	ldrbpl	r3, [r3, #0]
 800eea0:	f806 3b01 	strbpl.w	r3, [r6], #1
 800eea4:	682a      	ldr	r2, [r5, #0]
 800eea6:	686b      	ldr	r3, [r5, #4]
 800eea8:	3201      	adds	r2, #1
 800eeaa:	3b01      	subs	r3, #1
 800eeac:	602a      	str	r2, [r5, #0]
 800eeae:	68a2      	ldr	r2, [r4, #8]
 800eeb0:	606b      	str	r3, [r5, #4]
 800eeb2:	3a01      	subs	r2, #1
 800eeb4:	60a2      	str	r2, [r4, #8]
 800eeb6:	b142      	cbz	r2, 800eeca <_scanf_chars+0x8e>
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	dcd7      	bgt.n	800ee6c <_scanf_chars+0x30>
 800eebc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800eec0:	4629      	mov	r1, r5
 800eec2:	4640      	mov	r0, r8
 800eec4:	4798      	blx	r3
 800eec6:	2800      	cmp	r0, #0
 800eec8:	d0d0      	beq.n	800ee6c <_scanf_chars+0x30>
 800eeca:	6823      	ldr	r3, [r4, #0]
 800eecc:	f013 0310 	ands.w	r3, r3, #16
 800eed0:	d105      	bne.n	800eede <_scanf_chars+0xa2>
 800eed2:	68e2      	ldr	r2, [r4, #12]
 800eed4:	3201      	adds	r2, #1
 800eed6:	60e2      	str	r2, [r4, #12]
 800eed8:	69a2      	ldr	r2, [r4, #24]
 800eeda:	b102      	cbz	r2, 800eede <_scanf_chars+0xa2>
 800eedc:	7033      	strb	r3, [r6, #0]
 800eede:	6923      	ldr	r3, [r4, #16]
 800eee0:	2000      	movs	r0, #0
 800eee2:	443b      	add	r3, r7
 800eee4:	6123      	str	r3, [r4, #16]
 800eee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eeea:	bf00      	nop
 800eeec:	08010b29 	.word	0x08010b29

0800eef0 <_scanf_i>:
 800eef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eef4:	4698      	mov	r8, r3
 800eef6:	b087      	sub	sp, #28
 800eef8:	4b72      	ldr	r3, [pc, #456]	@ (800f0c4 <_scanf_i+0x1d4>)
 800eefa:	460c      	mov	r4, r1
 800eefc:	4682      	mov	sl, r0
 800eefe:	4616      	mov	r6, r2
 800ef00:	4627      	mov	r7, r4
 800ef02:	f04f 0b00 	mov.w	fp, #0
 800ef06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ef0a:	ab03      	add	r3, sp, #12
 800ef0c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ef10:	4b6d      	ldr	r3, [pc, #436]	@ (800f0c8 <_scanf_i+0x1d8>)
 800ef12:	69a1      	ldr	r1, [r4, #24]
 800ef14:	4a6d      	ldr	r2, [pc, #436]	@ (800f0cc <_scanf_i+0x1dc>)
 800ef16:	2903      	cmp	r1, #3
 800ef18:	bf08      	it	eq
 800ef1a:	461a      	moveq	r2, r3
 800ef1c:	68a3      	ldr	r3, [r4, #8]
 800ef1e:	9201      	str	r2, [sp, #4]
 800ef20:	1e5a      	subs	r2, r3, #1
 800ef22:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ef26:	bf89      	itett	hi
 800ef28:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ef2c:	f04f 0900 	movls.w	r9, #0
 800ef30:	eb03 0905 	addhi.w	r9, r3, r5
 800ef34:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ef38:	bf88      	it	hi
 800ef3a:	60a3      	strhi	r3, [r4, #8]
 800ef3c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ef40:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800ef44:	463d      	mov	r5, r7
 800ef46:	6023      	str	r3, [r4, #0]
 800ef48:	6831      	ldr	r1, [r6, #0]
 800ef4a:	ab03      	add	r3, sp, #12
 800ef4c:	2202      	movs	r2, #2
 800ef4e:	7809      	ldrb	r1, [r1, #0]
 800ef50:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ef54:	f7fe fa0d 	bl	800d372 <memchr>
 800ef58:	b328      	cbz	r0, 800efa6 <_scanf_i+0xb6>
 800ef5a:	f1bb 0f01 	cmp.w	fp, #1
 800ef5e:	d159      	bne.n	800f014 <_scanf_i+0x124>
 800ef60:	6862      	ldr	r2, [r4, #4]
 800ef62:	b92a      	cbnz	r2, 800ef70 <_scanf_i+0x80>
 800ef64:	6822      	ldr	r2, [r4, #0]
 800ef66:	2108      	movs	r1, #8
 800ef68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ef6c:	6061      	str	r1, [r4, #4]
 800ef6e:	6022      	str	r2, [r4, #0]
 800ef70:	6822      	ldr	r2, [r4, #0]
 800ef72:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800ef76:	6022      	str	r2, [r4, #0]
 800ef78:	68a2      	ldr	r2, [r4, #8]
 800ef7a:	1e51      	subs	r1, r2, #1
 800ef7c:	60a1      	str	r1, [r4, #8]
 800ef7e:	b192      	cbz	r2, 800efa6 <_scanf_i+0xb6>
 800ef80:	6832      	ldr	r2, [r6, #0]
 800ef82:	1c51      	adds	r1, r2, #1
 800ef84:	6031      	str	r1, [r6, #0]
 800ef86:	7812      	ldrb	r2, [r2, #0]
 800ef88:	f805 2b01 	strb.w	r2, [r5], #1
 800ef8c:	6872      	ldr	r2, [r6, #4]
 800ef8e:	3a01      	subs	r2, #1
 800ef90:	2a00      	cmp	r2, #0
 800ef92:	6072      	str	r2, [r6, #4]
 800ef94:	dc07      	bgt.n	800efa6 <_scanf_i+0xb6>
 800ef96:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800ef9a:	4631      	mov	r1, r6
 800ef9c:	4650      	mov	r0, sl
 800ef9e:	4790      	blx	r2
 800efa0:	2800      	cmp	r0, #0
 800efa2:	f040 8085 	bne.w	800f0b0 <_scanf_i+0x1c0>
 800efa6:	f10b 0b01 	add.w	fp, fp, #1
 800efaa:	f1bb 0f03 	cmp.w	fp, #3
 800efae:	d1cb      	bne.n	800ef48 <_scanf_i+0x58>
 800efb0:	6863      	ldr	r3, [r4, #4]
 800efb2:	b90b      	cbnz	r3, 800efb8 <_scanf_i+0xc8>
 800efb4:	230a      	movs	r3, #10
 800efb6:	6063      	str	r3, [r4, #4]
 800efb8:	6863      	ldr	r3, [r4, #4]
 800efba:	f04f 0b00 	mov.w	fp, #0
 800efbe:	4944      	ldr	r1, [pc, #272]	@ (800f0d0 <_scanf_i+0x1e0>)
 800efc0:	6960      	ldr	r0, [r4, #20]
 800efc2:	1ac9      	subs	r1, r1, r3
 800efc4:	f000 f932 	bl	800f22c <__sccl>
 800efc8:	68a3      	ldr	r3, [r4, #8]
 800efca:	6822      	ldr	r2, [r4, #0]
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d03d      	beq.n	800f04c <_scanf_i+0x15c>
 800efd0:	6831      	ldr	r1, [r6, #0]
 800efd2:	6960      	ldr	r0, [r4, #20]
 800efd4:	f891 c000 	ldrb.w	ip, [r1]
 800efd8:	f810 000c 	ldrb.w	r0, [r0, ip]
 800efdc:	2800      	cmp	r0, #0
 800efde:	d035      	beq.n	800f04c <_scanf_i+0x15c>
 800efe0:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800efe4:	d124      	bne.n	800f030 <_scanf_i+0x140>
 800efe6:	0510      	lsls	r0, r2, #20
 800efe8:	d522      	bpl.n	800f030 <_scanf_i+0x140>
 800efea:	f10b 0b01 	add.w	fp, fp, #1
 800efee:	f1b9 0f00 	cmp.w	r9, #0
 800eff2:	d003      	beq.n	800effc <_scanf_i+0x10c>
 800eff4:	3301      	adds	r3, #1
 800eff6:	f109 39ff 	add.w	r9, r9, #4294967295
 800effa:	60a3      	str	r3, [r4, #8]
 800effc:	6873      	ldr	r3, [r6, #4]
 800effe:	3b01      	subs	r3, #1
 800f000:	2b00      	cmp	r3, #0
 800f002:	6073      	str	r3, [r6, #4]
 800f004:	dd1b      	ble.n	800f03e <_scanf_i+0x14e>
 800f006:	6833      	ldr	r3, [r6, #0]
 800f008:	3301      	adds	r3, #1
 800f00a:	6033      	str	r3, [r6, #0]
 800f00c:	68a3      	ldr	r3, [r4, #8]
 800f00e:	3b01      	subs	r3, #1
 800f010:	60a3      	str	r3, [r4, #8]
 800f012:	e7d9      	b.n	800efc8 <_scanf_i+0xd8>
 800f014:	f1bb 0f02 	cmp.w	fp, #2
 800f018:	d1ae      	bne.n	800ef78 <_scanf_i+0x88>
 800f01a:	6822      	ldr	r2, [r4, #0]
 800f01c:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800f020:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800f024:	d1bf      	bne.n	800efa6 <_scanf_i+0xb6>
 800f026:	2110      	movs	r1, #16
 800f028:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f02c:	6061      	str	r1, [r4, #4]
 800f02e:	e7a2      	b.n	800ef76 <_scanf_i+0x86>
 800f030:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800f034:	6022      	str	r2, [r4, #0]
 800f036:	780b      	ldrb	r3, [r1, #0]
 800f038:	f805 3b01 	strb.w	r3, [r5], #1
 800f03c:	e7de      	b.n	800effc <_scanf_i+0x10c>
 800f03e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f042:	4631      	mov	r1, r6
 800f044:	4650      	mov	r0, sl
 800f046:	4798      	blx	r3
 800f048:	2800      	cmp	r0, #0
 800f04a:	d0df      	beq.n	800f00c <_scanf_i+0x11c>
 800f04c:	6823      	ldr	r3, [r4, #0]
 800f04e:	05d9      	lsls	r1, r3, #23
 800f050:	d50d      	bpl.n	800f06e <_scanf_i+0x17e>
 800f052:	42bd      	cmp	r5, r7
 800f054:	d909      	bls.n	800f06a <_scanf_i+0x17a>
 800f056:	f105 39ff 	add.w	r9, r5, #4294967295
 800f05a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800f05e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f062:	4632      	mov	r2, r6
 800f064:	464d      	mov	r5, r9
 800f066:	4650      	mov	r0, sl
 800f068:	4798      	blx	r3
 800f06a:	42bd      	cmp	r5, r7
 800f06c:	d028      	beq.n	800f0c0 <_scanf_i+0x1d0>
 800f06e:	6822      	ldr	r2, [r4, #0]
 800f070:	f012 0210 	ands.w	r2, r2, #16
 800f074:	d113      	bne.n	800f09e <_scanf_i+0x1ae>
 800f076:	702a      	strb	r2, [r5, #0]
 800f078:	4639      	mov	r1, r7
 800f07a:	6863      	ldr	r3, [r4, #4]
 800f07c:	4650      	mov	r0, sl
 800f07e:	9e01      	ldr	r6, [sp, #4]
 800f080:	47b0      	blx	r6
 800f082:	f8d8 3000 	ldr.w	r3, [r8]
 800f086:	6821      	ldr	r1, [r4, #0]
 800f088:	1d1a      	adds	r2, r3, #4
 800f08a:	f011 0f20 	tst.w	r1, #32
 800f08e:	f8c8 2000 	str.w	r2, [r8]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	d00f      	beq.n	800f0b6 <_scanf_i+0x1c6>
 800f096:	6018      	str	r0, [r3, #0]
 800f098:	68e3      	ldr	r3, [r4, #12]
 800f09a:	3301      	adds	r3, #1
 800f09c:	60e3      	str	r3, [r4, #12]
 800f09e:	1bed      	subs	r5, r5, r7
 800f0a0:	6923      	ldr	r3, [r4, #16]
 800f0a2:	2000      	movs	r0, #0
 800f0a4:	445d      	add	r5, fp
 800f0a6:	442b      	add	r3, r5
 800f0a8:	6123      	str	r3, [r4, #16]
 800f0aa:	b007      	add	sp, #28
 800f0ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0b0:	f04f 0b00 	mov.w	fp, #0
 800f0b4:	e7ca      	b.n	800f04c <_scanf_i+0x15c>
 800f0b6:	07ca      	lsls	r2, r1, #31
 800f0b8:	bf4c      	ite	mi
 800f0ba:	8018      	strhmi	r0, [r3, #0]
 800f0bc:	6018      	strpl	r0, [r3, #0]
 800f0be:	e7eb      	b.n	800f098 <_scanf_i+0x1a8>
 800f0c0:	2001      	movs	r0, #1
 800f0c2:	e7f2      	b.n	800f0aa <_scanf_i+0x1ba>
 800f0c4:	08010a10 	.word	0x08010a10
 800f0c8:	0800c635 	.word	0x0800c635
 800f0cc:	0800f501 	.word	0x0800f501
 800f0d0:	08010e61 	.word	0x08010e61

0800f0d4 <__sflush_r>:
 800f0d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f0d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0dc:	0716      	lsls	r6, r2, #28
 800f0de:	4605      	mov	r5, r0
 800f0e0:	460c      	mov	r4, r1
 800f0e2:	d454      	bmi.n	800f18e <__sflush_r+0xba>
 800f0e4:	684b      	ldr	r3, [r1, #4]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	dc02      	bgt.n	800f0f0 <__sflush_r+0x1c>
 800f0ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	dd48      	ble.n	800f182 <__sflush_r+0xae>
 800f0f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f0f2:	2e00      	cmp	r6, #0
 800f0f4:	d045      	beq.n	800f182 <__sflush_r+0xae>
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f0fc:	682f      	ldr	r7, [r5, #0]
 800f0fe:	6a21      	ldr	r1, [r4, #32]
 800f100:	602b      	str	r3, [r5, #0]
 800f102:	d030      	beq.n	800f166 <__sflush_r+0x92>
 800f104:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f106:	89a3      	ldrh	r3, [r4, #12]
 800f108:	0759      	lsls	r1, r3, #29
 800f10a:	d505      	bpl.n	800f118 <__sflush_r+0x44>
 800f10c:	6863      	ldr	r3, [r4, #4]
 800f10e:	1ad2      	subs	r2, r2, r3
 800f110:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f112:	b10b      	cbz	r3, 800f118 <__sflush_r+0x44>
 800f114:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f116:	1ad2      	subs	r2, r2, r3
 800f118:	2300      	movs	r3, #0
 800f11a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f11c:	6a21      	ldr	r1, [r4, #32]
 800f11e:	4628      	mov	r0, r5
 800f120:	47b0      	blx	r6
 800f122:	1c43      	adds	r3, r0, #1
 800f124:	89a3      	ldrh	r3, [r4, #12]
 800f126:	d106      	bne.n	800f136 <__sflush_r+0x62>
 800f128:	6829      	ldr	r1, [r5, #0]
 800f12a:	291d      	cmp	r1, #29
 800f12c:	d82b      	bhi.n	800f186 <__sflush_r+0xb2>
 800f12e:	4a2a      	ldr	r2, [pc, #168]	@ (800f1d8 <__sflush_r+0x104>)
 800f130:	410a      	asrs	r2, r1
 800f132:	07d6      	lsls	r6, r2, #31
 800f134:	d427      	bmi.n	800f186 <__sflush_r+0xb2>
 800f136:	2200      	movs	r2, #0
 800f138:	04d9      	lsls	r1, r3, #19
 800f13a:	6062      	str	r2, [r4, #4]
 800f13c:	6922      	ldr	r2, [r4, #16]
 800f13e:	6022      	str	r2, [r4, #0]
 800f140:	d504      	bpl.n	800f14c <__sflush_r+0x78>
 800f142:	1c42      	adds	r2, r0, #1
 800f144:	d101      	bne.n	800f14a <__sflush_r+0x76>
 800f146:	682b      	ldr	r3, [r5, #0]
 800f148:	b903      	cbnz	r3, 800f14c <__sflush_r+0x78>
 800f14a:	6560      	str	r0, [r4, #84]	@ 0x54
 800f14c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f14e:	602f      	str	r7, [r5, #0]
 800f150:	b1b9      	cbz	r1, 800f182 <__sflush_r+0xae>
 800f152:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f156:	4299      	cmp	r1, r3
 800f158:	d002      	beq.n	800f160 <__sflush_r+0x8c>
 800f15a:	4628      	mov	r0, r5
 800f15c:	f7fe ff78 	bl	800e050 <_free_r>
 800f160:	2300      	movs	r3, #0
 800f162:	6363      	str	r3, [r4, #52]	@ 0x34
 800f164:	e00d      	b.n	800f182 <__sflush_r+0xae>
 800f166:	2301      	movs	r3, #1
 800f168:	4628      	mov	r0, r5
 800f16a:	47b0      	blx	r6
 800f16c:	4602      	mov	r2, r0
 800f16e:	1c50      	adds	r0, r2, #1
 800f170:	d1c9      	bne.n	800f106 <__sflush_r+0x32>
 800f172:	682b      	ldr	r3, [r5, #0]
 800f174:	2b00      	cmp	r3, #0
 800f176:	d0c6      	beq.n	800f106 <__sflush_r+0x32>
 800f178:	2b1d      	cmp	r3, #29
 800f17a:	d001      	beq.n	800f180 <__sflush_r+0xac>
 800f17c:	2b16      	cmp	r3, #22
 800f17e:	d11d      	bne.n	800f1bc <__sflush_r+0xe8>
 800f180:	602f      	str	r7, [r5, #0]
 800f182:	2000      	movs	r0, #0
 800f184:	e021      	b.n	800f1ca <__sflush_r+0xf6>
 800f186:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f18a:	b21b      	sxth	r3, r3
 800f18c:	e01a      	b.n	800f1c4 <__sflush_r+0xf0>
 800f18e:	690f      	ldr	r7, [r1, #16]
 800f190:	2f00      	cmp	r7, #0
 800f192:	d0f6      	beq.n	800f182 <__sflush_r+0xae>
 800f194:	0793      	lsls	r3, r2, #30
 800f196:	680e      	ldr	r6, [r1, #0]
 800f198:	600f      	str	r7, [r1, #0]
 800f19a:	bf0c      	ite	eq
 800f19c:	694b      	ldreq	r3, [r1, #20]
 800f19e:	2300      	movne	r3, #0
 800f1a0:	eba6 0807 	sub.w	r8, r6, r7
 800f1a4:	608b      	str	r3, [r1, #8]
 800f1a6:	f1b8 0f00 	cmp.w	r8, #0
 800f1aa:	ddea      	ble.n	800f182 <__sflush_r+0xae>
 800f1ac:	4643      	mov	r3, r8
 800f1ae:	463a      	mov	r2, r7
 800f1b0:	6a21      	ldr	r1, [r4, #32]
 800f1b2:	4628      	mov	r0, r5
 800f1b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f1b6:	47b0      	blx	r6
 800f1b8:	2800      	cmp	r0, #0
 800f1ba:	dc08      	bgt.n	800f1ce <__sflush_r+0xfa>
 800f1bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f1c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f1c8:	81a3      	strh	r3, [r4, #12]
 800f1ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1ce:	4407      	add	r7, r0
 800f1d0:	eba8 0800 	sub.w	r8, r8, r0
 800f1d4:	e7e7      	b.n	800f1a6 <__sflush_r+0xd2>
 800f1d6:	bf00      	nop
 800f1d8:	dfbffffe 	.word	0xdfbffffe

0800f1dc <_fflush_r>:
 800f1dc:	b538      	push	{r3, r4, r5, lr}
 800f1de:	690b      	ldr	r3, [r1, #16]
 800f1e0:	4605      	mov	r5, r0
 800f1e2:	460c      	mov	r4, r1
 800f1e4:	b913      	cbnz	r3, 800f1ec <_fflush_r+0x10>
 800f1e6:	2500      	movs	r5, #0
 800f1e8:	4628      	mov	r0, r5
 800f1ea:	bd38      	pop	{r3, r4, r5, pc}
 800f1ec:	b118      	cbz	r0, 800f1f6 <_fflush_r+0x1a>
 800f1ee:	6a03      	ldr	r3, [r0, #32]
 800f1f0:	b90b      	cbnz	r3, 800f1f6 <_fflush_r+0x1a>
 800f1f2:	f7fd ff11 	bl	800d018 <__sinit>
 800f1f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d0f3      	beq.n	800f1e6 <_fflush_r+0xa>
 800f1fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f200:	07d0      	lsls	r0, r2, #31
 800f202:	d404      	bmi.n	800f20e <_fflush_r+0x32>
 800f204:	0599      	lsls	r1, r3, #22
 800f206:	d402      	bmi.n	800f20e <_fflush_r+0x32>
 800f208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f20a:	f7fe f8b0 	bl	800d36e <__retarget_lock_acquire_recursive>
 800f20e:	4628      	mov	r0, r5
 800f210:	4621      	mov	r1, r4
 800f212:	f7ff ff5f 	bl	800f0d4 <__sflush_r>
 800f216:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f218:	4605      	mov	r5, r0
 800f21a:	07da      	lsls	r2, r3, #31
 800f21c:	d4e4      	bmi.n	800f1e8 <_fflush_r+0xc>
 800f21e:	89a3      	ldrh	r3, [r4, #12]
 800f220:	059b      	lsls	r3, r3, #22
 800f222:	d4e1      	bmi.n	800f1e8 <_fflush_r+0xc>
 800f224:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f226:	f7fe f8a3 	bl	800d370 <__retarget_lock_release_recursive>
 800f22a:	e7dd      	b.n	800f1e8 <_fflush_r+0xc>

0800f22c <__sccl>:
 800f22c:	b570      	push	{r4, r5, r6, lr}
 800f22e:	780b      	ldrb	r3, [r1, #0]
 800f230:	4604      	mov	r4, r0
 800f232:	3801      	subs	r0, #1
 800f234:	2b5e      	cmp	r3, #94	@ 0x5e
 800f236:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800f23a:	bf13      	iteet	ne
 800f23c:	1c4a      	addne	r2, r1, #1
 800f23e:	1c8a      	addeq	r2, r1, #2
 800f240:	784b      	ldrbeq	r3, [r1, #1]
 800f242:	2100      	movne	r1, #0
 800f244:	bf08      	it	eq
 800f246:	2101      	moveq	r1, #1
 800f248:	f800 1f01 	strb.w	r1, [r0, #1]!
 800f24c:	42a8      	cmp	r0, r5
 800f24e:	d1fb      	bne.n	800f248 <__sccl+0x1c>
 800f250:	b90b      	cbnz	r3, 800f256 <__sccl+0x2a>
 800f252:	1e50      	subs	r0, r2, #1
 800f254:	bd70      	pop	{r4, r5, r6, pc}
 800f256:	f081 0101 	eor.w	r1, r1, #1
 800f25a:	4610      	mov	r0, r2
 800f25c:	54e1      	strb	r1, [r4, r3]
 800f25e:	4602      	mov	r2, r0
 800f260:	f812 5b01 	ldrb.w	r5, [r2], #1
 800f264:	2d2d      	cmp	r5, #45	@ 0x2d
 800f266:	d005      	beq.n	800f274 <__sccl+0x48>
 800f268:	2d5d      	cmp	r5, #93	@ 0x5d
 800f26a:	d016      	beq.n	800f29a <__sccl+0x6e>
 800f26c:	2d00      	cmp	r5, #0
 800f26e:	d0f1      	beq.n	800f254 <__sccl+0x28>
 800f270:	462b      	mov	r3, r5
 800f272:	e7f2      	b.n	800f25a <__sccl+0x2e>
 800f274:	7846      	ldrb	r6, [r0, #1]
 800f276:	2e5d      	cmp	r6, #93	@ 0x5d
 800f278:	d0fa      	beq.n	800f270 <__sccl+0x44>
 800f27a:	42b3      	cmp	r3, r6
 800f27c:	dcf8      	bgt.n	800f270 <__sccl+0x44>
 800f27e:	3002      	adds	r0, #2
 800f280:	461a      	mov	r2, r3
 800f282:	3201      	adds	r2, #1
 800f284:	4296      	cmp	r6, r2
 800f286:	54a1      	strb	r1, [r4, r2]
 800f288:	dcfb      	bgt.n	800f282 <__sccl+0x56>
 800f28a:	1af2      	subs	r2, r6, r3
 800f28c:	1c5d      	adds	r5, r3, #1
 800f28e:	3a01      	subs	r2, #1
 800f290:	42b3      	cmp	r3, r6
 800f292:	bfa8      	it	ge
 800f294:	2200      	movge	r2, #0
 800f296:	18ab      	adds	r3, r5, r2
 800f298:	e7e1      	b.n	800f25e <__sccl+0x32>
 800f29a:	4610      	mov	r0, r2
 800f29c:	e7da      	b.n	800f254 <__sccl+0x28>

0800f29e <__submore>:
 800f29e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2a2:	460c      	mov	r4, r1
 800f2a4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800f2a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f2aa:	4299      	cmp	r1, r3
 800f2ac:	d11a      	bne.n	800f2e4 <__submore+0x46>
 800f2ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800f2b2:	f7fd f8b9 	bl	800c428 <_malloc_r>
 800f2b6:	b918      	cbnz	r0, 800f2c0 <__submore+0x22>
 800f2b8:	f04f 30ff 	mov.w	r0, #4294967295
 800f2bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f2c4:	6360      	str	r0, [r4, #52]	@ 0x34
 800f2c6:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800f2ca:	63a3      	str	r3, [r4, #56]	@ 0x38
 800f2cc:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800f2d0:	7083      	strb	r3, [r0, #2]
 800f2d2:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800f2d6:	7043      	strb	r3, [r0, #1]
 800f2d8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f2dc:	7003      	strb	r3, [r0, #0]
 800f2de:	6020      	str	r0, [r4, #0]
 800f2e0:	2000      	movs	r0, #0
 800f2e2:	e7eb      	b.n	800f2bc <__submore+0x1e>
 800f2e4:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800f2e6:	0077      	lsls	r7, r6, #1
 800f2e8:	463a      	mov	r2, r7
 800f2ea:	f000 f86d 	bl	800f3c8 <_realloc_r>
 800f2ee:	4605      	mov	r5, r0
 800f2f0:	2800      	cmp	r0, #0
 800f2f2:	d0e1      	beq.n	800f2b8 <__submore+0x1a>
 800f2f4:	eb00 0806 	add.w	r8, r0, r6
 800f2f8:	4601      	mov	r1, r0
 800f2fa:	4632      	mov	r2, r6
 800f2fc:	4640      	mov	r0, r8
 800f2fe:	f7fe f846 	bl	800d38e <memcpy>
 800f302:	f8c4 8000 	str.w	r8, [r4]
 800f306:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800f30a:	e7e9      	b.n	800f2e0 <__submore+0x42>

0800f30c <memmove>:
 800f30c:	4288      	cmp	r0, r1
 800f30e:	b510      	push	{r4, lr}
 800f310:	eb01 0402 	add.w	r4, r1, r2
 800f314:	d902      	bls.n	800f31c <memmove+0x10>
 800f316:	4284      	cmp	r4, r0
 800f318:	4623      	mov	r3, r4
 800f31a:	d807      	bhi.n	800f32c <memmove+0x20>
 800f31c:	1e43      	subs	r3, r0, #1
 800f31e:	42a1      	cmp	r1, r4
 800f320:	d008      	beq.n	800f334 <memmove+0x28>
 800f322:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f326:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f32a:	e7f8      	b.n	800f31e <memmove+0x12>
 800f32c:	4402      	add	r2, r0
 800f32e:	4601      	mov	r1, r0
 800f330:	428a      	cmp	r2, r1
 800f332:	d100      	bne.n	800f336 <memmove+0x2a>
 800f334:	bd10      	pop	{r4, pc}
 800f336:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f33a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f33e:	e7f7      	b.n	800f330 <memmove+0x24>

0800f340 <__assert_func>:
 800f340:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f342:	4614      	mov	r4, r2
 800f344:	461a      	mov	r2, r3
 800f346:	4b09      	ldr	r3, [pc, #36]	@ (800f36c <__assert_func+0x2c>)
 800f348:	4605      	mov	r5, r0
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	68d8      	ldr	r0, [r3, #12]
 800f34e:	b954      	cbnz	r4, 800f366 <__assert_func+0x26>
 800f350:	4b07      	ldr	r3, [pc, #28]	@ (800f370 <__assert_func+0x30>)
 800f352:	461c      	mov	r4, r3
 800f354:	9100      	str	r1, [sp, #0]
 800f356:	4907      	ldr	r1, [pc, #28]	@ (800f374 <__assert_func+0x34>)
 800f358:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f35c:	462b      	mov	r3, r5
 800f35e:	f000 f8df 	bl	800f520 <fiprintf>
 800f362:	f7fd f823 	bl	800c3ac <abort>
 800f366:	4b04      	ldr	r3, [pc, #16]	@ (800f378 <__assert_func+0x38>)
 800f368:	e7f4      	b.n	800f354 <__assert_func+0x14>
 800f36a:	bf00      	nop
 800f36c:	20000018 	.word	0x20000018
 800f370:	08010eb1 	.word	0x08010eb1
 800f374:	08010e83 	.word	0x08010e83
 800f378:	08010e76 	.word	0x08010e76

0800f37c <_calloc_r>:
 800f37c:	b570      	push	{r4, r5, r6, lr}
 800f37e:	fba1 5402 	umull	r5, r4, r1, r2
 800f382:	b93c      	cbnz	r4, 800f394 <_calloc_r+0x18>
 800f384:	4629      	mov	r1, r5
 800f386:	f7fd f84f 	bl	800c428 <_malloc_r>
 800f38a:	4606      	mov	r6, r0
 800f38c:	b928      	cbnz	r0, 800f39a <_calloc_r+0x1e>
 800f38e:	2600      	movs	r6, #0
 800f390:	4630      	mov	r0, r6
 800f392:	bd70      	pop	{r4, r5, r6, pc}
 800f394:	220c      	movs	r2, #12
 800f396:	6002      	str	r2, [r0, #0]
 800f398:	e7f9      	b.n	800f38e <_calloc_r+0x12>
 800f39a:	462a      	mov	r2, r5
 800f39c:	4621      	mov	r1, r4
 800f39e:	f7fd ff14 	bl	800d1ca <memset>
 800f3a2:	e7f5      	b.n	800f390 <_calloc_r+0x14>

0800f3a4 <__ascii_mbtowc>:
 800f3a4:	b082      	sub	sp, #8
 800f3a6:	b901      	cbnz	r1, 800f3aa <__ascii_mbtowc+0x6>
 800f3a8:	a901      	add	r1, sp, #4
 800f3aa:	b142      	cbz	r2, 800f3be <__ascii_mbtowc+0x1a>
 800f3ac:	b14b      	cbz	r3, 800f3c2 <__ascii_mbtowc+0x1e>
 800f3ae:	7813      	ldrb	r3, [r2, #0]
 800f3b0:	600b      	str	r3, [r1, #0]
 800f3b2:	7812      	ldrb	r2, [r2, #0]
 800f3b4:	1e10      	subs	r0, r2, #0
 800f3b6:	bf18      	it	ne
 800f3b8:	2001      	movne	r0, #1
 800f3ba:	b002      	add	sp, #8
 800f3bc:	4770      	bx	lr
 800f3be:	4610      	mov	r0, r2
 800f3c0:	e7fb      	b.n	800f3ba <__ascii_mbtowc+0x16>
 800f3c2:	f06f 0001 	mvn.w	r0, #1
 800f3c6:	e7f8      	b.n	800f3ba <__ascii_mbtowc+0x16>

0800f3c8 <_realloc_r>:
 800f3c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3cc:	4680      	mov	r8, r0
 800f3ce:	4615      	mov	r5, r2
 800f3d0:	460c      	mov	r4, r1
 800f3d2:	b921      	cbnz	r1, 800f3de <_realloc_r+0x16>
 800f3d4:	4611      	mov	r1, r2
 800f3d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f3da:	f7fd b825 	b.w	800c428 <_malloc_r>
 800f3de:	b92a      	cbnz	r2, 800f3ec <_realloc_r+0x24>
 800f3e0:	f7fe fe36 	bl	800e050 <_free_r>
 800f3e4:	2400      	movs	r4, #0
 800f3e6:	4620      	mov	r0, r4
 800f3e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3ec:	f000 f8aa 	bl	800f544 <_malloc_usable_size_r>
 800f3f0:	4285      	cmp	r5, r0
 800f3f2:	4606      	mov	r6, r0
 800f3f4:	d802      	bhi.n	800f3fc <_realloc_r+0x34>
 800f3f6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f3fa:	d8f4      	bhi.n	800f3e6 <_realloc_r+0x1e>
 800f3fc:	4629      	mov	r1, r5
 800f3fe:	4640      	mov	r0, r8
 800f400:	f7fd f812 	bl	800c428 <_malloc_r>
 800f404:	4607      	mov	r7, r0
 800f406:	2800      	cmp	r0, #0
 800f408:	d0ec      	beq.n	800f3e4 <_realloc_r+0x1c>
 800f40a:	42b5      	cmp	r5, r6
 800f40c:	462a      	mov	r2, r5
 800f40e:	4621      	mov	r1, r4
 800f410:	bf28      	it	cs
 800f412:	4632      	movcs	r2, r6
 800f414:	f7fd ffbb 	bl	800d38e <memcpy>
 800f418:	4621      	mov	r1, r4
 800f41a:	4640      	mov	r0, r8
 800f41c:	463c      	mov	r4, r7
 800f41e:	f7fe fe17 	bl	800e050 <_free_r>
 800f422:	e7e0      	b.n	800f3e6 <_realloc_r+0x1e>

0800f424 <_strtoul_l.constprop.0>:
 800f424:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f428:	4686      	mov	lr, r0
 800f42a:	460d      	mov	r5, r1
 800f42c:	4e33      	ldr	r6, [pc, #204]	@ (800f4fc <_strtoul_l.constprop.0+0xd8>)
 800f42e:	4628      	mov	r0, r5
 800f430:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f434:	5d37      	ldrb	r7, [r6, r4]
 800f436:	f017 0708 	ands.w	r7, r7, #8
 800f43a:	d1f8      	bne.n	800f42e <_strtoul_l.constprop.0+0xa>
 800f43c:	2c2d      	cmp	r4, #45	@ 0x2d
 800f43e:	d12f      	bne.n	800f4a0 <_strtoul_l.constprop.0+0x7c>
 800f440:	782c      	ldrb	r4, [r5, #0]
 800f442:	2701      	movs	r7, #1
 800f444:	1c85      	adds	r5, r0, #2
 800f446:	f033 0010 	bics.w	r0, r3, #16
 800f44a:	d109      	bne.n	800f460 <_strtoul_l.constprop.0+0x3c>
 800f44c:	2c30      	cmp	r4, #48	@ 0x30
 800f44e:	d12c      	bne.n	800f4aa <_strtoul_l.constprop.0+0x86>
 800f450:	7828      	ldrb	r0, [r5, #0]
 800f452:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800f456:	2858      	cmp	r0, #88	@ 0x58
 800f458:	d127      	bne.n	800f4aa <_strtoul_l.constprop.0+0x86>
 800f45a:	786c      	ldrb	r4, [r5, #1]
 800f45c:	2310      	movs	r3, #16
 800f45e:	3502      	adds	r5, #2
 800f460:	f04f 38ff 	mov.w	r8, #4294967295
 800f464:	2600      	movs	r6, #0
 800f466:	fbb8 f8f3 	udiv	r8, r8, r3
 800f46a:	fb03 f908 	mul.w	r9, r3, r8
 800f46e:	4630      	mov	r0, r6
 800f470:	ea6f 0909 	mvn.w	r9, r9
 800f474:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800f478:	f1bc 0f09 	cmp.w	ip, #9
 800f47c:	d81c      	bhi.n	800f4b8 <_strtoul_l.constprop.0+0x94>
 800f47e:	4664      	mov	r4, ip
 800f480:	42a3      	cmp	r3, r4
 800f482:	dd2a      	ble.n	800f4da <_strtoul_l.constprop.0+0xb6>
 800f484:	f1b6 3fff 	cmp.w	r6, #4294967295
 800f488:	d007      	beq.n	800f49a <_strtoul_l.constprop.0+0x76>
 800f48a:	4580      	cmp	r8, r0
 800f48c:	d322      	bcc.n	800f4d4 <_strtoul_l.constprop.0+0xb0>
 800f48e:	d101      	bne.n	800f494 <_strtoul_l.constprop.0+0x70>
 800f490:	45a1      	cmp	r9, r4
 800f492:	db1f      	blt.n	800f4d4 <_strtoul_l.constprop.0+0xb0>
 800f494:	fb00 4003 	mla	r0, r0, r3, r4
 800f498:	2601      	movs	r6, #1
 800f49a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f49e:	e7e9      	b.n	800f474 <_strtoul_l.constprop.0+0x50>
 800f4a0:	2c2b      	cmp	r4, #43	@ 0x2b
 800f4a2:	bf04      	itt	eq
 800f4a4:	782c      	ldrbeq	r4, [r5, #0]
 800f4a6:	1c85      	addeq	r5, r0, #2
 800f4a8:	e7cd      	b.n	800f446 <_strtoul_l.constprop.0+0x22>
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d1d8      	bne.n	800f460 <_strtoul_l.constprop.0+0x3c>
 800f4ae:	2c30      	cmp	r4, #48	@ 0x30
 800f4b0:	bf0c      	ite	eq
 800f4b2:	2308      	moveq	r3, #8
 800f4b4:	230a      	movne	r3, #10
 800f4b6:	e7d3      	b.n	800f460 <_strtoul_l.constprop.0+0x3c>
 800f4b8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800f4bc:	f1bc 0f19 	cmp.w	ip, #25
 800f4c0:	d801      	bhi.n	800f4c6 <_strtoul_l.constprop.0+0xa2>
 800f4c2:	3c37      	subs	r4, #55	@ 0x37
 800f4c4:	e7dc      	b.n	800f480 <_strtoul_l.constprop.0+0x5c>
 800f4c6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800f4ca:	f1bc 0f19 	cmp.w	ip, #25
 800f4ce:	d804      	bhi.n	800f4da <_strtoul_l.constprop.0+0xb6>
 800f4d0:	3c57      	subs	r4, #87	@ 0x57
 800f4d2:	e7d5      	b.n	800f480 <_strtoul_l.constprop.0+0x5c>
 800f4d4:	f04f 36ff 	mov.w	r6, #4294967295
 800f4d8:	e7df      	b.n	800f49a <_strtoul_l.constprop.0+0x76>
 800f4da:	1c73      	adds	r3, r6, #1
 800f4dc:	d106      	bne.n	800f4ec <_strtoul_l.constprop.0+0xc8>
 800f4de:	2322      	movs	r3, #34	@ 0x22
 800f4e0:	4630      	mov	r0, r6
 800f4e2:	f8ce 3000 	str.w	r3, [lr]
 800f4e6:	b932      	cbnz	r2, 800f4f6 <_strtoul_l.constprop.0+0xd2>
 800f4e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f4ec:	b107      	cbz	r7, 800f4f0 <_strtoul_l.constprop.0+0xcc>
 800f4ee:	4240      	negs	r0, r0
 800f4f0:	2a00      	cmp	r2, #0
 800f4f2:	d0f9      	beq.n	800f4e8 <_strtoul_l.constprop.0+0xc4>
 800f4f4:	b106      	cbz	r6, 800f4f8 <_strtoul_l.constprop.0+0xd4>
 800f4f6:	1e69      	subs	r1, r5, #1
 800f4f8:	6011      	str	r1, [r2, #0]
 800f4fa:	e7f5      	b.n	800f4e8 <_strtoul_l.constprop.0+0xc4>
 800f4fc:	08010b29 	.word	0x08010b29

0800f500 <_strtoul_r>:
 800f500:	f7ff bf90 	b.w	800f424 <_strtoul_l.constprop.0>

0800f504 <__ascii_wctomb>:
 800f504:	4603      	mov	r3, r0
 800f506:	4608      	mov	r0, r1
 800f508:	b141      	cbz	r1, 800f51c <__ascii_wctomb+0x18>
 800f50a:	2aff      	cmp	r2, #255	@ 0xff
 800f50c:	d904      	bls.n	800f518 <__ascii_wctomb+0x14>
 800f50e:	228a      	movs	r2, #138	@ 0x8a
 800f510:	f04f 30ff 	mov.w	r0, #4294967295
 800f514:	601a      	str	r2, [r3, #0]
 800f516:	4770      	bx	lr
 800f518:	2001      	movs	r0, #1
 800f51a:	700a      	strb	r2, [r1, #0]
 800f51c:	4770      	bx	lr
	...

0800f520 <fiprintf>:
 800f520:	b40e      	push	{r1, r2, r3}
 800f522:	b503      	push	{r0, r1, lr}
 800f524:	ab03      	add	r3, sp, #12
 800f526:	4601      	mov	r1, r0
 800f528:	4805      	ldr	r0, [pc, #20]	@ (800f540 <fiprintf+0x20>)
 800f52a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f52e:	6800      	ldr	r0, [r0, #0]
 800f530:	9301      	str	r3, [sp, #4]
 800f532:	f000 f839 	bl	800f5a8 <_vfiprintf_r>
 800f536:	b002      	add	sp, #8
 800f538:	f85d eb04 	ldr.w	lr, [sp], #4
 800f53c:	b003      	add	sp, #12
 800f53e:	4770      	bx	lr
 800f540:	20000018 	.word	0x20000018

0800f544 <_malloc_usable_size_r>:
 800f544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f548:	1f18      	subs	r0, r3, #4
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	bfbc      	itt	lt
 800f54e:	580b      	ldrlt	r3, [r1, r0]
 800f550:	18c0      	addlt	r0, r0, r3
 800f552:	4770      	bx	lr

0800f554 <__sfputc_r>:
 800f554:	6893      	ldr	r3, [r2, #8]
 800f556:	3b01      	subs	r3, #1
 800f558:	2b00      	cmp	r3, #0
 800f55a:	6093      	str	r3, [r2, #8]
 800f55c:	b410      	push	{r4}
 800f55e:	da08      	bge.n	800f572 <__sfputc_r+0x1e>
 800f560:	6994      	ldr	r4, [r2, #24]
 800f562:	42a3      	cmp	r3, r4
 800f564:	db01      	blt.n	800f56a <__sfputc_r+0x16>
 800f566:	290a      	cmp	r1, #10
 800f568:	d103      	bne.n	800f572 <__sfputc_r+0x1e>
 800f56a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f56e:	f000 b933 	b.w	800f7d8 <__swbuf_r>
 800f572:	6813      	ldr	r3, [r2, #0]
 800f574:	1c58      	adds	r0, r3, #1
 800f576:	6010      	str	r0, [r2, #0]
 800f578:	4608      	mov	r0, r1
 800f57a:	7019      	strb	r1, [r3, #0]
 800f57c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f580:	4770      	bx	lr

0800f582 <__sfputs_r>:
 800f582:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f584:	4606      	mov	r6, r0
 800f586:	460f      	mov	r7, r1
 800f588:	4614      	mov	r4, r2
 800f58a:	18d5      	adds	r5, r2, r3
 800f58c:	42ac      	cmp	r4, r5
 800f58e:	d101      	bne.n	800f594 <__sfputs_r+0x12>
 800f590:	2000      	movs	r0, #0
 800f592:	e007      	b.n	800f5a4 <__sfputs_r+0x22>
 800f594:	463a      	mov	r2, r7
 800f596:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f59a:	4630      	mov	r0, r6
 800f59c:	f7ff ffda 	bl	800f554 <__sfputc_r>
 800f5a0:	1c43      	adds	r3, r0, #1
 800f5a2:	d1f3      	bne.n	800f58c <__sfputs_r+0xa>
 800f5a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f5a8 <_vfiprintf_r>:
 800f5a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5ac:	460d      	mov	r5, r1
 800f5ae:	b09d      	sub	sp, #116	@ 0x74
 800f5b0:	4614      	mov	r4, r2
 800f5b2:	4698      	mov	r8, r3
 800f5b4:	4606      	mov	r6, r0
 800f5b6:	b118      	cbz	r0, 800f5c0 <_vfiprintf_r+0x18>
 800f5b8:	6a03      	ldr	r3, [r0, #32]
 800f5ba:	b90b      	cbnz	r3, 800f5c0 <_vfiprintf_r+0x18>
 800f5bc:	f7fd fd2c 	bl	800d018 <__sinit>
 800f5c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f5c2:	07d9      	lsls	r1, r3, #31
 800f5c4:	d405      	bmi.n	800f5d2 <_vfiprintf_r+0x2a>
 800f5c6:	89ab      	ldrh	r3, [r5, #12]
 800f5c8:	059a      	lsls	r2, r3, #22
 800f5ca:	d402      	bmi.n	800f5d2 <_vfiprintf_r+0x2a>
 800f5cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f5ce:	f7fd fece 	bl	800d36e <__retarget_lock_acquire_recursive>
 800f5d2:	89ab      	ldrh	r3, [r5, #12]
 800f5d4:	071b      	lsls	r3, r3, #28
 800f5d6:	d501      	bpl.n	800f5dc <_vfiprintf_r+0x34>
 800f5d8:	692b      	ldr	r3, [r5, #16]
 800f5da:	b99b      	cbnz	r3, 800f604 <_vfiprintf_r+0x5c>
 800f5dc:	4629      	mov	r1, r5
 800f5de:	4630      	mov	r0, r6
 800f5e0:	f000 f938 	bl	800f854 <__swsetup_r>
 800f5e4:	b170      	cbz	r0, 800f604 <_vfiprintf_r+0x5c>
 800f5e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f5e8:	07dc      	lsls	r4, r3, #31
 800f5ea:	d504      	bpl.n	800f5f6 <_vfiprintf_r+0x4e>
 800f5ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f5f0:	b01d      	add	sp, #116	@ 0x74
 800f5f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5f6:	89ab      	ldrh	r3, [r5, #12]
 800f5f8:	0598      	lsls	r0, r3, #22
 800f5fa:	d4f7      	bmi.n	800f5ec <_vfiprintf_r+0x44>
 800f5fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f5fe:	f7fd feb7 	bl	800d370 <__retarget_lock_release_recursive>
 800f602:	e7f3      	b.n	800f5ec <_vfiprintf_r+0x44>
 800f604:	2300      	movs	r3, #0
 800f606:	f8cd 800c 	str.w	r8, [sp, #12]
 800f60a:	f04f 0901 	mov.w	r9, #1
 800f60e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800f7c4 <_vfiprintf_r+0x21c>
 800f612:	9309      	str	r3, [sp, #36]	@ 0x24
 800f614:	2320      	movs	r3, #32
 800f616:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f61a:	2330      	movs	r3, #48	@ 0x30
 800f61c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f620:	4623      	mov	r3, r4
 800f622:	469a      	mov	sl, r3
 800f624:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f628:	b10a      	cbz	r2, 800f62e <_vfiprintf_r+0x86>
 800f62a:	2a25      	cmp	r2, #37	@ 0x25
 800f62c:	d1f9      	bne.n	800f622 <_vfiprintf_r+0x7a>
 800f62e:	ebba 0b04 	subs.w	fp, sl, r4
 800f632:	d00b      	beq.n	800f64c <_vfiprintf_r+0xa4>
 800f634:	465b      	mov	r3, fp
 800f636:	4622      	mov	r2, r4
 800f638:	4629      	mov	r1, r5
 800f63a:	4630      	mov	r0, r6
 800f63c:	f7ff ffa1 	bl	800f582 <__sfputs_r>
 800f640:	3001      	adds	r0, #1
 800f642:	f000 80a7 	beq.w	800f794 <_vfiprintf_r+0x1ec>
 800f646:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f648:	445a      	add	r2, fp
 800f64a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f64c:	f89a 3000 	ldrb.w	r3, [sl]
 800f650:	2b00      	cmp	r3, #0
 800f652:	f000 809f 	beq.w	800f794 <_vfiprintf_r+0x1ec>
 800f656:	2300      	movs	r3, #0
 800f658:	f04f 32ff 	mov.w	r2, #4294967295
 800f65c:	f10a 0a01 	add.w	sl, sl, #1
 800f660:	9304      	str	r3, [sp, #16]
 800f662:	9307      	str	r3, [sp, #28]
 800f664:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f668:	931a      	str	r3, [sp, #104]	@ 0x68
 800f66a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f66e:	4654      	mov	r4, sl
 800f670:	2205      	movs	r2, #5
 800f672:	4854      	ldr	r0, [pc, #336]	@ (800f7c4 <_vfiprintf_r+0x21c>)
 800f674:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f678:	f7fd fe7b 	bl	800d372 <memchr>
 800f67c:	9a04      	ldr	r2, [sp, #16]
 800f67e:	b9d8      	cbnz	r0, 800f6b8 <_vfiprintf_r+0x110>
 800f680:	06d1      	lsls	r1, r2, #27
 800f682:	bf44      	itt	mi
 800f684:	2320      	movmi	r3, #32
 800f686:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f68a:	0713      	lsls	r3, r2, #28
 800f68c:	bf44      	itt	mi
 800f68e:	232b      	movmi	r3, #43	@ 0x2b
 800f690:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f694:	f89a 3000 	ldrb.w	r3, [sl]
 800f698:	2b2a      	cmp	r3, #42	@ 0x2a
 800f69a:	d015      	beq.n	800f6c8 <_vfiprintf_r+0x120>
 800f69c:	9a07      	ldr	r2, [sp, #28]
 800f69e:	4654      	mov	r4, sl
 800f6a0:	2000      	movs	r0, #0
 800f6a2:	f04f 0c0a 	mov.w	ip, #10
 800f6a6:	4621      	mov	r1, r4
 800f6a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f6ac:	3b30      	subs	r3, #48	@ 0x30
 800f6ae:	2b09      	cmp	r3, #9
 800f6b0:	d94b      	bls.n	800f74a <_vfiprintf_r+0x1a2>
 800f6b2:	b1b0      	cbz	r0, 800f6e2 <_vfiprintf_r+0x13a>
 800f6b4:	9207      	str	r2, [sp, #28]
 800f6b6:	e014      	b.n	800f6e2 <_vfiprintf_r+0x13a>
 800f6b8:	eba0 0308 	sub.w	r3, r0, r8
 800f6bc:	46a2      	mov	sl, r4
 800f6be:	fa09 f303 	lsl.w	r3, r9, r3
 800f6c2:	4313      	orrs	r3, r2
 800f6c4:	9304      	str	r3, [sp, #16]
 800f6c6:	e7d2      	b.n	800f66e <_vfiprintf_r+0xc6>
 800f6c8:	9b03      	ldr	r3, [sp, #12]
 800f6ca:	1d19      	adds	r1, r3, #4
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	9103      	str	r1, [sp, #12]
 800f6d2:	bfbb      	ittet	lt
 800f6d4:	425b      	neglt	r3, r3
 800f6d6:	f042 0202 	orrlt.w	r2, r2, #2
 800f6da:	9307      	strge	r3, [sp, #28]
 800f6dc:	9307      	strlt	r3, [sp, #28]
 800f6de:	bfb8      	it	lt
 800f6e0:	9204      	strlt	r2, [sp, #16]
 800f6e2:	7823      	ldrb	r3, [r4, #0]
 800f6e4:	2b2e      	cmp	r3, #46	@ 0x2e
 800f6e6:	d10a      	bne.n	800f6fe <_vfiprintf_r+0x156>
 800f6e8:	7863      	ldrb	r3, [r4, #1]
 800f6ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800f6ec:	d132      	bne.n	800f754 <_vfiprintf_r+0x1ac>
 800f6ee:	9b03      	ldr	r3, [sp, #12]
 800f6f0:	3402      	adds	r4, #2
 800f6f2:	1d1a      	adds	r2, r3, #4
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f6fa:	9203      	str	r2, [sp, #12]
 800f6fc:	9305      	str	r3, [sp, #20]
 800f6fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f7d4 <_vfiprintf_r+0x22c>
 800f702:	2203      	movs	r2, #3
 800f704:	7821      	ldrb	r1, [r4, #0]
 800f706:	4650      	mov	r0, sl
 800f708:	f7fd fe33 	bl	800d372 <memchr>
 800f70c:	b138      	cbz	r0, 800f71e <_vfiprintf_r+0x176>
 800f70e:	eba0 000a 	sub.w	r0, r0, sl
 800f712:	2240      	movs	r2, #64	@ 0x40
 800f714:	9b04      	ldr	r3, [sp, #16]
 800f716:	3401      	adds	r4, #1
 800f718:	4082      	lsls	r2, r0
 800f71a:	4313      	orrs	r3, r2
 800f71c:	9304      	str	r3, [sp, #16]
 800f71e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f722:	2206      	movs	r2, #6
 800f724:	4828      	ldr	r0, [pc, #160]	@ (800f7c8 <_vfiprintf_r+0x220>)
 800f726:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f72a:	f7fd fe22 	bl	800d372 <memchr>
 800f72e:	2800      	cmp	r0, #0
 800f730:	d03f      	beq.n	800f7b2 <_vfiprintf_r+0x20a>
 800f732:	4b26      	ldr	r3, [pc, #152]	@ (800f7cc <_vfiprintf_r+0x224>)
 800f734:	bb1b      	cbnz	r3, 800f77e <_vfiprintf_r+0x1d6>
 800f736:	9b03      	ldr	r3, [sp, #12]
 800f738:	3307      	adds	r3, #7
 800f73a:	f023 0307 	bic.w	r3, r3, #7
 800f73e:	3308      	adds	r3, #8
 800f740:	9303      	str	r3, [sp, #12]
 800f742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f744:	443b      	add	r3, r7
 800f746:	9309      	str	r3, [sp, #36]	@ 0x24
 800f748:	e76a      	b.n	800f620 <_vfiprintf_r+0x78>
 800f74a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f74e:	460c      	mov	r4, r1
 800f750:	2001      	movs	r0, #1
 800f752:	e7a8      	b.n	800f6a6 <_vfiprintf_r+0xfe>
 800f754:	2300      	movs	r3, #0
 800f756:	3401      	adds	r4, #1
 800f758:	f04f 0c0a 	mov.w	ip, #10
 800f75c:	4619      	mov	r1, r3
 800f75e:	9305      	str	r3, [sp, #20]
 800f760:	4620      	mov	r0, r4
 800f762:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f766:	3a30      	subs	r2, #48	@ 0x30
 800f768:	2a09      	cmp	r2, #9
 800f76a:	d903      	bls.n	800f774 <_vfiprintf_r+0x1cc>
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d0c6      	beq.n	800f6fe <_vfiprintf_r+0x156>
 800f770:	9105      	str	r1, [sp, #20]
 800f772:	e7c4      	b.n	800f6fe <_vfiprintf_r+0x156>
 800f774:	fb0c 2101 	mla	r1, ip, r1, r2
 800f778:	4604      	mov	r4, r0
 800f77a:	2301      	movs	r3, #1
 800f77c:	e7f0      	b.n	800f760 <_vfiprintf_r+0x1b8>
 800f77e:	ab03      	add	r3, sp, #12
 800f780:	462a      	mov	r2, r5
 800f782:	a904      	add	r1, sp, #16
 800f784:	4630      	mov	r0, r6
 800f786:	9300      	str	r3, [sp, #0]
 800f788:	4b11      	ldr	r3, [pc, #68]	@ (800f7d0 <_vfiprintf_r+0x228>)
 800f78a:	f7fc fffd 	bl	800c788 <_printf_float>
 800f78e:	4607      	mov	r7, r0
 800f790:	1c78      	adds	r0, r7, #1
 800f792:	d1d6      	bne.n	800f742 <_vfiprintf_r+0x19a>
 800f794:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f796:	07d9      	lsls	r1, r3, #31
 800f798:	d405      	bmi.n	800f7a6 <_vfiprintf_r+0x1fe>
 800f79a:	89ab      	ldrh	r3, [r5, #12]
 800f79c:	059a      	lsls	r2, r3, #22
 800f79e:	d402      	bmi.n	800f7a6 <_vfiprintf_r+0x1fe>
 800f7a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f7a2:	f7fd fde5 	bl	800d370 <__retarget_lock_release_recursive>
 800f7a6:	89ab      	ldrh	r3, [r5, #12]
 800f7a8:	065b      	lsls	r3, r3, #25
 800f7aa:	f53f af1f 	bmi.w	800f5ec <_vfiprintf_r+0x44>
 800f7ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f7b0:	e71e      	b.n	800f5f0 <_vfiprintf_r+0x48>
 800f7b2:	ab03      	add	r3, sp, #12
 800f7b4:	462a      	mov	r2, r5
 800f7b6:	a904      	add	r1, sp, #16
 800f7b8:	4630      	mov	r0, r6
 800f7ba:	9300      	str	r3, [sp, #0]
 800f7bc:	4b04      	ldr	r3, [pc, #16]	@ (800f7d0 <_vfiprintf_r+0x228>)
 800f7be:	f7fd fa7f 	bl	800ccc0 <_printf_i>
 800f7c2:	e7e4      	b.n	800f78e <_vfiprintf_r+0x1e6>
 800f7c4:	08010e40 	.word	0x08010e40
 800f7c8:	08010e4a 	.word	0x08010e4a
 800f7cc:	0800c789 	.word	0x0800c789
 800f7d0:	0800f583 	.word	0x0800f583
 800f7d4:	08010e46 	.word	0x08010e46

0800f7d8 <__swbuf_r>:
 800f7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7da:	460e      	mov	r6, r1
 800f7dc:	4614      	mov	r4, r2
 800f7de:	4605      	mov	r5, r0
 800f7e0:	b118      	cbz	r0, 800f7ea <__swbuf_r+0x12>
 800f7e2:	6a03      	ldr	r3, [r0, #32]
 800f7e4:	b90b      	cbnz	r3, 800f7ea <__swbuf_r+0x12>
 800f7e6:	f7fd fc17 	bl	800d018 <__sinit>
 800f7ea:	69a3      	ldr	r3, [r4, #24]
 800f7ec:	60a3      	str	r3, [r4, #8]
 800f7ee:	89a3      	ldrh	r3, [r4, #12]
 800f7f0:	071a      	lsls	r2, r3, #28
 800f7f2:	d501      	bpl.n	800f7f8 <__swbuf_r+0x20>
 800f7f4:	6923      	ldr	r3, [r4, #16]
 800f7f6:	b943      	cbnz	r3, 800f80a <__swbuf_r+0x32>
 800f7f8:	4621      	mov	r1, r4
 800f7fa:	4628      	mov	r0, r5
 800f7fc:	f000 f82a 	bl	800f854 <__swsetup_r>
 800f800:	b118      	cbz	r0, 800f80a <__swbuf_r+0x32>
 800f802:	f04f 37ff 	mov.w	r7, #4294967295
 800f806:	4638      	mov	r0, r7
 800f808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f80a:	6823      	ldr	r3, [r4, #0]
 800f80c:	b2f6      	uxtb	r6, r6
 800f80e:	6922      	ldr	r2, [r4, #16]
 800f810:	4637      	mov	r7, r6
 800f812:	1a98      	subs	r0, r3, r2
 800f814:	6963      	ldr	r3, [r4, #20]
 800f816:	4283      	cmp	r3, r0
 800f818:	dc05      	bgt.n	800f826 <__swbuf_r+0x4e>
 800f81a:	4621      	mov	r1, r4
 800f81c:	4628      	mov	r0, r5
 800f81e:	f7ff fcdd 	bl	800f1dc <_fflush_r>
 800f822:	2800      	cmp	r0, #0
 800f824:	d1ed      	bne.n	800f802 <__swbuf_r+0x2a>
 800f826:	68a3      	ldr	r3, [r4, #8]
 800f828:	3b01      	subs	r3, #1
 800f82a:	60a3      	str	r3, [r4, #8]
 800f82c:	6823      	ldr	r3, [r4, #0]
 800f82e:	1c5a      	adds	r2, r3, #1
 800f830:	6022      	str	r2, [r4, #0]
 800f832:	701e      	strb	r6, [r3, #0]
 800f834:	1c43      	adds	r3, r0, #1
 800f836:	6962      	ldr	r2, [r4, #20]
 800f838:	429a      	cmp	r2, r3
 800f83a:	d004      	beq.n	800f846 <__swbuf_r+0x6e>
 800f83c:	89a3      	ldrh	r3, [r4, #12]
 800f83e:	07db      	lsls	r3, r3, #31
 800f840:	d5e1      	bpl.n	800f806 <__swbuf_r+0x2e>
 800f842:	2e0a      	cmp	r6, #10
 800f844:	d1df      	bne.n	800f806 <__swbuf_r+0x2e>
 800f846:	4621      	mov	r1, r4
 800f848:	4628      	mov	r0, r5
 800f84a:	f7ff fcc7 	bl	800f1dc <_fflush_r>
 800f84e:	2800      	cmp	r0, #0
 800f850:	d0d9      	beq.n	800f806 <__swbuf_r+0x2e>
 800f852:	e7d6      	b.n	800f802 <__swbuf_r+0x2a>

0800f854 <__swsetup_r>:
 800f854:	b538      	push	{r3, r4, r5, lr}
 800f856:	4b29      	ldr	r3, [pc, #164]	@ (800f8fc <__swsetup_r+0xa8>)
 800f858:	4605      	mov	r5, r0
 800f85a:	460c      	mov	r4, r1
 800f85c:	6818      	ldr	r0, [r3, #0]
 800f85e:	b118      	cbz	r0, 800f868 <__swsetup_r+0x14>
 800f860:	6a03      	ldr	r3, [r0, #32]
 800f862:	b90b      	cbnz	r3, 800f868 <__swsetup_r+0x14>
 800f864:	f7fd fbd8 	bl	800d018 <__sinit>
 800f868:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f86c:	0719      	lsls	r1, r3, #28
 800f86e:	d422      	bmi.n	800f8b6 <__swsetup_r+0x62>
 800f870:	06da      	lsls	r2, r3, #27
 800f872:	d407      	bmi.n	800f884 <__swsetup_r+0x30>
 800f874:	2209      	movs	r2, #9
 800f876:	602a      	str	r2, [r5, #0]
 800f878:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f87c:	f04f 30ff 	mov.w	r0, #4294967295
 800f880:	81a3      	strh	r3, [r4, #12]
 800f882:	e033      	b.n	800f8ec <__swsetup_r+0x98>
 800f884:	0758      	lsls	r0, r3, #29
 800f886:	d512      	bpl.n	800f8ae <__swsetup_r+0x5a>
 800f888:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f88a:	b141      	cbz	r1, 800f89e <__swsetup_r+0x4a>
 800f88c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f890:	4299      	cmp	r1, r3
 800f892:	d002      	beq.n	800f89a <__swsetup_r+0x46>
 800f894:	4628      	mov	r0, r5
 800f896:	f7fe fbdb 	bl	800e050 <_free_r>
 800f89a:	2300      	movs	r3, #0
 800f89c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f89e:	89a3      	ldrh	r3, [r4, #12]
 800f8a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f8a4:	81a3      	strh	r3, [r4, #12]
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	6063      	str	r3, [r4, #4]
 800f8aa:	6923      	ldr	r3, [r4, #16]
 800f8ac:	6023      	str	r3, [r4, #0]
 800f8ae:	89a3      	ldrh	r3, [r4, #12]
 800f8b0:	f043 0308 	orr.w	r3, r3, #8
 800f8b4:	81a3      	strh	r3, [r4, #12]
 800f8b6:	6923      	ldr	r3, [r4, #16]
 800f8b8:	b94b      	cbnz	r3, 800f8ce <__swsetup_r+0x7a>
 800f8ba:	89a3      	ldrh	r3, [r4, #12]
 800f8bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f8c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f8c4:	d003      	beq.n	800f8ce <__swsetup_r+0x7a>
 800f8c6:	4621      	mov	r1, r4
 800f8c8:	4628      	mov	r0, r5
 800f8ca:	f000 f83e 	bl	800f94a <__smakebuf_r>
 800f8ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8d2:	f013 0201 	ands.w	r2, r3, #1
 800f8d6:	d00a      	beq.n	800f8ee <__swsetup_r+0x9a>
 800f8d8:	2200      	movs	r2, #0
 800f8da:	60a2      	str	r2, [r4, #8]
 800f8dc:	6962      	ldr	r2, [r4, #20]
 800f8de:	4252      	negs	r2, r2
 800f8e0:	61a2      	str	r2, [r4, #24]
 800f8e2:	6922      	ldr	r2, [r4, #16]
 800f8e4:	b942      	cbnz	r2, 800f8f8 <__swsetup_r+0xa4>
 800f8e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f8ea:	d1c5      	bne.n	800f878 <__swsetup_r+0x24>
 800f8ec:	bd38      	pop	{r3, r4, r5, pc}
 800f8ee:	0799      	lsls	r1, r3, #30
 800f8f0:	bf58      	it	pl
 800f8f2:	6962      	ldrpl	r2, [r4, #20]
 800f8f4:	60a2      	str	r2, [r4, #8]
 800f8f6:	e7f4      	b.n	800f8e2 <__swsetup_r+0x8e>
 800f8f8:	2000      	movs	r0, #0
 800f8fa:	e7f7      	b.n	800f8ec <__swsetup_r+0x98>
 800f8fc:	20000018 	.word	0x20000018

0800f900 <__swhatbuf_r>:
 800f900:	b570      	push	{r4, r5, r6, lr}
 800f902:	460c      	mov	r4, r1
 800f904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f908:	b096      	sub	sp, #88	@ 0x58
 800f90a:	4615      	mov	r5, r2
 800f90c:	2900      	cmp	r1, #0
 800f90e:	461e      	mov	r6, r3
 800f910:	da0c      	bge.n	800f92c <__swhatbuf_r+0x2c>
 800f912:	89a3      	ldrh	r3, [r4, #12]
 800f914:	2100      	movs	r1, #0
 800f916:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f91a:	bf14      	ite	ne
 800f91c:	2340      	movne	r3, #64	@ 0x40
 800f91e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f922:	2000      	movs	r0, #0
 800f924:	6031      	str	r1, [r6, #0]
 800f926:	602b      	str	r3, [r5, #0]
 800f928:	b016      	add	sp, #88	@ 0x58
 800f92a:	bd70      	pop	{r4, r5, r6, pc}
 800f92c:	466a      	mov	r2, sp
 800f92e:	f000 f849 	bl	800f9c4 <_fstat_r>
 800f932:	2800      	cmp	r0, #0
 800f934:	dbed      	blt.n	800f912 <__swhatbuf_r+0x12>
 800f936:	9901      	ldr	r1, [sp, #4]
 800f938:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f93c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f940:	4259      	negs	r1, r3
 800f942:	4159      	adcs	r1, r3
 800f944:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f948:	e7eb      	b.n	800f922 <__swhatbuf_r+0x22>

0800f94a <__smakebuf_r>:
 800f94a:	898b      	ldrh	r3, [r1, #12]
 800f94c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f94e:	079d      	lsls	r5, r3, #30
 800f950:	4606      	mov	r6, r0
 800f952:	460c      	mov	r4, r1
 800f954:	d507      	bpl.n	800f966 <__smakebuf_r+0x1c>
 800f956:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f95a:	6023      	str	r3, [r4, #0]
 800f95c:	6123      	str	r3, [r4, #16]
 800f95e:	2301      	movs	r3, #1
 800f960:	6163      	str	r3, [r4, #20]
 800f962:	b003      	add	sp, #12
 800f964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f966:	ab01      	add	r3, sp, #4
 800f968:	466a      	mov	r2, sp
 800f96a:	f7ff ffc9 	bl	800f900 <__swhatbuf_r>
 800f96e:	9f00      	ldr	r7, [sp, #0]
 800f970:	4605      	mov	r5, r0
 800f972:	4630      	mov	r0, r6
 800f974:	4639      	mov	r1, r7
 800f976:	f7fc fd57 	bl	800c428 <_malloc_r>
 800f97a:	b948      	cbnz	r0, 800f990 <__smakebuf_r+0x46>
 800f97c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f980:	059a      	lsls	r2, r3, #22
 800f982:	d4ee      	bmi.n	800f962 <__smakebuf_r+0x18>
 800f984:	f023 0303 	bic.w	r3, r3, #3
 800f988:	f043 0302 	orr.w	r3, r3, #2
 800f98c:	81a3      	strh	r3, [r4, #12]
 800f98e:	e7e2      	b.n	800f956 <__smakebuf_r+0xc>
 800f990:	89a3      	ldrh	r3, [r4, #12]
 800f992:	6020      	str	r0, [r4, #0]
 800f994:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f998:	81a3      	strh	r3, [r4, #12]
 800f99a:	9b01      	ldr	r3, [sp, #4]
 800f99c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f9a0:	b15b      	cbz	r3, 800f9ba <__smakebuf_r+0x70>
 800f9a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f9a6:	4630      	mov	r0, r6
 800f9a8:	f000 f81e 	bl	800f9e8 <_isatty_r>
 800f9ac:	b128      	cbz	r0, 800f9ba <__smakebuf_r+0x70>
 800f9ae:	89a3      	ldrh	r3, [r4, #12]
 800f9b0:	f023 0303 	bic.w	r3, r3, #3
 800f9b4:	f043 0301 	orr.w	r3, r3, #1
 800f9b8:	81a3      	strh	r3, [r4, #12]
 800f9ba:	89a3      	ldrh	r3, [r4, #12]
 800f9bc:	431d      	orrs	r5, r3
 800f9be:	81a5      	strh	r5, [r4, #12]
 800f9c0:	e7cf      	b.n	800f962 <__smakebuf_r+0x18>
	...

0800f9c4 <_fstat_r>:
 800f9c4:	b538      	push	{r3, r4, r5, lr}
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	4d06      	ldr	r5, [pc, #24]	@ (800f9e4 <_fstat_r+0x20>)
 800f9ca:	4604      	mov	r4, r0
 800f9cc:	4608      	mov	r0, r1
 800f9ce:	4611      	mov	r1, r2
 800f9d0:	602b      	str	r3, [r5, #0]
 800f9d2:	f7f2 fe3d 	bl	8002650 <_fstat>
 800f9d6:	1c43      	adds	r3, r0, #1
 800f9d8:	d102      	bne.n	800f9e0 <_fstat_r+0x1c>
 800f9da:	682b      	ldr	r3, [r5, #0]
 800f9dc:	b103      	cbz	r3, 800f9e0 <_fstat_r+0x1c>
 800f9de:	6023      	str	r3, [r4, #0]
 800f9e0:	bd38      	pop	{r3, r4, r5, pc}
 800f9e2:	bf00      	nop
 800f9e4:	20000494 	.word	0x20000494

0800f9e8 <_isatty_r>:
 800f9e8:	b538      	push	{r3, r4, r5, lr}
 800f9ea:	2300      	movs	r3, #0
 800f9ec:	4d05      	ldr	r5, [pc, #20]	@ (800fa04 <_isatty_r+0x1c>)
 800f9ee:	4604      	mov	r4, r0
 800f9f0:	4608      	mov	r0, r1
 800f9f2:	602b      	str	r3, [r5, #0]
 800f9f4:	f7f2 fe3c 	bl	8002670 <_isatty>
 800f9f8:	1c43      	adds	r3, r0, #1
 800f9fa:	d102      	bne.n	800fa02 <_isatty_r+0x1a>
 800f9fc:	682b      	ldr	r3, [r5, #0]
 800f9fe:	b103      	cbz	r3, 800fa02 <_isatty_r+0x1a>
 800fa00:	6023      	str	r3, [r4, #0]
 800fa02:	bd38      	pop	{r3, r4, r5, pc}
 800fa04:	20000494 	.word	0x20000494

0800fa08 <_init>:
 800fa08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa0a:	bf00      	nop
 800fa0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fa0e:	bc08      	pop	{r3}
 800fa10:	469e      	mov	lr, r3
 800fa12:	4770      	bx	lr

0800fa14 <_fini>:
 800fa14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa16:	bf00      	nop
 800fa18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fa1a:	bc08      	pop	{r3}
 800fa1c:	469e      	mov	lr, r3
 800fa1e:	4770      	bx	lr
