// Seed: 2092952432
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_7;
  logic id_8;
  assign module_1.id_3 = 0;
  logic [1 : 1] id_9;
  wire [1 : 1] id_10;
  logic id_11 = -1 ^ 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd16,
    parameter id_5 = 32'd16
) (
    input tri1 id_0,
    output wand _id_1,
    input wire id_2,
    input uwire id_3,
    inout supply0 id_4,
    output tri0 _id_5
);
  logic [id_5 : id_1  -  -1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
