
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
##############################################################
##### Set Local Enviroment                        
##############################################################
set WORKSPACE	[getenv WORKSPACE]
/home/eng/a/axk220238
set DESIGN_TOP	[getenv DESIGN_TOP]
matrix_alu
set TECH	    [getenv TECH]
my_gf65	
set FILELIST	[getenv FILELIST]
/home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/filelist.top
set CONSTRAINTS	[getenv CONSTRAINTS]
/home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/constraints/constraints.tcl
set mw_power_net VDD
VDD
set mw_ground_net VSS
VSS
set mw_logic1_net VDD
VDD
set mw_logic0_net VSS
VSS
set mw_power_port VDD
VDD
set mw_ground_port VSS
VSS
sh mkdir ${WORKSPACE}/vlsi/output/WORK
Error: mkdir: cannot create directory '/home/eng/a/axk220238/vlsi/output/WORK': File exists
	Use error_info for more info. (CMD-013)
define_design_lib WORK -path ${WORKSPACE}/vlsi/output/WORK
1
set output_dir ${WORKSPACE}/vlsi/output/synth_output
/home/eng/a/axk220238/vlsi/output/synth_output
set reports_dir ${WORKSPACE}/vlsi/logs/synth_logs
/home/eng/a/axk220238/vlsi/logs/synth_logs
#####################################
## Set Project's Local Libraries
#####################################
set link_library ""
set target_library ""
set symbol_library ""
if {[string trim $TECH] eq "gf65"} {
	set link_library "../lib/library.db"
	set target_library "../lib/library.db"
	set symbol_library ""
} elseif {[string trim $TECH] eq "my_gf65"} {
	set link_library "../lib/my_lib_cells.db ../lib/my_lib_ff.db"
	set target_library "../lib/my_lib_cells.db ../lib/my_lib_ff.db"
	set symbol_library ""
}
puts "Link Library: $link_library"
Link Library: ../lib/my_lib_cells.db ../lib/my_lib_ff.db
puts "Target Library: $target_library"
Target Library: ../lib/my_lib_cells.db ../lib/my_lib_ff.db
puts "Symbol Library: $symbol_library"
Symbol Library: 
##############################################################
#### Read RTL files - Read Constraints                             
##############################################################
set rtl_list [ list ]
set constraints_list [ list ]
set filelist [string trim $FILELIST]
/home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/filelist.top
set fp [open "$filelist" r]
file13
set rtl_list [split [read $fp] "\n"]
{${WORKSPACE}/vlsi/rtl/vlog/matrix_alu/matrix_add_sub.v} {${WORKSPACE}/vlsi/rtl/vlog/matrix_alu/matrix_mul.v} {${WORKSPACE}/vlsi/rtl/vlog/matrix_alu/matrix_kronecker.v} {${WORKSPACE}/vlsi/rtl/vlog/matrix_alu/matrix_alu.v}
close $fp
lappend constraints_list ${CONSTRAINTS}
/home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/constraints/constraints.tcl
puts "Read the following modules: $rtl_list"
Read the following modules: {${WORKSPACE}/vlsi/rtl/vlog/matrix_alu/matrix_add_sub.v} {${WORKSPACE}/vlsi/rtl/vlog/matrix_alu/matrix_mul.v} {${WORKSPACE}/vlsi/rtl/vlog/matrix_alu/matrix_kronecker.v} {${WORKSPACE}/vlsi/rtl/vlog/matrix_alu/matrix_alu.v}
puts "Read the following constraints: $constraints_list"
Read the following constraints: /home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/constraints/constraints.tcl
##############################################################
#### ELABORATION
##############################################################
foreach line $rtl_list {
	# set module [string trim $line]
	set module [string map [list "\${WORKSPACE}" $WORKSPACE] [string trim $line]]
	puts "Elaborating module: ${module}"
	if {[string match "*.v" $module]} {
		analyze -format verilog $module -library WORK
	} elseif {[string match "*.vhdl" $module]} {
		analyze -format vhdl $module -library WORK
	}
}
Elaborating module: /home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/matrix_add_sub.v
Running PRESTO HDLC
Compiling source file /home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/matrix_add_sub.v
Presto compilation completed successfully.
Loading db file '/home/eng/a/axk220238/vlsi/lib/my_lib_cells.db'
Loading db file '/home/eng/a/axk220238/vlsi/lib/my_lib_ff.db'
Elaborating module: /home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/matrix_mul.v
Running PRESTO HDLC
Compiling source file /home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/matrix_mul.v
Presto compilation completed successfully.
Elaborating module: /home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/matrix_kronecker.v
Running PRESTO HDLC
Compiling source file /home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/matrix_kronecker.v
Presto compilation completed successfully.
Elaborating module: /home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/matrix_alu.v
Running PRESTO HDLC
Compiling source file /home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/matrix_alu.v
Presto compilation completed successfully.
elaborate matrix_alu -architecture verilog -library WORK
Loading db file '/proj/cad/synopsys/synopsys_2018/syn_vO-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/proj/cad/synopsys/synopsys_2018/syn_vO-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'axk220238_axk230133'
  Loading link library 'axk220238_axk230133'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine matrix_alu line 17 in file
		'/home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/matrix_alu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      C_reg_reg      | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'matrix_alu'.
Information: Building the design 'matrix_add_sub' instantiated from design 'matrix_alu' with
	the parameters "word_size=8,Amatrixrownum=2,Amatrixcolnum=2,Bmatrixrownum=2,Bmatrixcolnum=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'matrix_mul' instantiated from design 'matrix_alu' with
	the parameters "word_size=8,Amatrixrownum=2,Amatrixcolnum=2,Bmatrixrownum=2,Bmatrixcolnum=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'matrix_kronecker' instantiated from design 'matrix_alu' with
	the parameters "word_size=8,Amatrixrownum=2,Amatrixcolnum=2,Bmatrixrownum=2,Bmatrixcolnum=2". (HDL-193)
Presto compilation completed successfully.
1
current_design $DESIGN_TOP
Current design is 'matrix_alu'.
{matrix_alu}
foreach line $constraints_list {
	set constraint_f [string trim $line]
	puts "Reading Constraint File: ${constraint_f}"
	source ${constraint_f}
}
Reading Constraint File: /home/eng/a/axk220238/vlsi/rtl/vlog/matrix_alu/constraints/constraints.tcl
Reading Constraints
##############################################################
#### Compilation    
##############################################################
check_design >  ${reports_dir}/check_design_pre_compile.log
compile -exact_map -ungroup_all -auto_ungroup area -only_design_rule
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'matrix_kronecker_word_size8_Amatrixrownum2_Amatrixcolnum2_Bmatrixrownum2_Bmatrixcolnum2'
Information: Ungrouping hierarchy dp_cluster_0. (OPT-772)
  Processing 'matrix_mul_word_size8_Amatrixrownum2_Amatrixcolnum2_Bmatrixrownum2_Bmatrixcolnum2'
Information: Ungrouping hierarchy dp_cluster_0. (OPT-772)
Information: Ungrouping hierarchy dp_cluster_1. (OPT-772)
Information: Ungrouping hierarchy dp_cluster_2. (OPT-772)
Information: Ungrouping hierarchy dp_cluster_3. (OPT-772)
  Processing 'matrix_add_sub_word_size8_Amatrixrownum2_Amatrixcolnum2_Bmatrixrownum2_Bmatrixcolnum2_0'
  Processing 'matrix_alu'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy mat_add. (OPT-772)
Information: Ungrouping hierarchy mat_mul. (OPT-772)
Information: Ungrouping hierarchy mat_kron. (OPT-772)
Information: Ungrouping hierarchy mat_sub. (OPT-772)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_sub_width8'
  Processing 'DW01_sub_width8'
  Processing 'DW01_sub_width8'
  Processing 'DW01_sub_width8'
  Allocating blocks in 'DW02_mult_A_width8_B_width8'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW01_add_width8'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW01_add_width8'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW01_add_width8'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW02_mult_A_width8_B_width8'
  Processing 'DW01_add_width14'
  Processing 'DW01_add_width8'
  Processing 'DW01_add_width8'
  Processing 'DW01_add_width8'
  Processing 'DW01_add_width8'
  Processing 'DW01_add_width8'

  Beginning Mapping Optimizations  (Incremental)
  -------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   26516.7      0.00       0.0      22.4                          
    0:00:04   26598.5      0.00       0.0      22.0                          


  Beginning Design Rule Fixing  (min_capacitance)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   26598.5      0.00       0.0      22.0                          
Loading db file '/home/eng/a/axk220238/vlsi/lib/my_lib_cells.db'
Loading db file '/home/eng/a/axk220238/vlsi/lib/my_lib_ff.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#	set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
##############################################################
#### Main Output Files   
##############################################################
write -format verilog -hierarchy -output ${output_dir}/${DESIGN_TOP}_mapped.v
Writing verilog file '/home/eng/a/axk220238/vlsi/output/synth_output/matrix_alu_mapped.v'.
1
write -format verilog -pg -hierarchy -output ${output_dir}/${DESIGN_TOP}_mapped_pg.v
Warning: No PG information is available for design. (UPF-663)
Writing verilog file '/home/eng/a/axk220238/vlsi/output/synth_output/matrix_alu_mapped_pg.v'.
1
write_sdf ${output_dir}/${DESIGN_TOP}_mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/eng/a/axk220238/vlsi/output/synth_output/matrix_alu_mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write -format ddc -hierarchy -output ${output_dir}/${DESIGN_TOP}_mapped.ddc
Writing ddc file '/home/eng/a/axk220238/vlsi/output/synth_output/matrix_alu_mapped.ddc'.
1
write_sdc -nosplit ${output_dir}/${DESIGN_TOP}_mapped.sdc
1
##############################################################
#### Reports
##############################################################
#report_qor 										>	${reports_dir}/${DESIGN_TOP}_mapped_qor.rpt
#report_constraint									> 	${reports_dir}/${DESIGN_TOP}_mapped_timing.rpt
report_timing -max_paths 100 -transition_time -nets -attributes -nosplit		>>	${reports_dir}/${DESIGN_TOP}_mapped_timing.rpt
#report_timing -delay min -max_paths 50 -transition_time -nets -attributes -nosplit	>>	${reports_dir}/${DESIGN_TOP}_mapped_timing.rpt
#report_constraint -all_violators -verbose 						>	${reports_dir}/${DESIGN_TOP}_mapped_constraints.rpt
#report_area -physical -nosplit								>	${reports_dir}/${DESIGN_TOP}_mapped_area.rpt
#report_area -hierarchy									>> 	${reports_dir}/${DESIGN_TOP}_mapped_area.rpt
##report_cell -hierarchy									>>	${reports_dir}/${DESIGN_TOP}_mapped_area.rpt
#report_area -designware									>	${reports_dir}/${DESIGN_TOP}_mapped_designware_area.rpt
#report_resources -hierarchy								>	${reports_dir}/${DESIGN_TOP}_mapped_final_resources.rpt
#report_clock -attributes								>	${reports_dir}/${DESIGN_TOP}_mapped_clock_gating.rpt
#report_clock_gating -nosplit -gated -ungated -verbose -hier				>>	${reports_dir}/${DESIGN_TOP}_mapped_clock_gating.rpt
#report_power -nosplit									>	${reports_dir}/${DESIGN_TOP}_mapped_power.rpt
#report_compile_options									>	${reports_dir}/${DESIGN_TOP}_mapped_compile.rpt
#all_registers -level_sensitive								>	${reports_dir}/${DESIGN_TOP}_mapped_latches.rpt
#all_high_fanout -nets									>	${reports_dir}/${DESIGN_TOP}_mapped_high_fanout.rpt
#check_design										>	${reports_dir}/${DESIGN_TOP}_mapped_check_design.rpt
#check_timing										>	${reports_dir}/${DESIGN_TOP}_mapped_check_timing.rpt
report_cell											>   ${reports_dir}/${DESIGN_TOP}_mapped_cells.rpt
## gui_start
exit
Thank you...
