;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* L1 */
L1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
L1__0__MASK EQU 0x01
L1__0__PC EQU CYREG_PRT12_PC0
L1__0__PORT EQU 12
L1__0__SHIFT EQU 0
L1__AG EQU CYREG_PRT12_AG
L1__BIE EQU CYREG_PRT12_BIE
L1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
L1__BYP EQU CYREG_PRT12_BYP
L1__DM0 EQU CYREG_PRT12_DM0
L1__DM1 EQU CYREG_PRT12_DM1
L1__DM2 EQU CYREG_PRT12_DM2
L1__DR EQU CYREG_PRT12_DR
L1__INP_DIS EQU CYREG_PRT12_INP_DIS
L1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
L1__MASK EQU 0x01
L1__PORT EQU 12
L1__PRT EQU CYREG_PRT12_PRT
L1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
L1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
L1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
L1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
L1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
L1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
L1__PS EQU CYREG_PRT12_PS
L1__SHIFT EQU 0
L1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
L1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
L1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
L1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
L1__SLW EQU CYREG_PRT12_SLW

/* L2 */
L2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
L2__0__MASK EQU 0x02
L2__0__PC EQU CYREG_PRT12_PC1
L2__0__PORT EQU 12
L2__0__SHIFT EQU 1
L2__AG EQU CYREG_PRT12_AG
L2__BIE EQU CYREG_PRT12_BIE
L2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
L2__BYP EQU CYREG_PRT12_BYP
L2__DM0 EQU CYREG_PRT12_DM0
L2__DM1 EQU CYREG_PRT12_DM1
L2__DM2 EQU CYREG_PRT12_DM2
L2__DR EQU CYREG_PRT12_DR
L2__INP_DIS EQU CYREG_PRT12_INP_DIS
L2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
L2__MASK EQU 0x02
L2__PORT EQU 12
L2__PRT EQU CYREG_PRT12_PRT
L2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
L2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
L2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
L2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
L2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
L2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
L2__PS EQU CYREG_PRT12_PS
L2__SHIFT EQU 1
L2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
L2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
L2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
L2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
L2__SLW EQU CYREG_PRT12_SLW

/* L3 */
L3__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
L3__0__MASK EQU 0x04
L3__0__PC EQU CYREG_PRT12_PC2
L3__0__PORT EQU 12
L3__0__SHIFT EQU 2
L3__AG EQU CYREG_PRT12_AG
L3__BIE EQU CYREG_PRT12_BIE
L3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
L3__BYP EQU CYREG_PRT12_BYP
L3__DM0 EQU CYREG_PRT12_DM0
L3__DM1 EQU CYREG_PRT12_DM1
L3__DM2 EQU CYREG_PRT12_DM2
L3__DR EQU CYREG_PRT12_DR
L3__INP_DIS EQU CYREG_PRT12_INP_DIS
L3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
L3__MASK EQU 0x04
L3__PORT EQU 12
L3__PRT EQU CYREG_PRT12_PRT
L3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
L3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
L3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
L3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
L3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
L3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
L3__PS EQU CYREG_PRT12_PS
L3__SHIFT EQU 2
L3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
L3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
L3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
L3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
L3__SLW EQU CYREG_PRT12_SLW

/* Sen */
Sen__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Sen__0__MASK EQU 0x10
Sen__0__PC EQU CYREG_PRT3_PC4
Sen__0__PORT EQU 3
Sen__0__SHIFT EQU 4
Sen__AG EQU CYREG_PRT3_AG
Sen__AMUX EQU CYREG_PRT3_AMUX
Sen__BIE EQU CYREG_PRT3_BIE
Sen__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sen__BYP EQU CYREG_PRT3_BYP
Sen__CTL EQU CYREG_PRT3_CTL
Sen__DM0 EQU CYREG_PRT3_DM0
Sen__DM1 EQU CYREG_PRT3_DM1
Sen__DM2 EQU CYREG_PRT3_DM2
Sen__DR EQU CYREG_PRT3_DR
Sen__INP_DIS EQU CYREG_PRT3_INP_DIS
Sen__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sen__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sen__LCD_EN EQU CYREG_PRT3_LCD_EN
Sen__MASK EQU 0x10
Sen__PORT EQU 3
Sen__PRT EQU CYREG_PRT3_PRT
Sen__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sen__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sen__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sen__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sen__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sen__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sen__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sen__PS EQU CYREG_PRT3_PS
Sen__SHIFT EQU 4
Sen__SLW EQU CYREG_PRT3_SLW

/* i_1 */
i_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
i_1__0__MASK EQU 0x20
i_1__0__PC EQU CYREG_PRT0_PC5
i_1__0__PORT EQU 0
i_1__0__SHIFT EQU 5
i_1__AG EQU CYREG_PRT0_AG
i_1__AMUX EQU CYREG_PRT0_AMUX
i_1__BIE EQU CYREG_PRT0_BIE
i_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
i_1__BYP EQU CYREG_PRT0_BYP
i_1__CTL EQU CYREG_PRT0_CTL
i_1__DM0 EQU CYREG_PRT0_DM0
i_1__DM1 EQU CYREG_PRT0_DM1
i_1__DM2 EQU CYREG_PRT0_DM2
i_1__DR EQU CYREG_PRT0_DR
i_1__INP_DIS EQU CYREG_PRT0_INP_DIS
i_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
i_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
i_1__LCD_EN EQU CYREG_PRT0_LCD_EN
i_1__MASK EQU 0x20
i_1__PORT EQU 0
i_1__PRT EQU CYREG_PRT0_PRT
i_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
i_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
i_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
i_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
i_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
i_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
i_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
i_1__PS EQU CYREG_PRT0_PS
i_1__SHIFT EQU 5
i_1__SLW EQU CYREG_PRT0_SLW

/* i_2 */
i_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
i_2__0__MASK EQU 0x80
i_2__0__PC EQU CYREG_PRT0_PC7
i_2__0__PORT EQU 0
i_2__0__SHIFT EQU 7
i_2__AG EQU CYREG_PRT0_AG
i_2__AMUX EQU CYREG_PRT0_AMUX
i_2__BIE EQU CYREG_PRT0_BIE
i_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
i_2__BYP EQU CYREG_PRT0_BYP
i_2__CTL EQU CYREG_PRT0_CTL
i_2__DM0 EQU CYREG_PRT0_DM0
i_2__DM1 EQU CYREG_PRT0_DM1
i_2__DM2 EQU CYREG_PRT0_DM2
i_2__DR EQU CYREG_PRT0_DR
i_2__INP_DIS EQU CYREG_PRT0_INP_DIS
i_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
i_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
i_2__LCD_EN EQU CYREG_PRT0_LCD_EN
i_2__MASK EQU 0x80
i_2__PORT EQU 0
i_2__PRT EQU CYREG_PRT0_PRT
i_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
i_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
i_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
i_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
i_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
i_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
i_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
i_2__PS EQU CYREG_PRT0_PS
i_2__SHIFT EQU 7
i_2__SLW EQU CYREG_PRT0_SLW

/* v_1 */
v_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
v_1__0__MASK EQU 0x40
v_1__0__PC EQU CYREG_PRT0_PC6
v_1__0__PORT EQU 0
v_1__0__SHIFT EQU 6
v_1__AG EQU CYREG_PRT0_AG
v_1__AMUX EQU CYREG_PRT0_AMUX
v_1__BIE EQU CYREG_PRT0_BIE
v_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
v_1__BYP EQU CYREG_PRT0_BYP
v_1__CTL EQU CYREG_PRT0_CTL
v_1__DM0 EQU CYREG_PRT0_DM0
v_1__DM1 EQU CYREG_PRT0_DM1
v_1__DM2 EQU CYREG_PRT0_DM2
v_1__DR EQU CYREG_PRT0_DR
v_1__INP_DIS EQU CYREG_PRT0_INP_DIS
v_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
v_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
v_1__LCD_EN EQU CYREG_PRT0_LCD_EN
v_1__MASK EQU 0x40
v_1__PORT EQU 0
v_1__PRT EQU CYREG_PRT0_PRT
v_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
v_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
v_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
v_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
v_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
v_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
v_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
v_1__PS EQU CYREG_PRT0_PS
v_1__SHIFT EQU 6
v_1__SLW EQU CYREG_PRT0_SLW

/* v_2 */
v_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
v_2__0__MASK EQU 0x01
v_2__0__PC EQU CYREG_PRT2_PC0
v_2__0__PORT EQU 2
v_2__0__SHIFT EQU 0
v_2__AG EQU CYREG_PRT2_AG
v_2__AMUX EQU CYREG_PRT2_AMUX
v_2__BIE EQU CYREG_PRT2_BIE
v_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
v_2__BYP EQU CYREG_PRT2_BYP
v_2__CTL EQU CYREG_PRT2_CTL
v_2__DM0 EQU CYREG_PRT2_DM0
v_2__DM1 EQU CYREG_PRT2_DM1
v_2__DM2 EQU CYREG_PRT2_DM2
v_2__DR EQU CYREG_PRT2_DR
v_2__INP_DIS EQU CYREG_PRT2_INP_DIS
v_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
v_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
v_2__LCD_EN EQU CYREG_PRT2_LCD_EN
v_2__MASK EQU 0x01
v_2__PORT EQU 2
v_2__PRT EQU CYREG_PRT2_PRT
v_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
v_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
v_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
v_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
v_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
v_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
v_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
v_2__PS EQU CYREG_PRT2_PS
v_2__SHIFT EQU 0
v_2__SLW EQU CYREG_PRT2_SLW

/* Cmod */
Cmod__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Cmod__0__MASK EQU 0x10
Cmod__0__PC EQU CYREG_IO_PC_PRT15_PC4
Cmod__0__PORT EQU 15
Cmod__0__SHIFT EQU 4
Cmod__AG EQU CYREG_PRT15_AG
Cmod__AMUX EQU CYREG_PRT15_AMUX
Cmod__BIE EQU CYREG_PRT15_BIE
Cmod__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cmod__BYP EQU CYREG_PRT15_BYP
Cmod__CTL EQU CYREG_PRT15_CTL
Cmod__DM0 EQU CYREG_PRT15_DM0
Cmod__DM1 EQU CYREG_PRT15_DM1
Cmod__DM2 EQU CYREG_PRT15_DM2
Cmod__DR EQU CYREG_PRT15_DR
Cmod__INP_DIS EQU CYREG_PRT15_INP_DIS
Cmod__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Cmod__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cmod__LCD_EN EQU CYREG_PRT15_LCD_EN
Cmod__MASK EQU 0x10
Cmod__PORT EQU 15
Cmod__PRT EQU CYREG_PRT15_PRT
Cmod__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cmod__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cmod__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cmod__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cmod__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cmod__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cmod__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cmod__PS EQU CYREG_PRT15_PS
Cmod__SHIFT EQU 4
Cmod__SLW EQU CYREG_PRT15_SLW

/* Led1 */
Led1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Led1__0__MASK EQU 0x02
Led1__0__PC EQU CYREG_PRT2_PC1
Led1__0__PORT EQU 2
Led1__0__SHIFT EQU 1
Led1__AG EQU CYREG_PRT2_AG
Led1__AMUX EQU CYREG_PRT2_AMUX
Led1__BIE EQU CYREG_PRT2_BIE
Led1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Led1__BYP EQU CYREG_PRT2_BYP
Led1__CTL EQU CYREG_PRT2_CTL
Led1__DM0 EQU CYREG_PRT2_DM0
Led1__DM1 EQU CYREG_PRT2_DM1
Led1__DM2 EQU CYREG_PRT2_DM2
Led1__DR EQU CYREG_PRT2_DR
Led1__INP_DIS EQU CYREG_PRT2_INP_DIS
Led1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Led1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Led1__LCD_EN EQU CYREG_PRT2_LCD_EN
Led1__MASK EQU 0x02
Led1__PORT EQU 2
Led1__PRT EQU CYREG_PRT2_PRT
Led1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Led1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Led1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Led1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Led1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Led1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Led1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Led1__PS EQU CYREG_PRT2_PS
Led1__SHIFT EQU 1
Led1__SLW EQU CYREG_PRT2_SLW

/* Menu */
Menu_sts_sts_reg__0__MASK EQU 0x01
Menu_sts_sts_reg__0__POS EQU 0
Menu_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Menu_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Menu_sts_sts_reg__MASK EQU 0x01
Menu_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
Menu_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Menu_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Menu_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Menu_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Menu_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Menu_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* Ref0 */
Ref0__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Ref0__0__MASK EQU 0x08
Ref0__0__PC EQU CYREG_PRT0_PC3
Ref0__0__PORT EQU 0
Ref0__0__SHIFT EQU 3
Ref0__AG EQU CYREG_PRT0_AG
Ref0__AMUX EQU CYREG_PRT0_AMUX
Ref0__BIE EQU CYREG_PRT0_BIE
Ref0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Ref0__BYP EQU CYREG_PRT0_BYP
Ref0__CTL EQU CYREG_PRT0_CTL
Ref0__DM0 EQU CYREG_PRT0_DM0
Ref0__DM1 EQU CYREG_PRT0_DM1
Ref0__DM2 EQU CYREG_PRT0_DM2
Ref0__DR EQU CYREG_PRT0_DR
Ref0__INP_DIS EQU CYREG_PRT0_INP_DIS
Ref0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Ref0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Ref0__LCD_EN EQU CYREG_PRT0_LCD_EN
Ref0__MASK EQU 0x08
Ref0__PORT EQU 0
Ref0__PRT EQU CYREG_PRT0_PRT
Ref0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Ref0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Ref0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Ref0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Ref0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Ref0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Ref0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Ref0__PS EQU CYREG_PRT0_PS
Ref0__SHIFT EQU 3
Ref0__SLW EQU CYREG_PRT0_SLW

/* Ref1 */
Ref1__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Ref1__0__MASK EQU 0x04
Ref1__0__PC EQU CYREG_PRT3_PC2
Ref1__0__PORT EQU 3
Ref1__0__SHIFT EQU 2
Ref1__AG EQU CYREG_PRT3_AG
Ref1__AMUX EQU CYREG_PRT3_AMUX
Ref1__BIE EQU CYREG_PRT3_BIE
Ref1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Ref1__BYP EQU CYREG_PRT3_BYP
Ref1__CTL EQU CYREG_PRT3_CTL
Ref1__DM0 EQU CYREG_PRT3_DM0
Ref1__DM1 EQU CYREG_PRT3_DM1
Ref1__DM2 EQU CYREG_PRT3_DM2
Ref1__DR EQU CYREG_PRT3_DR
Ref1__INP_DIS EQU CYREG_PRT3_INP_DIS
Ref1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Ref1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Ref1__LCD_EN EQU CYREG_PRT3_LCD_EN
Ref1__MASK EQU 0x04
Ref1__PORT EQU 3
Ref1__PRT EQU CYREG_PRT3_PRT
Ref1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Ref1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Ref1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Ref1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Ref1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Ref1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Ref1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Ref1__PS EQU CYREG_PRT3_PS
Ref1__SHIFT EQU 2
Ref1__SLW EQU CYREG_PRT3_SLW

/* Sar0 */
Sar0__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Sar0__0__MASK EQU 0x10
Sar0__0__PC EQU CYREG_PRT0_PC4
Sar0__0__PORT EQU 0
Sar0__0__SHIFT EQU 4
Sar0__AG EQU CYREG_PRT0_AG
Sar0__AMUX EQU CYREG_PRT0_AMUX
Sar0__BIE EQU CYREG_PRT0_BIE
Sar0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sar0__BYP EQU CYREG_PRT0_BYP
Sar0__CTL EQU CYREG_PRT0_CTL
Sar0__DM0 EQU CYREG_PRT0_DM0
Sar0__DM1 EQU CYREG_PRT0_DM1
Sar0__DM2 EQU CYREG_PRT0_DM2
Sar0__DR EQU CYREG_PRT0_DR
Sar0__INP_DIS EQU CYREG_PRT0_INP_DIS
Sar0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sar0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sar0__LCD_EN EQU CYREG_PRT0_LCD_EN
Sar0__MASK EQU 0x10
Sar0__PORT EQU 0
Sar0__PRT EQU CYREG_PRT0_PRT
Sar0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sar0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sar0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sar0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sar0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sar0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sar0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sar0__PS EQU CYREG_PRT0_PS
Sar0__SHIFT EQU 4
Sar0__SLW EQU CYREG_PRT0_SLW

/* Sar1 */
Sar1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Sar1__0__MASK EQU 0x04
Sar1__0__PC EQU CYREG_PRT0_PC2
Sar1__0__PORT EQU 0
Sar1__0__SHIFT EQU 2
Sar1__AG EQU CYREG_PRT0_AG
Sar1__AMUX EQU CYREG_PRT0_AMUX
Sar1__BIE EQU CYREG_PRT0_BIE
Sar1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sar1__BYP EQU CYREG_PRT0_BYP
Sar1__CTL EQU CYREG_PRT0_CTL
Sar1__DM0 EQU CYREG_PRT0_DM0
Sar1__DM1 EQU CYREG_PRT0_DM1
Sar1__DM2 EQU CYREG_PRT0_DM2
Sar1__DR EQU CYREG_PRT0_DR
Sar1__INP_DIS EQU CYREG_PRT0_INP_DIS
Sar1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sar1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sar1__LCD_EN EQU CYREG_PRT0_LCD_EN
Sar1__MASK EQU 0x04
Sar1__PORT EQU 0
Sar1__PRT EQU CYREG_PRT0_PRT
Sar1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sar1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sar1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sar1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sar1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sar1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sar1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sar1__PS EQU CYREG_PRT0_PS
Sar1__SHIFT EQU 2
Sar1__SLW EQU CYREG_PRT0_SLW

/* PGA_1 */
PGA_1_SC__BST EQU CYREG_SC2_BST
PGA_1_SC__CLK EQU CYREG_SC2_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x04
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x04
PGA_1_SC__CR0 EQU CYREG_SC2_CR0
PGA_1_SC__CR1 EQU CYREG_SC2_CR1
PGA_1_SC__CR2 EQU CYREG_SC2_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x04
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x04
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x04
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x04
PGA_1_SC__SW0 EQU CYREG_SC2_SW0
PGA_1_SC__SW10 EQU CYREG_SC2_SW10
PGA_1_SC__SW2 EQU CYREG_SC2_SW2
PGA_1_SC__SW3 EQU CYREG_SC2_SW3
PGA_1_SC__SW4 EQU CYREG_SC2_SW4
PGA_1_SC__SW6 EQU CYREG_SC2_SW6
PGA_1_SC__SW7 EQU CYREG_SC2_SW7
PGA_1_SC__SW8 EQU CYREG_SC2_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x04

/* Power */
Power__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Power__0__MASK EQU 0x40
Power__0__PC EQU CYREG_PRT12_PC6
Power__0__PORT EQU 12
Power__0__SHIFT EQU 6
Power__AG EQU CYREG_PRT12_AG
Power__BIE EQU CYREG_PRT12_BIE
Power__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Power__BYP EQU CYREG_PRT12_BYP
Power__DM0 EQU CYREG_PRT12_DM0
Power__DM1 EQU CYREG_PRT12_DM1
Power__DM2 EQU CYREG_PRT12_DM2
Power__DR EQU CYREG_PRT12_DR
Power__INP_DIS EQU CYREG_PRT12_INP_DIS
Power__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Power__MASK EQU 0x40
Power__PORT EQU 12
Power__PRT EQU CYREG_PRT12_PRT
Power__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Power__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Power__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Power__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Power__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Power__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Power__PS EQU CYREG_PRT12_PS
Power__SHIFT EQU 6
Power__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Power__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Power__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Power__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Power__SLW EQU CYREG_PRT12_SLW
Power_In_sts_sts_reg__0__MASK EQU 0x01
Power_In_sts_sts_reg__0__POS EQU 0
Power_In_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Power_In_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Power_In_sts_sts_reg__MASK EQU 0x01
Power_In_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB10_MSK
Power_In_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Power_In_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Power_In_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Power_In_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
Power_In_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
Power_In_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB10_ST
Power_OFF_Sync_ctrl_reg__0__MASK EQU 0x01
Power_OFF_Sync_ctrl_reg__0__POS EQU 0
Power_OFF_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Power_OFF_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Power_OFF_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Power_OFF_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Power_OFF_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Power_OFF_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Power_OFF_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Power_OFF_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Power_OFF_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Power_OFF_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Power_OFF_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Power_OFF_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Power_OFF_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Power_OFF_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Power_OFF_Sync_ctrl_reg__MASK EQU 0x01
Power_OFF_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Power_OFF_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Power_OFF_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

/* Q_GEN */
Q_GEN__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Q_GEN__0__MASK EQU 0x04
Q_GEN__0__PC EQU CYREG_PRT2_PC2
Q_GEN__0__PORT EQU 2
Q_GEN__0__SHIFT EQU 2
Q_GEN__AG EQU CYREG_PRT2_AG
Q_GEN__AMUX EQU CYREG_PRT2_AMUX
Q_GEN__BIE EQU CYREG_PRT2_BIE
Q_GEN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Q_GEN__BYP EQU CYREG_PRT2_BYP
Q_GEN__CTL EQU CYREG_PRT2_CTL
Q_GEN__DM0 EQU CYREG_PRT2_DM0
Q_GEN__DM1 EQU CYREG_PRT2_DM1
Q_GEN__DM2 EQU CYREG_PRT2_DM2
Q_GEN__DR EQU CYREG_PRT2_DR
Q_GEN__INP_DIS EQU CYREG_PRT2_INP_DIS
Q_GEN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Q_GEN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Q_GEN__LCD_EN EQU CYREG_PRT2_LCD_EN
Q_GEN__MASK EQU 0x04
Q_GEN__PORT EQU 2
Q_GEN__PRT EQU CYREG_PRT2_PRT
Q_GEN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Q_GEN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Q_GEN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Q_GEN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Q_GEN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Q_GEN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Q_GEN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Q_GEN__PS EQU CYREG_PRT2_PS
Q_GEN__SHIFT EQU 2
Q_GEN__SLW EQU CYREG_PRT2_SLW

/* SWReg */
SWReg_sts_sts_reg__0__MASK EQU 0x01
SWReg_sts_sts_reg__0__POS EQU 0
SWReg_sts_sts_reg__1__MASK EQU 0x02
SWReg_sts_sts_reg__1__POS EQU 1
SWReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SWReg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SWReg_sts_sts_reg__MASK EQU 0x03
SWReg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB03_MSK
SWReg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SWReg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SWReg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SWReg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
SWReg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
SWReg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* Cap1_1 */
Cap1_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Cap1_1__0__MASK EQU 0x08
Cap1_1__0__PC EQU CYREG_PRT2_PC3
Cap1_1__0__PORT EQU 2
Cap1_1__0__SHIFT EQU 3
Cap1_1__AG EQU CYREG_PRT2_AG
Cap1_1__AMUX EQU CYREG_PRT2_AMUX
Cap1_1__BIE EQU CYREG_PRT2_BIE
Cap1_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Cap1_1__BYP EQU CYREG_PRT2_BYP
Cap1_1__CTL EQU CYREG_PRT2_CTL
Cap1_1__DM0 EQU CYREG_PRT2_DM0
Cap1_1__DM1 EQU CYREG_PRT2_DM1
Cap1_1__DM2 EQU CYREG_PRT2_DM2
Cap1_1__DR EQU CYREG_PRT2_DR
Cap1_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Cap1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Cap1_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Cap1_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Cap1_1__MASK EQU 0x08
Cap1_1__PORT EQU 2
Cap1_1__PRT EQU CYREG_PRT2_PRT
Cap1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Cap1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Cap1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Cap1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Cap1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Cap1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Cap1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Cap1_1__PS EQU CYREG_PRT2_PS
Cap1_1__SHIFT EQU 3
Cap1_1__SLW EQU CYREG_PRT2_SLW

/* Cap1_2 */
Cap1_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Cap1_2__0__MASK EQU 0x10
Cap1_2__0__PC EQU CYREG_PRT2_PC4
Cap1_2__0__PORT EQU 2
Cap1_2__0__SHIFT EQU 4
Cap1_2__AG EQU CYREG_PRT2_AG
Cap1_2__AMUX EQU CYREG_PRT2_AMUX
Cap1_2__BIE EQU CYREG_PRT2_BIE
Cap1_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Cap1_2__BYP EQU CYREG_PRT2_BYP
Cap1_2__CTL EQU CYREG_PRT2_CTL
Cap1_2__DM0 EQU CYREG_PRT2_DM0
Cap1_2__DM1 EQU CYREG_PRT2_DM1
Cap1_2__DM2 EQU CYREG_PRT2_DM2
Cap1_2__DR EQU CYREG_PRT2_DR
Cap1_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Cap1_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Cap1_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Cap1_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Cap1_2__MASK EQU 0x10
Cap1_2__PORT EQU 2
Cap1_2__PRT EQU CYREG_PRT2_PRT
Cap1_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Cap1_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Cap1_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Cap1_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Cap1_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Cap1_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Cap1_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Cap1_2__PS EQU CYREG_PRT2_PS
Cap1_2__SHIFT EQU 4
Cap1_2__SLW EQU CYREG_PRT2_SLW

/* Cap1_3 */
Cap1_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Cap1_3__0__MASK EQU 0x20
Cap1_3__0__PC EQU CYREG_PRT2_PC5
Cap1_3__0__PORT EQU 2
Cap1_3__0__SHIFT EQU 5
Cap1_3__AG EQU CYREG_PRT2_AG
Cap1_3__AMUX EQU CYREG_PRT2_AMUX
Cap1_3__BIE EQU CYREG_PRT2_BIE
Cap1_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Cap1_3__BYP EQU CYREG_PRT2_BYP
Cap1_3__CTL EQU CYREG_PRT2_CTL
Cap1_3__DM0 EQU CYREG_PRT2_DM0
Cap1_3__DM1 EQU CYREG_PRT2_DM1
Cap1_3__DM2 EQU CYREG_PRT2_DM2
Cap1_3__DR EQU CYREG_PRT2_DR
Cap1_3__INP_DIS EQU CYREG_PRT2_INP_DIS
Cap1_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Cap1_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Cap1_3__LCD_EN EQU CYREG_PRT2_LCD_EN
Cap1_3__MASK EQU 0x20
Cap1_3__PORT EQU 2
Cap1_3__PRT EQU CYREG_PRT2_PRT
Cap1_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Cap1_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Cap1_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Cap1_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Cap1_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Cap1_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Cap1_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Cap1_3__PS EQU CYREG_PRT2_PS
Cap1_3__SHIFT EQU 5
Cap1_3__SLW EQU CYREG_PRT2_SLW

/* Cap1_4 */
Cap1_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Cap1_4__0__MASK EQU 0x40
Cap1_4__0__PC EQU CYREG_PRT2_PC6
Cap1_4__0__PORT EQU 2
Cap1_4__0__SHIFT EQU 6
Cap1_4__AG EQU CYREG_PRT2_AG
Cap1_4__AMUX EQU CYREG_PRT2_AMUX
Cap1_4__BIE EQU CYREG_PRT2_BIE
Cap1_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Cap1_4__BYP EQU CYREG_PRT2_BYP
Cap1_4__CTL EQU CYREG_PRT2_CTL
Cap1_4__DM0 EQU CYREG_PRT2_DM0
Cap1_4__DM1 EQU CYREG_PRT2_DM1
Cap1_4__DM2 EQU CYREG_PRT2_DM2
Cap1_4__DR EQU CYREG_PRT2_DR
Cap1_4__INP_DIS EQU CYREG_PRT2_INP_DIS
Cap1_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Cap1_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Cap1_4__LCD_EN EQU CYREG_PRT2_LCD_EN
Cap1_4__MASK EQU 0x40
Cap1_4__PORT EQU 2
Cap1_4__PRT EQU CYREG_PRT2_PRT
Cap1_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Cap1_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Cap1_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Cap1_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Cap1_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Cap1_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Cap1_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Cap1_4__PS EQU CYREG_PRT2_PS
Cap1_4__SHIFT EQU 6
Cap1_4__SLW EQU CYREG_PRT2_SLW

/* Cap1_5 */
Cap1_5__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Cap1_5__0__MASK EQU 0x01
Cap1_5__0__PC EQU CYREG_IO_PC_PRT15_PC0
Cap1_5__0__PORT EQU 15
Cap1_5__0__SHIFT EQU 0
Cap1_5__AG EQU CYREG_PRT15_AG
Cap1_5__AMUX EQU CYREG_PRT15_AMUX
Cap1_5__BIE EQU CYREG_PRT15_BIE
Cap1_5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cap1_5__BYP EQU CYREG_PRT15_BYP
Cap1_5__CTL EQU CYREG_PRT15_CTL
Cap1_5__DM0 EQU CYREG_PRT15_DM0
Cap1_5__DM1 EQU CYREG_PRT15_DM1
Cap1_5__DM2 EQU CYREG_PRT15_DM2
Cap1_5__DR EQU CYREG_PRT15_DR
Cap1_5__INP_DIS EQU CYREG_PRT15_INP_DIS
Cap1_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Cap1_5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cap1_5__LCD_EN EQU CYREG_PRT15_LCD_EN
Cap1_5__MASK EQU 0x01
Cap1_5__PORT EQU 15
Cap1_5__PRT EQU CYREG_PRT15_PRT
Cap1_5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cap1_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cap1_5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cap1_5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cap1_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cap1_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cap1_5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cap1_5__PS EQU CYREG_PRT15_PS
Cap1_5__SHIFT EQU 0
Cap1_5__SLW EQU CYREG_PRT15_SLW

/* Cap1_6 */
Cap1_6__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Cap1_6__0__MASK EQU 0x02
Cap1_6__0__PC EQU CYREG_IO_PC_PRT15_PC1
Cap1_6__0__PORT EQU 15
Cap1_6__0__SHIFT EQU 1
Cap1_6__AG EQU CYREG_PRT15_AG
Cap1_6__AMUX EQU CYREG_PRT15_AMUX
Cap1_6__BIE EQU CYREG_PRT15_BIE
Cap1_6__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cap1_6__BYP EQU CYREG_PRT15_BYP
Cap1_6__CTL EQU CYREG_PRT15_CTL
Cap1_6__DM0 EQU CYREG_PRT15_DM0
Cap1_6__DM1 EQU CYREG_PRT15_DM1
Cap1_6__DM2 EQU CYREG_PRT15_DM2
Cap1_6__DR EQU CYREG_PRT15_DR
Cap1_6__INP_DIS EQU CYREG_PRT15_INP_DIS
Cap1_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Cap1_6__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cap1_6__LCD_EN EQU CYREG_PRT15_LCD_EN
Cap1_6__MASK EQU 0x02
Cap1_6__PORT EQU 15
Cap1_6__PRT EQU CYREG_PRT15_PRT
Cap1_6__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cap1_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cap1_6__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cap1_6__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cap1_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cap1_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cap1_6__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cap1_6__PS EQU CYREG_PRT15_PS
Cap1_6__SHIFT EQU 1
Cap1_6__SLW EQU CYREG_PRT15_SLW

/* Cap1_7 */
Cap1_7__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Cap1_7__0__MASK EQU 0x04
Cap1_7__0__PC EQU CYREG_IO_PC_PRT15_PC2
Cap1_7__0__PORT EQU 15
Cap1_7__0__SHIFT EQU 2
Cap1_7__AG EQU CYREG_PRT15_AG
Cap1_7__AMUX EQU CYREG_PRT15_AMUX
Cap1_7__BIE EQU CYREG_PRT15_BIE
Cap1_7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cap1_7__BYP EQU CYREG_PRT15_BYP
Cap1_7__CTL EQU CYREG_PRT15_CTL
Cap1_7__DM0 EQU CYREG_PRT15_DM0
Cap1_7__DM1 EQU CYREG_PRT15_DM1
Cap1_7__DM2 EQU CYREG_PRT15_DM2
Cap1_7__DR EQU CYREG_PRT15_DR
Cap1_7__INP_DIS EQU CYREG_PRT15_INP_DIS
Cap1_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Cap1_7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cap1_7__LCD_EN EQU CYREG_PRT15_LCD_EN
Cap1_7__MASK EQU 0x04
Cap1_7__PORT EQU 15
Cap1_7__PRT EQU CYREG_PRT15_PRT
Cap1_7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cap1_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cap1_7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cap1_7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cap1_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cap1_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cap1_7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cap1_7__PS EQU CYREG_PRT15_PS
Cap1_7__SHIFT EQU 2
Cap1_7__SLW EQU CYREG_PRT15_SLW

/* Cap1_8 */
Cap1_8__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Cap1_8__0__MASK EQU 0x08
Cap1_8__0__PC EQU CYREG_IO_PC_PRT15_PC3
Cap1_8__0__PORT EQU 15
Cap1_8__0__SHIFT EQU 3
Cap1_8__AG EQU CYREG_PRT15_AG
Cap1_8__AMUX EQU CYREG_PRT15_AMUX
Cap1_8__BIE EQU CYREG_PRT15_BIE
Cap1_8__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cap1_8__BYP EQU CYREG_PRT15_BYP
Cap1_8__CTL EQU CYREG_PRT15_CTL
Cap1_8__DM0 EQU CYREG_PRT15_DM0
Cap1_8__DM1 EQU CYREG_PRT15_DM1
Cap1_8__DM2 EQU CYREG_PRT15_DM2
Cap1_8__DR EQU CYREG_PRT15_DR
Cap1_8__INP_DIS EQU CYREG_PRT15_INP_DIS
Cap1_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Cap1_8__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cap1_8__LCD_EN EQU CYREG_PRT15_LCD_EN
Cap1_8__MASK EQU 0x08
Cap1_8__PORT EQU 15
Cap1_8__PRT EQU CYREG_PRT15_PRT
Cap1_8__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cap1_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cap1_8__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cap1_8__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cap1_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cap1_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cap1_8__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cap1_8__PS EQU CYREG_PRT15_PS
Cap1_8__SHIFT EQU 3
Cap1_8__SLW EQU CYREG_PRT15_SLW

/* Cap2_1 */
Cap2_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Cap2_1__0__MASK EQU 0x04
Cap2_1__0__PC EQU CYREG_PRT1_PC2
Cap2_1__0__PORT EQU 1
Cap2_1__0__SHIFT EQU 2
Cap2_1__AG EQU CYREG_PRT1_AG
Cap2_1__AMUX EQU CYREG_PRT1_AMUX
Cap2_1__BIE EQU CYREG_PRT1_BIE
Cap2_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cap2_1__BYP EQU CYREG_PRT1_BYP
Cap2_1__CTL EQU CYREG_PRT1_CTL
Cap2_1__DM0 EQU CYREG_PRT1_DM0
Cap2_1__DM1 EQU CYREG_PRT1_DM1
Cap2_1__DM2 EQU CYREG_PRT1_DM2
Cap2_1__DR EQU CYREG_PRT1_DR
Cap2_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Cap2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Cap2_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cap2_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Cap2_1__MASK EQU 0x04
Cap2_1__PORT EQU 1
Cap2_1__PRT EQU CYREG_PRT1_PRT
Cap2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cap2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cap2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cap2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cap2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cap2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cap2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cap2_1__PS EQU CYREG_PRT1_PS
Cap2_1__SHIFT EQU 2
Cap2_1__SLW EQU CYREG_PRT1_SLW

/* Cap2_2 */
Cap2_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Cap2_2__0__MASK EQU 0x10
Cap2_2__0__PC EQU CYREG_PRT1_PC4
Cap2_2__0__PORT EQU 1
Cap2_2__0__SHIFT EQU 4
Cap2_2__AG EQU CYREG_PRT1_AG
Cap2_2__AMUX EQU CYREG_PRT1_AMUX
Cap2_2__BIE EQU CYREG_PRT1_BIE
Cap2_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cap2_2__BYP EQU CYREG_PRT1_BYP
Cap2_2__CTL EQU CYREG_PRT1_CTL
Cap2_2__DM0 EQU CYREG_PRT1_DM0
Cap2_2__DM1 EQU CYREG_PRT1_DM1
Cap2_2__DM2 EQU CYREG_PRT1_DM2
Cap2_2__DR EQU CYREG_PRT1_DR
Cap2_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Cap2_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Cap2_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cap2_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Cap2_2__MASK EQU 0x10
Cap2_2__PORT EQU 1
Cap2_2__PRT EQU CYREG_PRT1_PRT
Cap2_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cap2_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cap2_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cap2_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cap2_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cap2_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cap2_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cap2_2__PS EQU CYREG_PRT1_PS
Cap2_2__SHIFT EQU 4
Cap2_2__SLW EQU CYREG_PRT1_SLW

/* Cap2_3 */
Cap2_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Cap2_3__0__MASK EQU 0x20
Cap2_3__0__PC EQU CYREG_PRT1_PC5
Cap2_3__0__PORT EQU 1
Cap2_3__0__SHIFT EQU 5
Cap2_3__AG EQU CYREG_PRT1_AG
Cap2_3__AMUX EQU CYREG_PRT1_AMUX
Cap2_3__BIE EQU CYREG_PRT1_BIE
Cap2_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cap2_3__BYP EQU CYREG_PRT1_BYP
Cap2_3__CTL EQU CYREG_PRT1_CTL
Cap2_3__DM0 EQU CYREG_PRT1_DM0
Cap2_3__DM1 EQU CYREG_PRT1_DM1
Cap2_3__DM2 EQU CYREG_PRT1_DM2
Cap2_3__DR EQU CYREG_PRT1_DR
Cap2_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Cap2_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Cap2_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cap2_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Cap2_3__MASK EQU 0x20
Cap2_3__PORT EQU 1
Cap2_3__PRT EQU CYREG_PRT1_PRT
Cap2_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cap2_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cap2_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cap2_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cap2_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cap2_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cap2_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cap2_3__PS EQU CYREG_PRT1_PS
Cap2_3__SHIFT EQU 5
Cap2_3__SLW EQU CYREG_PRT1_SLW

/* Cap2_4 */
Cap2_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Cap2_4__0__MASK EQU 0x40
Cap2_4__0__PC EQU CYREG_PRT1_PC6
Cap2_4__0__PORT EQU 1
Cap2_4__0__SHIFT EQU 6
Cap2_4__AG EQU CYREG_PRT1_AG
Cap2_4__AMUX EQU CYREG_PRT1_AMUX
Cap2_4__BIE EQU CYREG_PRT1_BIE
Cap2_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cap2_4__BYP EQU CYREG_PRT1_BYP
Cap2_4__CTL EQU CYREG_PRT1_CTL
Cap2_4__DM0 EQU CYREG_PRT1_DM0
Cap2_4__DM1 EQU CYREG_PRT1_DM1
Cap2_4__DM2 EQU CYREG_PRT1_DM2
Cap2_4__DR EQU CYREG_PRT1_DR
Cap2_4__INP_DIS EQU CYREG_PRT1_INP_DIS
Cap2_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Cap2_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cap2_4__LCD_EN EQU CYREG_PRT1_LCD_EN
Cap2_4__MASK EQU 0x40
Cap2_4__PORT EQU 1
Cap2_4__PRT EQU CYREG_PRT1_PRT
Cap2_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cap2_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cap2_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cap2_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cap2_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cap2_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cap2_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cap2_4__PS EQU CYREG_PRT1_PS
Cap2_4__SHIFT EQU 6
Cap2_4__SLW EQU CYREG_PRT1_SLW

/* Men_IN */
Men_IN__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Men_IN__0__MASK EQU 0x08
Men_IN__0__PC EQU CYREG_PRT12_PC3
Men_IN__0__PORT EQU 12
Men_IN__0__SHIFT EQU 3
Men_IN__AG EQU CYREG_PRT12_AG
Men_IN__BIE EQU CYREG_PRT12_BIE
Men_IN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Men_IN__BYP EQU CYREG_PRT12_BYP
Men_IN__DM0 EQU CYREG_PRT12_DM0
Men_IN__DM1 EQU CYREG_PRT12_DM1
Men_IN__DM2 EQU CYREG_PRT12_DM2
Men_IN__DR EQU CYREG_PRT12_DR
Men_IN__INP_DIS EQU CYREG_PRT12_INP_DIS
Men_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Men_IN__MASK EQU 0x08
Men_IN__PORT EQU 12
Men_IN__PRT EQU CYREG_PRT12_PRT
Men_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Men_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Men_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Men_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Men_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Men_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Men_IN__PS EQU CYREG_PRT12_PS
Men_IN__SHIFT EQU 3
Men_IN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Men_IN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Men_IN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Men_IN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Men_IN__SLW EQU CYREG_PRT12_SLW

/* Op_CN3 */
Op_CN3_ABuf__CR EQU CYREG_OPAMP1_CR
Op_CN3_ABuf__MX EQU CYREG_OPAMP1_MX
Op_CN3_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Op_CN3_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Op_CN3_ABuf__PM_ACT_MSK EQU 0x02
Op_CN3_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Op_CN3_ABuf__PM_STBY_MSK EQU 0x02
Op_CN3_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Op_CN3_ABuf__SW EQU CYREG_OPAMP1_SW
Op_CN3_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Op_CN3_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x01
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x02
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x02

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x05
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x20
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x20

/* Out_LL1 */
Out_LL1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Out_LL1__0__MASK EQU 0x10
Out_LL1__0__PC EQU CYREG_PRT12_PC4
Out_LL1__0__PORT EQU 12
Out_LL1__0__SHIFT EQU 4
Out_LL1__AG EQU CYREG_PRT12_AG
Out_LL1__BIE EQU CYREG_PRT12_BIE
Out_LL1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_LL1__BYP EQU CYREG_PRT12_BYP
Out_LL1__DM0 EQU CYREG_PRT12_DM0
Out_LL1__DM1 EQU CYREG_PRT12_DM1
Out_LL1__DM2 EQU CYREG_PRT12_DM2
Out_LL1__DR EQU CYREG_PRT12_DR
Out_LL1__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_LL1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Out_LL1__MASK EQU 0x10
Out_LL1__PORT EQU 12
Out_LL1__PRT EQU CYREG_PRT12_PRT
Out_LL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_LL1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_LL1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_LL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_LL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_LL1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_LL1__PS EQU CYREG_PRT12_PS
Out_LL1__SHIFT EQU 4
Out_LL1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_LL1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_LL1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_LL1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_LL1__SLW EQU CYREG_PRT12_SLW

/* Out_LL2 */
Out_LL2__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Out_LL2__0__MASK EQU 0x20
Out_LL2__0__PC EQU CYREG_PRT12_PC5
Out_LL2__0__PORT EQU 12
Out_LL2__0__SHIFT EQU 5
Out_LL2__AG EQU CYREG_PRT12_AG
Out_LL2__BIE EQU CYREG_PRT12_BIE
Out_LL2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_LL2__BYP EQU CYREG_PRT12_BYP
Out_LL2__DM0 EQU CYREG_PRT12_DM0
Out_LL2__DM1 EQU CYREG_PRT12_DM1
Out_LL2__DM2 EQU CYREG_PRT12_DM2
Out_LL2__DR EQU CYREG_PRT12_DR
Out_LL2__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_LL2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Out_LL2__MASK EQU 0x20
Out_LL2__PORT EQU 12
Out_LL2__PRT EQU CYREG_PRT12_PRT
Out_LL2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_LL2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_LL2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_LL2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_LL2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_LL2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_LL2__PS EQU CYREG_PRT12_PS
Out_LL2__SHIFT EQU 5
Out_LL2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_LL2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_LL2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_LL2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_LL2__SLW EQU CYREG_PRT12_SLW

/* PGA_CH3 */
PGA_CH3_SC__BST EQU CYREG_SC1_BST
PGA_CH3_SC__CLK EQU CYREG_SC1_CLK
PGA_CH3_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_CH3_SC__CMPINV_MASK EQU 0x02
PGA_CH3_SC__CPTR EQU CYREG_SC_CPTR
PGA_CH3_SC__CPTR_MASK EQU 0x02
PGA_CH3_SC__CR0 EQU CYREG_SC1_CR0
PGA_CH3_SC__CR1 EQU CYREG_SC1_CR1
PGA_CH3_SC__CR2 EQU CYREG_SC1_CR2
PGA_CH3_SC__MSK EQU CYREG_SC_MSK
PGA_CH3_SC__MSK_MASK EQU 0x02
PGA_CH3_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_CH3_SC__PM_ACT_MSK EQU 0x02
PGA_CH3_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_CH3_SC__PM_STBY_MSK EQU 0x02
PGA_CH3_SC__SR EQU CYREG_SC_SR
PGA_CH3_SC__SR_MASK EQU 0x02
PGA_CH3_SC__SW0 EQU CYREG_SC1_SW0
PGA_CH3_SC__SW10 EQU CYREG_SC1_SW10
PGA_CH3_SC__SW2 EQU CYREG_SC1_SW2
PGA_CH3_SC__SW3 EQU CYREG_SC1_SW3
PGA_CH3_SC__SW4 EQU CYREG_SC1_SW4
PGA_CH3_SC__SW6 EQU CYREG_SC1_SW6
PGA_CH3_SC__SW7 EQU CYREG_SC1_SW7
PGA_CH3_SC__SW8 EQU CYREG_SC1_SW8
PGA_CH3_SC__WRK1 EQU CYREG_SC_WRK1
PGA_CH3_SC__WRK1_MASK EQU 0x02

/* PGA_HC2 */
PGA_HC2_SC__BST EQU CYREG_SC3_BST
PGA_HC2_SC__CLK EQU CYREG_SC3_CLK
PGA_HC2_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_HC2_SC__CMPINV_MASK EQU 0x08
PGA_HC2_SC__CPTR EQU CYREG_SC_CPTR
PGA_HC2_SC__CPTR_MASK EQU 0x08
PGA_HC2_SC__CR0 EQU CYREG_SC3_CR0
PGA_HC2_SC__CR1 EQU CYREG_SC3_CR1
PGA_HC2_SC__CR2 EQU CYREG_SC3_CR2
PGA_HC2_SC__MSK EQU CYREG_SC_MSK
PGA_HC2_SC__MSK_MASK EQU 0x08
PGA_HC2_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_HC2_SC__PM_ACT_MSK EQU 0x08
PGA_HC2_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_HC2_SC__PM_STBY_MSK EQU 0x08
PGA_HC2_SC__SR EQU CYREG_SC_SR
PGA_HC2_SC__SR_MASK EQU 0x08
PGA_HC2_SC__SW0 EQU CYREG_SC3_SW0
PGA_HC2_SC__SW10 EQU CYREG_SC3_SW10
PGA_HC2_SC__SW2 EQU CYREG_SC3_SW2
PGA_HC2_SC__SW3 EQU CYREG_SC3_SW3
PGA_HC2_SC__SW4 EQU CYREG_SC3_SW4
PGA_HC2_SC__SW6 EQU CYREG_SC3_SW6
PGA_HC2_SC__SW7 EQU CYREG_SC3_SW7
PGA_HC2_SC__SW8 EQU CYREG_SC3_SW8
PGA_HC2_SC__WRK1 EQU CYREG_SC_WRK1
PGA_HC2_SC__WRK1_MASK EQU 0x08

/* Sel_Gen */
Sel_Gen_Sync_ctrl_reg__0__MASK EQU 0x01
Sel_Gen_Sync_ctrl_reg__0__POS EQU 0
Sel_Gen_Sync_ctrl_reg__1__MASK EQU 0x02
Sel_Gen_Sync_ctrl_reg__1__POS EQU 1
Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Sel_Gen_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Sel_Gen_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Sel_Gen_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Sel_Gen_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Sel_Gen_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Sel_Gen_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Sel_Gen_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Sel_Gen_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Sel_Gen_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Sel_Gen_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Sel_Gen_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Sel_Gen_Sync_ctrl_reg__MASK EQU 0x03
Sel_Gen_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Sel_Gen_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Sel_Gen_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* USB_isr */
USB_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_isr__INTC_MASK EQU 0x200000
USB_isr__INTC_NUMBER EQU 21
USB_isr__INTC_PRIOR_NUM EQU 6
USB_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USB_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Vout_R1 */
Vout_R1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Vout_R1__0__MASK EQU 0x01
Vout_R1__0__PC EQU CYREG_PRT0_PC0
Vout_R1__0__PORT EQU 0
Vout_R1__0__SHIFT EQU 0
Vout_R1__AG EQU CYREG_PRT0_AG
Vout_R1__AMUX EQU CYREG_PRT0_AMUX
Vout_R1__BIE EQU CYREG_PRT0_BIE
Vout_R1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vout_R1__BYP EQU CYREG_PRT0_BYP
Vout_R1__CTL EQU CYREG_PRT0_CTL
Vout_R1__DM0 EQU CYREG_PRT0_DM0
Vout_R1__DM1 EQU CYREG_PRT0_DM1
Vout_R1__DM2 EQU CYREG_PRT0_DM2
Vout_R1__DR EQU CYREG_PRT0_DR
Vout_R1__INP_DIS EQU CYREG_PRT0_INP_DIS
Vout_R1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Vout_R1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vout_R1__LCD_EN EQU CYREG_PRT0_LCD_EN
Vout_R1__MASK EQU 0x01
Vout_R1__PORT EQU 0
Vout_R1__PRT EQU CYREG_PRT0_PRT
Vout_R1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vout_R1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vout_R1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vout_R1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vout_R1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vout_R1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vout_R1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vout_R1__PS EQU CYREG_PRT0_PS
Vout_R1__SHIFT EQU 0
Vout_R1__SLW EQU CYREG_PRT0_SLW
Vout_R1_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Vout_R1_1__0__MASK EQU 0x02
Vout_R1_1__0__PC EQU CYREG_PRT0_PC1
Vout_R1_1__0__PORT EQU 0
Vout_R1_1__0__SHIFT EQU 1
Vout_R1_1__AG EQU CYREG_PRT0_AG
Vout_R1_1__AMUX EQU CYREG_PRT0_AMUX
Vout_R1_1__BIE EQU CYREG_PRT0_BIE
Vout_R1_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vout_R1_1__BYP EQU CYREG_PRT0_BYP
Vout_R1_1__CTL EQU CYREG_PRT0_CTL
Vout_R1_1__DM0 EQU CYREG_PRT0_DM0
Vout_R1_1__DM1 EQU CYREG_PRT0_DM1
Vout_R1_1__DM2 EQU CYREG_PRT0_DM2
Vout_R1_1__DR EQU CYREG_PRT0_DR
Vout_R1_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Vout_R1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Vout_R1_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vout_R1_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Vout_R1_1__MASK EQU 0x02
Vout_R1_1__PORT EQU 0
Vout_R1_1__PRT EQU CYREG_PRT0_PRT
Vout_R1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vout_R1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vout_R1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vout_R1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vout_R1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vout_R1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vout_R1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vout_R1_1__PS EQU CYREG_PRT0_PS
Vout_R1_1__SHIFT EQU 1
Vout_R1_1__SLW EQU CYREG_PRT0_SLW

/* Channel1 */
Channel1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Channel1__0__MASK EQU 0x01
Channel1__0__PC EQU CYREG_PRT3_PC0
Channel1__0__PORT EQU 3
Channel1__0__SHIFT EQU 0
Channel1__AG EQU CYREG_PRT3_AG
Channel1__AMUX EQU CYREG_PRT3_AMUX
Channel1__BIE EQU CYREG_PRT3_BIE
Channel1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Channel1__BYP EQU CYREG_PRT3_BYP
Channel1__CTL EQU CYREG_PRT3_CTL
Channel1__DM0 EQU CYREG_PRT3_DM0
Channel1__DM1 EQU CYREG_PRT3_DM1
Channel1__DM2 EQU CYREG_PRT3_DM2
Channel1__DR EQU CYREG_PRT3_DR
Channel1__INP_DIS EQU CYREG_PRT3_INP_DIS
Channel1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Channel1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Channel1__LCD_EN EQU CYREG_PRT3_LCD_EN
Channel1__MASK EQU 0x01
Channel1__PORT EQU 3
Channel1__PRT EQU CYREG_PRT3_PRT
Channel1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Channel1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Channel1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Channel1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Channel1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Channel1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Channel1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Channel1__PS EQU CYREG_PRT3_PS
Channel1__SHIFT EQU 0
Channel1__SLW EQU CYREG_PRT3_SLW

/* Channel2 */
Channel2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Channel2__0__MASK EQU 0x02
Channel2__0__PC EQU CYREG_PRT3_PC1
Channel2__0__PORT EQU 3
Channel2__0__SHIFT EQU 1
Channel2__AG EQU CYREG_PRT3_AG
Channel2__AMUX EQU CYREG_PRT3_AMUX
Channel2__BIE EQU CYREG_PRT3_BIE
Channel2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Channel2__BYP EQU CYREG_PRT3_BYP
Channel2__CTL EQU CYREG_PRT3_CTL
Channel2__DM0 EQU CYREG_PRT3_DM0
Channel2__DM1 EQU CYREG_PRT3_DM1
Channel2__DM2 EQU CYREG_PRT3_DM2
Channel2__DR EQU CYREG_PRT3_DR
Channel2__INP_DIS EQU CYREG_PRT3_INP_DIS
Channel2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Channel2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Channel2__LCD_EN EQU CYREG_PRT3_LCD_EN
Channel2__MASK EQU 0x02
Channel2__PORT EQU 3
Channel2__PRT EQU CYREG_PRT3_PRT
Channel2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Channel2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Channel2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Channel2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Channel2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Channel2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Channel2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Channel2__PS EQU CYREG_PRT3_PS
Channel2__SHIFT EQU 1
Channel2__SLW EQU CYREG_PRT3_SLW

/* Channel3 */
Channel3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Channel3__0__MASK EQU 0x08
Channel3__0__PC EQU CYREG_PRT3_PC3
Channel3__0__PORT EQU 3
Channel3__0__SHIFT EQU 3
Channel3__AG EQU CYREG_PRT3_AG
Channel3__AMUX EQU CYREG_PRT3_AMUX
Channel3__BIE EQU CYREG_PRT3_BIE
Channel3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Channel3__BYP EQU CYREG_PRT3_BYP
Channel3__CTL EQU CYREG_PRT3_CTL
Channel3__DM0 EQU CYREG_PRT3_DM0
Channel3__DM1 EQU CYREG_PRT3_DM1
Channel3__DM2 EQU CYREG_PRT3_DM2
Channel3__DR EQU CYREG_PRT3_DR
Channel3__INP_DIS EQU CYREG_PRT3_INP_DIS
Channel3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Channel3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Channel3__LCD_EN EQU CYREG_PRT3_LCD_EN
Channel3__MASK EQU 0x08
Channel3__PORT EQU 3
Channel3__PRT EQU CYREG_PRT3_PRT
Channel3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Channel3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Channel3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Channel3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Channel3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Channel3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Channel3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Channel3__PS EQU CYREG_PRT3_PS
Channel3__SHIFT EQU 3
Channel3__SLW EQU CYREG_PRT3_SLW

/* Count7_1 */
Count7_1_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Count7_1_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Count7_1_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Count7_1_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Count7_1_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Count7_1_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Count7_1_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Count7_1_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Count7_1_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Count7_1_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Count7_1_Counter7__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Count7_1_Counter7__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Count7_1_Counter7__COUNT_REG EQU CYREG_B0_UDB04_CTL
Count7_1_Counter7__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Count7_1_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Count7_1_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Count7_1_Counter7__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* PowerOFF */
PowerOFF__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
PowerOFF__0__MASK EQU 0x80
PowerOFF__0__PC EQU CYREG_PRT12_PC7
PowerOFF__0__PORT EQU 12
PowerOFF__0__SHIFT EQU 7
PowerOFF__AG EQU CYREG_PRT12_AG
PowerOFF__BIE EQU CYREG_PRT12_BIE
PowerOFF__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PowerOFF__BYP EQU CYREG_PRT12_BYP
PowerOFF__DM0 EQU CYREG_PRT12_DM0
PowerOFF__DM1 EQU CYREG_PRT12_DM1
PowerOFF__DM2 EQU CYREG_PRT12_DM2
PowerOFF__DR EQU CYREG_PRT12_DR
PowerOFF__INP_DIS EQU CYREG_PRT12_INP_DIS
PowerOFF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PowerOFF__MASK EQU 0x80
PowerOFF__PORT EQU 12
PowerOFF__PRT EQU CYREG_PRT12_PRT
PowerOFF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PowerOFF__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PowerOFF__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PowerOFF__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PowerOFF__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PowerOFF__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PowerOFF__PS EQU CYREG_PRT12_PS
PowerOFF__SHIFT EQU 7
PowerOFF__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PowerOFF__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PowerOFF__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PowerOFF__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PowerOFF__SLW EQU CYREG_PRT12_SLW

/* Vout_Ch3 */
Vout_Ch3__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Vout_Ch3__0__MASK EQU 0x40
Vout_Ch3__0__PC EQU CYREG_PRT3_PC6
Vout_Ch3__0__PORT EQU 3
Vout_Ch3__0__SHIFT EQU 6
Vout_Ch3__AG EQU CYREG_PRT3_AG
Vout_Ch3__AMUX EQU CYREG_PRT3_AMUX
Vout_Ch3__BIE EQU CYREG_PRT3_BIE
Vout_Ch3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Vout_Ch3__BYP EQU CYREG_PRT3_BYP
Vout_Ch3__CTL EQU CYREG_PRT3_CTL
Vout_Ch3__DM0 EQU CYREG_PRT3_DM0
Vout_Ch3__DM1 EQU CYREG_PRT3_DM1
Vout_Ch3__DM2 EQU CYREG_PRT3_DM2
Vout_Ch3__DR EQU CYREG_PRT3_DR
Vout_Ch3__INP_DIS EQU CYREG_PRT3_INP_DIS
Vout_Ch3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Vout_Ch3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Vout_Ch3__LCD_EN EQU CYREG_PRT3_LCD_EN
Vout_Ch3__MASK EQU 0x40
Vout_Ch3__PORT EQU 3
Vout_Ch3__PRT EQU CYREG_PRT3_PRT
Vout_Ch3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Vout_Ch3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Vout_Ch3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Vout_Ch3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Vout_Ch3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Vout_Ch3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Vout_Ch3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Vout_Ch3__PS EQU CYREG_PRT3_PS
Vout_Ch3__SHIFT EQU 6
Vout_Ch3__SLW EQU CYREG_PRT3_SLW

/* ADC_SAR_1 */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* ButtonSW1 */
ButtonSW1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
ButtonSW1__0__MASK EQU 0x80
ButtonSW1__0__PC EQU CYREG_PRT1_PC7
ButtonSW1__0__PORT EQU 1
ButtonSW1__0__SHIFT EQU 7
ButtonSW1__AG EQU CYREG_PRT1_AG
ButtonSW1__AMUX EQU CYREG_PRT1_AMUX
ButtonSW1__BIE EQU CYREG_PRT1_BIE
ButtonSW1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ButtonSW1__BYP EQU CYREG_PRT1_BYP
ButtonSW1__CTL EQU CYREG_PRT1_CTL
ButtonSW1__DM0 EQU CYREG_PRT1_DM0
ButtonSW1__DM1 EQU CYREG_PRT1_DM1
ButtonSW1__DM2 EQU CYREG_PRT1_DM2
ButtonSW1__DR EQU CYREG_PRT1_DR
ButtonSW1__INP_DIS EQU CYREG_PRT1_INP_DIS
ButtonSW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ButtonSW1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ButtonSW1__LCD_EN EQU CYREG_PRT1_LCD_EN
ButtonSW1__MASK EQU 0x80
ButtonSW1__PORT EQU 1
ButtonSW1__PRT EQU CYREG_PRT1_PRT
ButtonSW1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ButtonSW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ButtonSW1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ButtonSW1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ButtonSW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ButtonSW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ButtonSW1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ButtonSW1__PS EQU CYREG_PRT1_PS
ButtonSW1__SHIFT EQU 7
ButtonSW1__SLW EQU CYREG_PRT1_SLW

/* GEN_OUT_P */
GEN_OUT_P__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
GEN_OUT_P__0__MASK EQU 0x20
GEN_OUT_P__0__PC EQU CYREG_PRT3_PC5
GEN_OUT_P__0__PORT EQU 3
GEN_OUT_P__0__SHIFT EQU 5
GEN_OUT_P__AG EQU CYREG_PRT3_AG
GEN_OUT_P__AMUX EQU CYREG_PRT3_AMUX
GEN_OUT_P__BIE EQU CYREG_PRT3_BIE
GEN_OUT_P__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GEN_OUT_P__BYP EQU CYREG_PRT3_BYP
GEN_OUT_P__CTL EQU CYREG_PRT3_CTL
GEN_OUT_P__DM0 EQU CYREG_PRT3_DM0
GEN_OUT_P__DM1 EQU CYREG_PRT3_DM1
GEN_OUT_P__DM2 EQU CYREG_PRT3_DM2
GEN_OUT_P__DR EQU CYREG_PRT3_DR
GEN_OUT_P__INP_DIS EQU CYREG_PRT3_INP_DIS
GEN_OUT_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
GEN_OUT_P__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GEN_OUT_P__LCD_EN EQU CYREG_PRT3_LCD_EN
GEN_OUT_P__MASK EQU 0x20
GEN_OUT_P__PORT EQU 3
GEN_OUT_P__PRT EQU CYREG_PRT3_PRT
GEN_OUT_P__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GEN_OUT_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GEN_OUT_P__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GEN_OUT_P__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GEN_OUT_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GEN_OUT_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GEN_OUT_P__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GEN_OUT_P__PS EQU CYREG_PRT3_PS
GEN_OUT_P__SHIFT EQU 5
GEN_OUT_P__SLW EQU CYREG_PRT3_SLW

/* RST_OUT_P */
RST_OUT_P__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
RST_OUT_P__0__MASK EQU 0x80
RST_OUT_P__0__PC EQU CYREG_PRT3_PC7
RST_OUT_P__0__PORT EQU 3
RST_OUT_P__0__SHIFT EQU 7
RST_OUT_P__AG EQU CYREG_PRT3_AG
RST_OUT_P__AMUX EQU CYREG_PRT3_AMUX
RST_OUT_P__BIE EQU CYREG_PRT3_BIE
RST_OUT_P__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RST_OUT_P__BYP EQU CYREG_PRT3_BYP
RST_OUT_P__CTL EQU CYREG_PRT3_CTL
RST_OUT_P__DM0 EQU CYREG_PRT3_DM0
RST_OUT_P__DM1 EQU CYREG_PRT3_DM1
RST_OUT_P__DM2 EQU CYREG_PRT3_DM2
RST_OUT_P__DR EQU CYREG_PRT3_DR
RST_OUT_P__INP_DIS EQU CYREG_PRT3_INP_DIS
RST_OUT_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RST_OUT_P__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RST_OUT_P__LCD_EN EQU CYREG_PRT3_LCD_EN
RST_OUT_P__MASK EQU 0x80
RST_OUT_P__PORT EQU 3
RST_OUT_P__PRT EQU CYREG_PRT3_PRT
RST_OUT_P__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RST_OUT_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RST_OUT_P__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RST_OUT_P__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RST_OUT_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RST_OUT_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RST_OUT_P__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RST_OUT_P__PS EQU CYREG_PRT3_PS
RST_OUT_P__SHIFT EQU 7
RST_OUT_P__SLW EQU CYREG_PRT3_SLW

/* USBUART_1 */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 6
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x02
USBUART_1_ep_1__INTC_NUMBER EQU 1
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x04
USBUART_1_ep_2__INTC_NUMBER EQU 2
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x08
USBUART_1_ep_3__INTC_NUMBER EQU 3
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_4__INTC_MASK EQU 0x10
USBUART_1_ep_4__INTC_NUMBER EQU 4
USBUART_1_ep_4__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x20
USBUART_1_sof_int__INTC_NUMBER EQU 5
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Keybord_IN */
Keybord_IN_sts_sts_reg__0__MASK EQU 0x01
Keybord_IN_sts_sts_reg__0__POS EQU 0
Keybord_IN_sts_sts_reg__1__MASK EQU 0x02
Keybord_IN_sts_sts_reg__1__POS EQU 1
Keybord_IN_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Keybord_IN_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Keybord_IN_sts_sts_reg__2__MASK EQU 0x04
Keybord_IN_sts_sts_reg__2__POS EQU 2
Keybord_IN_sts_sts_reg__MASK EQU 0x07
Keybord_IN_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
Keybord_IN_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Keybord_IN_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

/* ShiftReg_5 */
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB11_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB11_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB11_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB11_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB11_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB11_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB12_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB12_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB12_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB12_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB12_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB12_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB13_A0
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB13_A1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB13_D0
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB13_D1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB13_F0
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB13_F1
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ShiftReg_5_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ShiftReg_5_bSR_StsReg__0__MASK EQU 0x01
ShiftReg_5_bSR_StsReg__0__POS EQU 0
ShiftReg_5_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
ShiftReg_5_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
ShiftReg_5_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_5_bSR_StsReg__3__POS EQU 3
ShiftReg_5_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_5_bSR_StsReg__4__POS EQU 4
ShiftReg_5_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_5_bSR_StsReg__5__POS EQU 5
ShiftReg_5_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_5_bSR_StsReg__6__POS EQU 6
ShiftReg_5_bSR_StsReg__MASK EQU 0x79
ShiftReg_5_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
ShiftReg_5_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ShiftReg_5_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ShiftReg_5_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
ShiftReg_5_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
ShiftReg_5_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
ShiftReg_5_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
ShiftReg_5_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_5_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_5_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ShiftReg_5_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

/* ShiftReg_6 */
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB07_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB07_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB07_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB07_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB07_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB07_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB08_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB08_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB08_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB08_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB08_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB08_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB09_A0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB09_A1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB09_D0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB09_D1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB09_F0
ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB09_F1
ShiftReg_6_bSR_StsReg__0__MASK EQU 0x01
ShiftReg_6_bSR_StsReg__0__POS EQU 0
ShiftReg_6_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ShiftReg_6_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
ShiftReg_6_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_6_bSR_StsReg__3__POS EQU 3
ShiftReg_6_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_6_bSR_StsReg__4__POS EQU 4
ShiftReg_6_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_6_bSR_StsReg__5__POS EQU 5
ShiftReg_6_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_6_bSR_StsReg__6__POS EQU 6
ShiftReg_6_bSR_StsReg__MASK EQU 0x79
ShiftReg_6_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
ShiftReg_6_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ShiftReg_6_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
ShiftReg_6_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_6_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_6_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ShiftReg_6_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

/* ShiftReg_7 */
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB04_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB04_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB04_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB04_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB04_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB04_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB05_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB05_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB05_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB05_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB05_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB05_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB06_A0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB06_A1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB06_D0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB06_D1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB06_F0
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB06_F1
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
ShiftReg_7_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
ShiftReg_7_bSR_StsReg__0__MASK EQU 0x01
ShiftReg_7_bSR_StsReg__0__POS EQU 0
ShiftReg_7_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
ShiftReg_7_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
ShiftReg_7_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_7_bSR_StsReg__3__POS EQU 3
ShiftReg_7_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_7_bSR_StsReg__4__POS EQU 4
ShiftReg_7_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_7_bSR_StsReg__5__POS EQU 5
ShiftReg_7_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_7_bSR_StsReg__6__POS EQU 6
ShiftReg_7_bSR_StsReg__MASK EQU 0x79
ShiftReg_7_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
ShiftReg_7_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
ShiftReg_7_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
ShiftReg_7_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
ShiftReg_7_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
ShiftReg_7_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
ShiftReg_7_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
ShiftReg_7_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_7_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB04_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_7_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ShiftReg_7_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* ShiftReg_8 */
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB04_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB04_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB04_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB04_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB04_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB04_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB05_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB05_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB05_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB05_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB05_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB05_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB06_A0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB06_A1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB06_D0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB06_D1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB06_F0
ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB06_F1
ShiftReg_8_bSR_StsReg__0__MASK EQU 0x01
ShiftReg_8_bSR_StsReg__0__POS EQU 0
ShiftReg_8_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ShiftReg_8_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ShiftReg_8_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_8_bSR_StsReg__3__POS EQU 3
ShiftReg_8_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_8_bSR_StsReg__4__POS EQU 4
ShiftReg_8_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_8_bSR_StsReg__5__POS EQU 5
ShiftReg_8_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_8_bSR_StsReg__6__POS EQU 6
ShiftReg_8_bSR_StsReg__MASK EQU 0x79
ShiftReg_8_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
ShiftReg_8_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ShiftReg_8_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
ShiftReg_8_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_8_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_8_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ShiftReg_8_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* pmon_clock */
pmon_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
pmon_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
pmon_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
pmon_clock__CFG2_SRC_SEL_MASK EQU 0x07
pmon_clock__INDEX EQU 0x04
pmon_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
pmon_clock__PM_ACT_MSK EQU 0x10
pmon_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
pmon_clock__PM_STBY_MSK EQU 0x10

/* EN_Channel1 */
EN_Channel1_Sync_ctrl_reg__0__MASK EQU 0x01
EN_Channel1_Sync_ctrl_reg__0__POS EQU 0
EN_Channel1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
EN_Channel1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
EN_Channel1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
EN_Channel1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
EN_Channel1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
EN_Channel1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
EN_Channel1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
EN_Channel1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
EN_Channel1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
EN_Channel1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
EN_Channel1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
EN_Channel1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
EN_Channel1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
EN_Channel1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
EN_Channel1_Sync_ctrl_reg__MASK EQU 0x01
EN_Channel1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
EN_Channel1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
EN_Channel1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* EN_Channel2 */
EN_Channel2_Sync_ctrl_reg__0__MASK EQU 0x01
EN_Channel2_Sync_ctrl_reg__0__POS EQU 0
EN_Channel2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
EN_Channel2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
EN_Channel2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
EN_Channel2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
EN_Channel2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
EN_Channel2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
EN_Channel2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
EN_Channel2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
EN_Channel2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
EN_Channel2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
EN_Channel2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
EN_Channel2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
EN_Channel2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
EN_Channel2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
EN_Channel2_Sync_ctrl_reg__MASK EQU 0x01
EN_Channel2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
EN_Channel2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
EN_Channel2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* EN_Channel3 */
EN_Channel3_Sync_ctrl_reg__0__MASK EQU 0x01
EN_Channel3_Sync_ctrl_reg__0__POS EQU 0
EN_Channel3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
EN_Channel3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
EN_Channel3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
EN_Channel3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
EN_Channel3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
EN_Channel3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
EN_Channel3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
EN_Channel3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
EN_Channel3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
EN_Channel3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
EN_Channel3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
EN_Channel3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
EN_Channel3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
EN_Channel3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
EN_Channel3_Sync_ctrl_reg__MASK EQU 0x01
EN_Channel3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
EN_Channel3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
EN_Channel3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* Keybord_OUT */
Keybord_OUT_Sync_ctrl_reg__0__MASK EQU 0x01
Keybord_OUT_Sync_ctrl_reg__0__POS EQU 0
Keybord_OUT_Sync_ctrl_reg__1__MASK EQU 0x02
Keybord_OUT_Sync_ctrl_reg__1__POS EQU 1
Keybord_OUT_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Keybord_OUT_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Keybord_OUT_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Keybord_OUT_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Keybord_OUT_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Keybord_OUT_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Keybord_OUT_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Keybord_OUT_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Keybord_OUT_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Keybord_OUT_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Keybord_OUT_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Keybord_OUT_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Keybord_OUT_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Keybord_OUT_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Keybord_OUT_Sync_ctrl_reg__MASK EQU 0x03
Keybord_OUT_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Keybord_OUT_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Keybord_OUT_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* Opamp_Channel2 */
Opamp_Channel2_ABuf__CR EQU CYREG_OPAMP0_CR
Opamp_Channel2_ABuf__MX EQU CYREG_OPAMP0_MX
Opamp_Channel2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_Channel2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_Channel2_ABuf__PM_ACT_MSK EQU 0x01
Opamp_Channel2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_Channel2_ABuf__PM_STBY_MSK EQU 0x01
Opamp_Channel2_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Opamp_Channel2_ABuf__SW EQU CYREG_OPAMP0_SW
Opamp_Channel2_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Opamp_Channel2_ABuf__TR1 EQU CYREG_OPAMP0_TR1

/* PowerMonitor_1 */
PowerMonitor_1_ADC_DEC__COHER EQU CYREG_DEC_COHER
PowerMonitor_1_ADC_DEC__CR EQU CYREG_DEC_CR
PowerMonitor_1_ADC_DEC__DR1 EQU CYREG_DEC_DR1
PowerMonitor_1_ADC_DEC__DR2 EQU CYREG_DEC_DR2
PowerMonitor_1_ADC_DEC__DR2H EQU CYREG_DEC_DR2H
PowerMonitor_1_ADC_DEC__GCOR EQU CYREG_DEC_GCOR
PowerMonitor_1_ADC_DEC__GCORH EQU CYREG_DEC_GCORH
PowerMonitor_1_ADC_DEC__GVAL EQU CYREG_DEC_GVAL
PowerMonitor_1_ADC_DEC__OCOR EQU CYREG_DEC_OCOR
PowerMonitor_1_ADC_DEC__OCORH EQU CYREG_DEC_OCORH
PowerMonitor_1_ADC_DEC__OCORM EQU CYREG_DEC_OCORM
PowerMonitor_1_ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
PowerMonitor_1_ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
PowerMonitor_1_ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
PowerMonitor_1_ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
PowerMonitor_1_ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
PowerMonitor_1_ADC_DEC__PM_ACT_MSK EQU 0x01
PowerMonitor_1_ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
PowerMonitor_1_ADC_DEC__PM_STBY_MSK EQU 0x01
PowerMonitor_1_ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
PowerMonitor_1_ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
PowerMonitor_1_ADC_DEC__SR EQU CYREG_DEC_SR
PowerMonitor_1_ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
PowerMonitor_1_ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
PowerMonitor_1_ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
PowerMonitor_1_ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
PowerMonitor_1_ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
PowerMonitor_1_ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
PowerMonitor_1_ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
PowerMonitor_1_ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
PowerMonitor_1_ADC_DSM4__BUF0 EQU CYREG_DSM0_BUF0
PowerMonitor_1_ADC_DSM4__BUF1 EQU CYREG_DSM0_BUF1
PowerMonitor_1_ADC_DSM4__BUF2 EQU CYREG_DSM0_BUF2
PowerMonitor_1_ADC_DSM4__BUF3 EQU CYREG_DSM0_BUF3
PowerMonitor_1_ADC_DSM4__CLK EQU CYREG_DSM0_CLK
PowerMonitor_1_ADC_DSM4__CR0 EQU CYREG_DSM0_CR0
PowerMonitor_1_ADC_DSM4__CR1 EQU CYREG_DSM0_CR1
PowerMonitor_1_ADC_DSM4__CR10 EQU CYREG_DSM0_CR10
PowerMonitor_1_ADC_DSM4__CR11 EQU CYREG_DSM0_CR11
PowerMonitor_1_ADC_DSM4__CR12 EQU CYREG_DSM0_CR12
PowerMonitor_1_ADC_DSM4__CR13 EQU CYREG_DSM0_CR13
PowerMonitor_1_ADC_DSM4__CR14 EQU CYREG_DSM0_CR14
PowerMonitor_1_ADC_DSM4__CR15 EQU CYREG_DSM0_CR15
PowerMonitor_1_ADC_DSM4__CR16 EQU CYREG_DSM0_CR16
PowerMonitor_1_ADC_DSM4__CR17 EQU CYREG_DSM0_CR17
PowerMonitor_1_ADC_DSM4__CR2 EQU CYREG_DSM0_CR2
PowerMonitor_1_ADC_DSM4__CR3 EQU CYREG_DSM0_CR3
PowerMonitor_1_ADC_DSM4__CR4 EQU CYREG_DSM0_CR4
PowerMonitor_1_ADC_DSM4__CR5 EQU CYREG_DSM0_CR5
PowerMonitor_1_ADC_DSM4__CR6 EQU CYREG_DSM0_CR6
PowerMonitor_1_ADC_DSM4__CR7 EQU CYREG_DSM0_CR7
PowerMonitor_1_ADC_DSM4__CR8 EQU CYREG_DSM0_CR8
PowerMonitor_1_ADC_DSM4__CR9 EQU CYREG_DSM0_CR9
PowerMonitor_1_ADC_DSM4__DEM0 EQU CYREG_DSM0_DEM0
PowerMonitor_1_ADC_DSM4__DEM1 EQU CYREG_DSM0_DEM1
PowerMonitor_1_ADC_DSM4__MISC EQU CYREG_DSM0_MISC
PowerMonitor_1_ADC_DSM4__OUT0 EQU CYREG_DSM0_OUT0
PowerMonitor_1_ADC_DSM4__OUT1 EQU CYREG_DSM0_OUT1
PowerMonitor_1_ADC_DSM4__REF0 EQU CYREG_DSM0_REF0
PowerMonitor_1_ADC_DSM4__REF1 EQU CYREG_DSM0_REF1
PowerMonitor_1_ADC_DSM4__REF2 EQU CYREG_DSM0_REF2
PowerMonitor_1_ADC_DSM4__REF3 EQU CYREG_DSM0_REF3
PowerMonitor_1_ADC_DSM4__RSVD1 EQU CYREG_DSM0_RSVD1
PowerMonitor_1_ADC_DSM4__SW0 EQU CYREG_DSM0_SW0
PowerMonitor_1_ADC_DSM4__SW2 EQU CYREG_DSM0_SW2
PowerMonitor_1_ADC_DSM4__SW3 EQU CYREG_DSM0_SW3
PowerMonitor_1_ADC_DSM4__SW4 EQU CYREG_DSM0_SW4
PowerMonitor_1_ADC_DSM4__SW6 EQU CYREG_DSM0_SW6
PowerMonitor_1_ADC_DSM4__TR0 EQU CYREG_NPUMP_DSM_TR0
PowerMonitor_1_ADC_DSM4__TST0 EQU CYREG_DSM0_TST0
PowerMonitor_1_ADC_DSM4__TST1 EQU CYREG_DSM0_TST1
PowerMonitor_1_ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
PowerMonitor_1_ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
PowerMonitor_1_ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
PowerMonitor_1_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
PowerMonitor_1_ADC_Ext_CP_Clk__INDEX EQU 0x03
PowerMonitor_1_ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PowerMonitor_1_ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x08
PowerMonitor_1_ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PowerMonitor_1_ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x08
PowerMonitor_1_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PowerMonitor_1_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PowerMonitor_1_ADC_IRQ__INTC_MASK EQU 0x20000000
PowerMonitor_1_ADC_IRQ__INTC_NUMBER EQU 29
PowerMonitor_1_ADC_IRQ__INTC_PRIOR_NUM EQU 7
PowerMonitor_1_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
PowerMonitor_1_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PowerMonitor_1_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
PowerMonitor_1_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
PowerMonitor_1_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
PowerMonitor_1_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
PowerMonitor_1_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
PowerMonitor_1_ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
PowerMonitor_1_ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
PowerMonitor_1_ADC_theACLK__INDEX EQU 0x01
PowerMonitor_1_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
PowerMonitor_1_ADC_theACLK__PM_ACT_MSK EQU 0x02
PowerMonitor_1_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
PowerMonitor_1_ADC_theACLK__PM_STBY_MSK EQU 0x02
PowerMonitor_1_B_PowerMonitor_Sync_PM_1_8_Ctrl1__REMOVED EQU 1
PowerMonitor_1_B_PowerMonitor_SyncCtl_ctrlreg1__REMOVED EQU 1
PowerMonitor_1_PGA_SC__BST EQU CYREG_SC0_BST
PowerMonitor_1_PGA_SC__CLK EQU CYREG_SC0_CLK
PowerMonitor_1_PGA_SC__CMPINV EQU CYREG_SC_CMPINV
PowerMonitor_1_PGA_SC__CMPINV_MASK EQU 0x01
PowerMonitor_1_PGA_SC__CPTR EQU CYREG_SC_CPTR
PowerMonitor_1_PGA_SC__CPTR_MASK EQU 0x01
PowerMonitor_1_PGA_SC__CR0 EQU CYREG_SC0_CR0
PowerMonitor_1_PGA_SC__CR1 EQU CYREG_SC0_CR1
PowerMonitor_1_PGA_SC__CR2 EQU CYREG_SC0_CR2
PowerMonitor_1_PGA_SC__MSK EQU CYREG_SC_MSK
PowerMonitor_1_PGA_SC__MSK_MASK EQU 0x01
PowerMonitor_1_PGA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PowerMonitor_1_PGA_SC__PM_ACT_MSK EQU 0x01
PowerMonitor_1_PGA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PowerMonitor_1_PGA_SC__PM_STBY_MSK EQU 0x01
PowerMonitor_1_PGA_SC__SR EQU CYREG_SC_SR
PowerMonitor_1_PGA_SC__SR_MASK EQU 0x01
PowerMonitor_1_PGA_SC__SW0 EQU CYREG_SC0_SW0
PowerMonitor_1_PGA_SC__SW10 EQU CYREG_SC0_SW10
PowerMonitor_1_PGA_SC__SW2 EQU CYREG_SC0_SW2
PowerMonitor_1_PGA_SC__SW3 EQU CYREG_SC0_SW3
PowerMonitor_1_PGA_SC__SW4 EQU CYREG_SC0_SW4
PowerMonitor_1_PGA_SC__SW6 EQU CYREG_SC0_SW6
PowerMonitor_1_PGA_SC__SW7 EQU CYREG_SC0_SW7
PowerMonitor_1_PGA_SC__SW8 EQU CYREG_SC0_SW8
PowerMonitor_1_PGA_SC__WRK1 EQU CYREG_SC_WRK1
PowerMonitor_1_PGA_SC__WRK1_MASK EQU 0x01

/* Opamp_Channel1_1 */
Opamp_Channel1_1_ABuf__CR EQU CYREG_OPAMP2_CR
Opamp_Channel1_1_ABuf__MX EQU CYREG_OPAMP2_MX
Opamp_Channel1_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_Channel1_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_Channel1_1_ABuf__PM_ACT_MSK EQU 0x04
Opamp_Channel1_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_Channel1_1_ABuf__PM_STBY_MSK EQU 0x04
Opamp_Channel1_1_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Opamp_Channel1_1_ABuf__SW EQU CYREG_OPAMP2_SW
Opamp_Channel1_1_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Opamp_Channel1_1_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
