<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: R600MachineScheduler.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">R600MachineScheduler.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>R600 Machine Scheduler interface.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Pass_8h_source.html">llvm/Pass.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="PassManager_8h_source.html">llvm/PassManager.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for R600MachineScheduler.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="R600MachineScheduler_8cpp__incl.png" border="0" usemap="#R600MachineScheduler_8cpp" alt=""/></div>
<map name="R600MachineScheduler_8cpp" id="R600MachineScheduler_8cpp">
<area shape="rect" id="node2" href="R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="1006,80,1189,107"/><area shape="rect" id="node24" href="raw__ostream_8h.html" title="llvm/Support/raw_ostream.h" alt="" coords="2048,229,2251,256"/><area shape="rect" id="node29" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="2843,80,2999,107"/><area shape="rect" id="node33" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="2800,311,2893,338"/><area shape="rect" id="node45" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="1588,304,1807,345"/><area shape="rect" id="node49" href="PassManager_8h.html" title="llvm/PassManager.h" alt="" coords="2311,80,2459,107"/><area shape="rect" id="node3" href="R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="1039,155,1156,181"/><area shape="rect" id="node16" href="PriorityQueue_8h.html" title="llvm/ADT/PriorityQueue.h" alt="" coords="105,155,285,181"/><area shape="rect" id="node18" href="MachineScheduler_8h.html" title="llvm/CodeGen/MachineScheduler.h" alt="" coords="369,229,612,256"/><area shape="rect" id="node23" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="1910,155,2071,181"/><area shape="rect" id="node4" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="1182,229,1325,256"/><area shape="rect" id="node14" href="R600Defines_8h.html" title="R600Defines.h" alt="" coords="992,229,1107,256"/><area shape="rect" id="node15" href="R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="827,229,967,256"/><area shape="rect" id="node5" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="898,311,1065,338"/><area shape="rect" id="node10" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="1367,311,1564,338"/><area shape="rect" id="node6" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="839,401,990,427"/><area shape="rect" id="node9" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="630,393,815,435"/><area shape="rect" id="node7" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1525,483,1699,509"/><area shape="rect" id="node11" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="1495,401,1729,427"/><area shape="rect" id="node19" href="MachinePassRegistry_8h.html" title="llvm/CodeGen/MachinePass\lRegistry.h" alt="" coords="43,304,240,345"/><area shape="rect" id="node20" href="RegisterPressure_8h.html" title="llvm/CodeGen/RegisterPressure.h" alt="" coords="640,311,875,338"/><area shape="rect" id="node21" href="ScheduleDAGInstrs_8h.html" title="llvm/CodeGen/ScheduleDAGInstrs.h" alt="" coords="365,311,616,338"/><area shape="rect" id="node25" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="2803,483,2954,509"/><area shape="rect" id="node30" href="AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="3099,155,3191,181"/><area shape="rect" id="node37" href="AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="2326,311,2514,338"/><area shape="rect" id="node39" href="AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="3215,155,3379,181"/><area shape="rect" id="node40" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="3403,155,3549,181"/><area shape="rect" id="node41" href="StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="2851,229,3023,256"/><area shape="rect" id="node42" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="2674,229,2827,256"/><area shape="rect" id="node43" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="1949,393,2147,435"/><area shape="rect" id="node31" href="TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="3233,483,3439,509"/><area shape="rect" id="node32" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="3098,229,3297,256"/><area shape="rect" id="node34" href="PassSupport_8h.html" title="llvm/PassSupport.h" alt="" coords="2589,401,2733,427"/><area shape="rect" id="node36" href="PassAnalysisSupport_8h.html" title="llvm/PassAnalysisSupport.h" alt="" coords="2758,401,2954,427"/><area shape="rect" id="node38" href="TargetFrameLowering_8h.html" title="llvm/Target/TargetFrameLowering.h" alt="" coords="2272,401,2515,427"/><area shape="rect" id="node46" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="1753,401,1924,427"/><area shape="rect" id="node47" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="1014,401,1199,427"/><area shape="rect" id="node48" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="1223,393,1419,435"/><area shape="rect" id="node50" href="LegacyPassManager_8h.html" title="llvm/IR/LegacyPassManager.h" alt="" coords="2385,155,2593,181"/></map>
</div>
</div>
<p><a href="R600MachineScheduler_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;misched&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2f6f6af2f9b25d2bd1d436e3cba97a57"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineScheduler_8cpp.html#a2f6f6af2f9b25d2bd1d436e3cba97a57">getWFCountLimitedByGPR</a> (<a class="el" href="classunsigned.html">unsigned</a> GPRCount)</td></tr>
<tr class="separator:a2f6f6af2f9b25d2bd1d436e3cba97a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a05e9e7b987965c35b08b2a864502f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineScheduler_8cpp.html#a36a05e9e7b987965c35b08b2a864502f">isPhysicalRegCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:a36a05e9e7b987965c35b08b2a864502f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>R600 Machine Scheduler interface. </p>

<p>Definition in file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;misched&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00024">24</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a2f6f6af2f9b25d2bd1d436e3cba97a57"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getWFCountLimitedByGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>GPRCount</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00053">53</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>.</p>

<p>Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00058">llvm::R600SchedStrategy::pickNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a36a05e9e7b987965c35b08b2a864502f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPhysicalRegCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00186">186</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00197">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:53 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
