command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4225309	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_mfc0_1.c								
ANR	4225310	Function	gen_mfc0	1:0:0:21620							
ANR	4225311	FunctionDef	"gen_mfc0 (DisasContext * ctx , TCGv arg , int reg , int sel)"		4225310	0					
ANR	4225312	CompoundStatement		3:0:69:21620	4225310	0					
ANR	4225313	IdentifierDeclStatement	"const char * rn = ""invalid"" ;"	5:4:76:102	4225310	0	True				
ANR	4225314	IdentifierDecl	"* rn = ""invalid"""		4225310	0					
ANR	4225315	IdentifierDeclType	const char *		4225310	0					
ANR	4225316	Identifier	rn		4225310	1					
ANR	4225317	AssignmentExpression	"* rn = ""invalid"""		4225310	2		=			
ANR	4225318	Identifier	rn		4225310	0					
ANR	4225319	PrimaryExpression	"""invalid"""		4225310	1					
ANR	4225320	IfStatement	if ( sel != 0 )		4225310	1					
ANR	4225321	Condition	sel != 0	9:8:115:122	4225310	0	True				
ANR	4225322	EqualityExpression	sel != 0		4225310	0		!=			
ANR	4225323	Identifier	sel		4225310	0					
ANR	4225324	PrimaryExpression	0		4225310	1					
ANR	4225325	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32 )"	11:8:134:161	4225310	1	True				
ANR	4225326	CallExpression	"check_insn ( ctx , ISA_MIPS32 )"		4225310	0					
ANR	4225327	Callee	check_insn		4225310	0					
ANR	4225328	Identifier	check_insn		4225310	0					
ANR	4225329	ArgumentList	ctx		4225310	1					
ANR	4225330	Argument	ctx		4225310	0					
ANR	4225331	Identifier	ctx		4225310	0					
ANR	4225332	Argument	ISA_MIPS32		4225310	1					
ANR	4225333	Identifier	ISA_MIPS32		4225310	0					
ANR	4225334	SwitchStatement	switch ( reg )		4225310	2					
ANR	4225335	Condition	reg	15:12:178:180	4225310	0	True				
ANR	4225336	Identifier	reg		4225310	0					
ANR	4225337	CompoundStatement		13:17:113:113	4225310	1					
ANR	4225338	Label	case 0 :	17:4:190:196	4225310	0	True				
ANR	4225339	SwitchStatement	switch ( sel )		4225310	1					
ANR	4225340	Condition	sel	19:16:215:217	4225310	0	True				
ANR	4225341	Identifier	sel		4225310	0					
ANR	4225342	CompoundStatement		17:21:150:150	4225310	1					
ANR	4225343	Label	case 0 :	21:8:231:237	4225310	0	True				
ANR	4225344	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Index ) )"	23:12:252:307	4225310	1	True				
ANR	4225345	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Index ) )"		4225310	0					
ANR	4225346	Callee	gen_mfc0_load32		4225310	0					
ANR	4225347	Identifier	gen_mfc0_load32		4225310	0					
ANR	4225348	ArgumentList	arg		4225310	1					
ANR	4225349	Argument	arg		4225310	0					
ANR	4225350	Identifier	arg		4225310	0					
ANR	4225351	Argument	"offsetof ( CPUMIPSState , CP0_Index )"		4225310	1					
ANR	4225352	CallExpression	"offsetof ( CPUMIPSState , CP0_Index )"		4225310	0					
ANR	4225353	Callee	offsetof		4225310	0					
ANR	4225354	Identifier	offsetof		4225310	0					
ANR	4225355	ArgumentList	CPUMIPSState		4225310	1					
ANR	4225356	Argument	CPUMIPSState		4225310	0					
ANR	4225357	Identifier	CPUMIPSState		4225310	0					
ANR	4225358	Argument	CP0_Index		4225310	1					
ANR	4225359	Identifier	CP0_Index		4225310	0					
ANR	4225360	ExpressionStatement	"rn = ""Index"""	25:12:322:334	4225310	2	True				
ANR	4225361	AssignmentExpression	"rn = ""Index"""		4225310	0		=			
ANR	4225362	Identifier	rn		4225310	0					
ANR	4225363	PrimaryExpression	"""Index"""		4225310	1					
ANR	4225364	BreakStatement	break ;	27:12:349:354	4225310	3	True				
ANR	4225365	Label	case 1 :	29:8:365:371	4225310	4	True				
ANR	4225366	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	31:12:386:421	4225310	5	True				
ANR	4225367	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225368	Callee	CP0_CHECK		4225310	0					
ANR	4225369	Identifier	CP0_CHECK		4225310	0					
ANR	4225370	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225371	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225372	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225373	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225374	Identifier	ctx		4225310	0					
ANR	4225375	Identifier	insn_flags		4225310	1					
ANR	4225376	Identifier	ASE_MT		4225310	1					
ANR	4225377	ExpressionStatement	"gen_helper_mfc0_mvpcontrol ( arg , cpu_env )"	33:12:436:476	4225310	6	True				
ANR	4225378	CallExpression	"gen_helper_mfc0_mvpcontrol ( arg , cpu_env )"		4225310	0					
ANR	4225379	Callee	gen_helper_mfc0_mvpcontrol		4225310	0					
ANR	4225380	Identifier	gen_helper_mfc0_mvpcontrol		4225310	0					
ANR	4225381	ArgumentList	arg		4225310	1					
ANR	4225382	Argument	arg		4225310	0					
ANR	4225383	Identifier	arg		4225310	0					
ANR	4225384	Argument	cpu_env		4225310	1					
ANR	4225385	Identifier	cpu_env		4225310	0					
ANR	4225386	ExpressionStatement	"rn = ""MVPControl"""	35:12:491:508	4225310	7	True				
ANR	4225387	AssignmentExpression	"rn = ""MVPControl"""		4225310	0		=			
ANR	4225388	Identifier	rn		4225310	0					
ANR	4225389	PrimaryExpression	"""MVPControl"""		4225310	1					
ANR	4225390	BreakStatement	break ;	37:12:523:528	4225310	8	True				
ANR	4225391	Label	case 2 :	39:8:539:545	4225310	9	True				
ANR	4225392	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	41:12:560:595	4225310	10	True				
ANR	4225393	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225394	Callee	CP0_CHECK		4225310	0					
ANR	4225395	Identifier	CP0_CHECK		4225310	0					
ANR	4225396	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225397	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225398	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225399	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225400	Identifier	ctx		4225310	0					
ANR	4225401	Identifier	insn_flags		4225310	1					
ANR	4225402	Identifier	ASE_MT		4225310	1					
ANR	4225403	ExpressionStatement	"gen_helper_mfc0_mvpconf0 ( arg , cpu_env )"	43:12:610:648	4225310	11	True				
ANR	4225404	CallExpression	"gen_helper_mfc0_mvpconf0 ( arg , cpu_env )"		4225310	0					
ANR	4225405	Callee	gen_helper_mfc0_mvpconf0		4225310	0					
ANR	4225406	Identifier	gen_helper_mfc0_mvpconf0		4225310	0					
ANR	4225407	ArgumentList	arg		4225310	1					
ANR	4225408	Argument	arg		4225310	0					
ANR	4225409	Identifier	arg		4225310	0					
ANR	4225410	Argument	cpu_env		4225310	1					
ANR	4225411	Identifier	cpu_env		4225310	0					
ANR	4225412	ExpressionStatement	"rn = ""MVPConf0"""	45:12:663:678	4225310	12	True				
ANR	4225413	AssignmentExpression	"rn = ""MVPConf0"""		4225310	0		=			
ANR	4225414	Identifier	rn		4225310	0					
ANR	4225415	PrimaryExpression	"""MVPConf0"""		4225310	1					
ANR	4225416	BreakStatement	break ;	47:12:693:698	4225310	13	True				
ANR	4225417	Label	case 3 :	49:8:709:715	4225310	14	True				
ANR	4225418	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	51:12:730:765	4225310	15	True				
ANR	4225419	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225420	Callee	CP0_CHECK		4225310	0					
ANR	4225421	Identifier	CP0_CHECK		4225310	0					
ANR	4225422	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225423	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225424	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225425	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225426	Identifier	ctx		4225310	0					
ANR	4225427	Identifier	insn_flags		4225310	1					
ANR	4225428	Identifier	ASE_MT		4225310	1					
ANR	4225429	ExpressionStatement	"gen_helper_mfc0_mvpconf1 ( arg , cpu_env )"	53:12:780:818	4225310	16	True				
ANR	4225430	CallExpression	"gen_helper_mfc0_mvpconf1 ( arg , cpu_env )"		4225310	0					
ANR	4225431	Callee	gen_helper_mfc0_mvpconf1		4225310	0					
ANR	4225432	Identifier	gen_helper_mfc0_mvpconf1		4225310	0					
ANR	4225433	ArgumentList	arg		4225310	1					
ANR	4225434	Argument	arg		4225310	0					
ANR	4225435	Identifier	arg		4225310	0					
ANR	4225436	Argument	cpu_env		4225310	1					
ANR	4225437	Identifier	cpu_env		4225310	0					
ANR	4225438	ExpressionStatement	"rn = ""MVPConf1"""	55:12:833:848	4225310	17	True				
ANR	4225439	AssignmentExpression	"rn = ""MVPConf1"""		4225310	0		=			
ANR	4225440	Identifier	rn		4225310	0					
ANR	4225441	PrimaryExpression	"""MVPConf1"""		4225310	1					
ANR	4225442	BreakStatement	break ;	57:12:863:868	4225310	18	True				
ANR	4225443	Label	case 4 :	59:8:879:885	4225310	19	True				
ANR	4225444	ExpressionStatement	CP0_CHECK ( ctx -> vp )	61:12:900:918	4225310	20	True				
ANR	4225445	CallExpression	CP0_CHECK ( ctx -> vp )		4225310	0					
ANR	4225446	Callee	CP0_CHECK		4225310	0					
ANR	4225447	Identifier	CP0_CHECK		4225310	0					
ANR	4225448	ArgumentList	ctx -> vp		4225310	1					
ANR	4225449	Argument	ctx -> vp		4225310	0					
ANR	4225450	PtrMemberAccess	ctx -> vp		4225310	0					
ANR	4225451	Identifier	ctx		4225310	0					
ANR	4225452	Identifier	vp		4225310	1					
ANR	4225453	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_VPControl ) )"	63:12:933:992	4225310	21	True				
ANR	4225454	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_VPControl ) )"		4225310	0					
ANR	4225455	Callee	gen_mfc0_load32		4225310	0					
ANR	4225456	Identifier	gen_mfc0_load32		4225310	0					
ANR	4225457	ArgumentList	arg		4225310	1					
ANR	4225458	Argument	arg		4225310	0					
ANR	4225459	Identifier	arg		4225310	0					
ANR	4225460	Argument	"offsetof ( CPUMIPSState , CP0_VPControl )"		4225310	1					
ANR	4225461	CallExpression	"offsetof ( CPUMIPSState , CP0_VPControl )"		4225310	0					
ANR	4225462	Callee	offsetof		4225310	0					
ANR	4225463	Identifier	offsetof		4225310	0					
ANR	4225464	ArgumentList	CPUMIPSState		4225310	1					
ANR	4225465	Argument	CPUMIPSState		4225310	0					
ANR	4225466	Identifier	CPUMIPSState		4225310	0					
ANR	4225467	Argument	CP0_VPControl		4225310	1					
ANR	4225468	Identifier	CP0_VPControl		4225310	0					
ANR	4225469	ExpressionStatement	"rn = ""VPControl"""	65:12:1007:1023	4225310	22	True				
ANR	4225470	AssignmentExpression	"rn = ""VPControl"""		4225310	0		=			
ANR	4225471	Identifier	rn		4225310	0					
ANR	4225472	PrimaryExpression	"""VPControl"""		4225310	1					
ANR	4225473	BreakStatement	break ;	67:12:1038:1043	4225310	23	True				
ANR	4225474	Label	default :	69:8:1054:1061	4225310	24	True				
ANR	4225475	Identifier	default		4225310	0					
ANR	4225476	GotoStatement	goto cp0_unimplemented ;	71:12:1076:1098	4225310	25	True				
ANR	4225477	Identifier	cp0_unimplemented		4225310	0					
ANR	4225478	BreakStatement	break ;	75:8:1120:1125	4225310	2	True				
ANR	4225479	Label	case 1 :	77:4:1132:1138	4225310	3	True				
ANR	4225480	SwitchStatement	switch ( sel )		4225310	4					
ANR	4225481	Condition	sel	79:16:1157:1159	4225310	0	True				
ANR	4225482	Identifier	sel		4225310	0					
ANR	4225483	CompoundStatement		77:21:1092:1092	4225310	1					
ANR	4225484	Label	case 0 :	81:8:1173:1179	4225310	0	True				
ANR	4225485	ExpressionStatement	CP0_CHECK ( ! ( ctx -> insn_flags & ISA_MIPS32R6 ) )	83:12:1194:1238	4225310	1	True				
ANR	4225486	CallExpression	CP0_CHECK ( ! ( ctx -> insn_flags & ISA_MIPS32R6 ) )		4225310	0					
ANR	4225487	Callee	CP0_CHECK		4225310	0					
ANR	4225488	Identifier	CP0_CHECK		4225310	0					
ANR	4225489	ArgumentList	! ( ctx -> insn_flags & ISA_MIPS32R6 )		4225310	1					
ANR	4225490	Argument	! ( ctx -> insn_flags & ISA_MIPS32R6 )		4225310	0					
ANR	4225491	UnaryOperationExpression	! ( ctx -> insn_flags & ISA_MIPS32R6 )		4225310	0					
ANR	4225492	UnaryOperator	!		4225310	0					
ANR	4225493	BitAndExpression	ctx -> insn_flags & ISA_MIPS32R6		4225310	1		&			
ANR	4225494	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225495	Identifier	ctx		4225310	0					
ANR	4225496	Identifier	insn_flags		4225310	1					
ANR	4225497	Identifier	ISA_MIPS32R6		4225310	1					
ANR	4225498	ExpressionStatement	"gen_helper_mfc0_random ( arg , cpu_env )"	85:12:1253:1289	4225310	2	True				
ANR	4225499	CallExpression	"gen_helper_mfc0_random ( arg , cpu_env )"		4225310	0					
ANR	4225500	Callee	gen_helper_mfc0_random		4225310	0					
ANR	4225501	Identifier	gen_helper_mfc0_random		4225310	0					
ANR	4225502	ArgumentList	arg		4225310	1					
ANR	4225503	Argument	arg		4225310	0					
ANR	4225504	Identifier	arg		4225310	0					
ANR	4225505	Argument	cpu_env		4225310	1					
ANR	4225506	Identifier	cpu_env		4225310	0					
ANR	4225507	ExpressionStatement	"rn = ""Random"""	87:12:1304:1317	4225310	3	True				
ANR	4225508	AssignmentExpression	"rn = ""Random"""		4225310	0		=			
ANR	4225509	Identifier	rn		4225310	0					
ANR	4225510	PrimaryExpression	"""Random"""		4225310	1					
ANR	4225511	BreakStatement	break ;	89:12:1332:1337	4225310	4	True				
ANR	4225512	Label	case 1 :	91:8:1348:1354	4225310	5	True				
ANR	4225513	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	93:12:1369:1404	4225310	6	True				
ANR	4225514	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225515	Callee	CP0_CHECK		4225310	0					
ANR	4225516	Identifier	CP0_CHECK		4225310	0					
ANR	4225517	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225518	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225519	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225520	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225521	Identifier	ctx		4225310	0					
ANR	4225522	Identifier	insn_flags		4225310	1					
ANR	4225523	Identifier	ASE_MT		4225310	1					
ANR	4225524	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_VPEControl ) )"	95:12:1419:1479	4225310	7	True				
ANR	4225525	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_VPEControl ) )"		4225310	0					
ANR	4225526	Callee	gen_mfc0_load32		4225310	0					
ANR	4225527	Identifier	gen_mfc0_load32		4225310	0					
ANR	4225528	ArgumentList	arg		4225310	1					
ANR	4225529	Argument	arg		4225310	0					
ANR	4225530	Identifier	arg		4225310	0					
ANR	4225531	Argument	"offsetof ( CPUMIPSState , CP0_VPEControl )"		4225310	1					
ANR	4225532	CallExpression	"offsetof ( CPUMIPSState , CP0_VPEControl )"		4225310	0					
ANR	4225533	Callee	offsetof		4225310	0					
ANR	4225534	Identifier	offsetof		4225310	0					
ANR	4225535	ArgumentList	CPUMIPSState		4225310	1					
ANR	4225536	Argument	CPUMIPSState		4225310	0					
ANR	4225537	Identifier	CPUMIPSState		4225310	0					
ANR	4225538	Argument	CP0_VPEControl		4225310	1					
ANR	4225539	Identifier	CP0_VPEControl		4225310	0					
ANR	4225540	ExpressionStatement	"rn = ""VPEControl"""	97:12:1494:1511	4225310	8	True				
ANR	4225541	AssignmentExpression	"rn = ""VPEControl"""		4225310	0		=			
ANR	4225542	Identifier	rn		4225310	0					
ANR	4225543	PrimaryExpression	"""VPEControl"""		4225310	1					
ANR	4225544	BreakStatement	break ;	99:12:1526:1531	4225310	9	True				
ANR	4225545	Label	case 2 :	101:8:1542:1548	4225310	10	True				
ANR	4225546	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	103:12:1563:1598	4225310	11	True				
ANR	4225547	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225548	Callee	CP0_CHECK		4225310	0					
ANR	4225549	Identifier	CP0_CHECK		4225310	0					
ANR	4225550	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225551	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225552	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225553	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225554	Identifier	ctx		4225310	0					
ANR	4225555	Identifier	insn_flags		4225310	1					
ANR	4225556	Identifier	ASE_MT		4225310	1					
ANR	4225557	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_VPEConf0 ) )"	105:12:1613:1671	4225310	12	True				
ANR	4225558	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_VPEConf0 ) )"		4225310	0					
ANR	4225559	Callee	gen_mfc0_load32		4225310	0					
ANR	4225560	Identifier	gen_mfc0_load32		4225310	0					
ANR	4225561	ArgumentList	arg		4225310	1					
ANR	4225562	Argument	arg		4225310	0					
ANR	4225563	Identifier	arg		4225310	0					
ANR	4225564	Argument	"offsetof ( CPUMIPSState , CP0_VPEConf0 )"		4225310	1					
ANR	4225565	CallExpression	"offsetof ( CPUMIPSState , CP0_VPEConf0 )"		4225310	0					
ANR	4225566	Callee	offsetof		4225310	0					
ANR	4225567	Identifier	offsetof		4225310	0					
ANR	4225568	ArgumentList	CPUMIPSState		4225310	1					
ANR	4225569	Argument	CPUMIPSState		4225310	0					
ANR	4225570	Identifier	CPUMIPSState		4225310	0					
ANR	4225571	Argument	CP0_VPEConf0		4225310	1					
ANR	4225572	Identifier	CP0_VPEConf0		4225310	0					
ANR	4225573	ExpressionStatement	"rn = ""VPEConf0"""	107:12:1686:1701	4225310	13	True				
ANR	4225574	AssignmentExpression	"rn = ""VPEConf0"""		4225310	0		=			
ANR	4225575	Identifier	rn		4225310	0					
ANR	4225576	PrimaryExpression	"""VPEConf0"""		4225310	1					
ANR	4225577	BreakStatement	break ;	109:12:1716:1721	4225310	14	True				
ANR	4225578	Label	case 3 :	111:8:1732:1738	4225310	15	True				
ANR	4225579	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	113:12:1753:1788	4225310	16	True				
ANR	4225580	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225581	Callee	CP0_CHECK		4225310	0					
ANR	4225582	Identifier	CP0_CHECK		4225310	0					
ANR	4225583	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225584	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225585	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225586	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225587	Identifier	ctx		4225310	0					
ANR	4225588	Identifier	insn_flags		4225310	1					
ANR	4225589	Identifier	ASE_MT		4225310	1					
ANR	4225590	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_VPEConf1 ) )"	115:12:1803:1861	4225310	17	True				
ANR	4225591	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_VPEConf1 ) )"		4225310	0					
ANR	4225592	Callee	gen_mfc0_load32		4225310	0					
ANR	4225593	Identifier	gen_mfc0_load32		4225310	0					
ANR	4225594	ArgumentList	arg		4225310	1					
ANR	4225595	Argument	arg		4225310	0					
ANR	4225596	Identifier	arg		4225310	0					
ANR	4225597	Argument	"offsetof ( CPUMIPSState , CP0_VPEConf1 )"		4225310	1					
ANR	4225598	CallExpression	"offsetof ( CPUMIPSState , CP0_VPEConf1 )"		4225310	0					
ANR	4225599	Callee	offsetof		4225310	0					
ANR	4225600	Identifier	offsetof		4225310	0					
ANR	4225601	ArgumentList	CPUMIPSState		4225310	1					
ANR	4225602	Argument	CPUMIPSState		4225310	0					
ANR	4225603	Identifier	CPUMIPSState		4225310	0					
ANR	4225604	Argument	CP0_VPEConf1		4225310	1					
ANR	4225605	Identifier	CP0_VPEConf1		4225310	0					
ANR	4225606	ExpressionStatement	"rn = ""VPEConf1"""	117:12:1876:1891	4225310	18	True				
ANR	4225607	AssignmentExpression	"rn = ""VPEConf1"""		4225310	0		=			
ANR	4225608	Identifier	rn		4225310	0					
ANR	4225609	PrimaryExpression	"""VPEConf1"""		4225310	1					
ANR	4225610	BreakStatement	break ;	119:12:1906:1911	4225310	19	True				
ANR	4225611	Label	case 4 :	121:8:1922:1928	4225310	20	True				
ANR	4225612	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	123:12:1943:1978	4225310	21	True				
ANR	4225613	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225614	Callee	CP0_CHECK		4225310	0					
ANR	4225615	Identifier	CP0_CHECK		4225310	0					
ANR	4225616	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225617	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225618	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225619	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225620	Identifier	ctx		4225310	0					
ANR	4225621	Identifier	insn_flags		4225310	1					
ANR	4225622	Identifier	ASE_MT		4225310	1					
ANR	4225623	ExpressionStatement	"gen_mfc0_load64 ( arg , offsetof ( CPUMIPSState , CP0_YQMask ) )"	125:12:1993:2049	4225310	22	True				
ANR	4225624	CallExpression	"gen_mfc0_load64 ( arg , offsetof ( CPUMIPSState , CP0_YQMask ) )"		4225310	0					
ANR	4225625	Callee	gen_mfc0_load64		4225310	0					
ANR	4225626	Identifier	gen_mfc0_load64		4225310	0					
ANR	4225627	ArgumentList	arg		4225310	1					
ANR	4225628	Argument	arg		4225310	0					
ANR	4225629	Identifier	arg		4225310	0					
ANR	4225630	Argument	"offsetof ( CPUMIPSState , CP0_YQMask )"		4225310	1					
ANR	4225631	CallExpression	"offsetof ( CPUMIPSState , CP0_YQMask )"		4225310	0					
ANR	4225632	Callee	offsetof		4225310	0					
ANR	4225633	Identifier	offsetof		4225310	0					
ANR	4225634	ArgumentList	CPUMIPSState		4225310	1					
ANR	4225635	Argument	CPUMIPSState		4225310	0					
ANR	4225636	Identifier	CPUMIPSState		4225310	0					
ANR	4225637	Argument	CP0_YQMask		4225310	1					
ANR	4225638	Identifier	CP0_YQMask		4225310	0					
ANR	4225639	ExpressionStatement	"rn = ""YQMask"""	127:12:2064:2077	4225310	23	True				
ANR	4225640	AssignmentExpression	"rn = ""YQMask"""		4225310	0		=			
ANR	4225641	Identifier	rn		4225310	0					
ANR	4225642	PrimaryExpression	"""YQMask"""		4225310	1					
ANR	4225643	BreakStatement	break ;	129:12:2092:2097	4225310	24	True				
ANR	4225644	Label	case 5 :	131:8:2108:2114	4225310	25	True				
ANR	4225645	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	133:12:2129:2164	4225310	26	True				
ANR	4225646	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225647	Callee	CP0_CHECK		4225310	0					
ANR	4225648	Identifier	CP0_CHECK		4225310	0					
ANR	4225649	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225650	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225651	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225652	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225653	Identifier	ctx		4225310	0					
ANR	4225654	Identifier	insn_flags		4225310	1					
ANR	4225655	Identifier	ASE_MT		4225310	1					
ANR	4225656	ExpressionStatement	"gen_mfc0_load64 ( arg , offsetof ( CPUMIPSState , CP0_VPESchedule ) )"	135:12:2179:2240	4225310	27	True				
ANR	4225657	CallExpression	"gen_mfc0_load64 ( arg , offsetof ( CPUMIPSState , CP0_VPESchedule ) )"		4225310	0					
ANR	4225658	Callee	gen_mfc0_load64		4225310	0					
ANR	4225659	Identifier	gen_mfc0_load64		4225310	0					
ANR	4225660	ArgumentList	arg		4225310	1					
ANR	4225661	Argument	arg		4225310	0					
ANR	4225662	Identifier	arg		4225310	0					
ANR	4225663	Argument	"offsetof ( CPUMIPSState , CP0_VPESchedule )"		4225310	1					
ANR	4225664	CallExpression	"offsetof ( CPUMIPSState , CP0_VPESchedule )"		4225310	0					
ANR	4225665	Callee	offsetof		4225310	0					
ANR	4225666	Identifier	offsetof		4225310	0					
ANR	4225667	ArgumentList	CPUMIPSState		4225310	1					
ANR	4225668	Argument	CPUMIPSState		4225310	0					
ANR	4225669	Identifier	CPUMIPSState		4225310	0					
ANR	4225670	Argument	CP0_VPESchedule		4225310	1					
ANR	4225671	Identifier	CP0_VPESchedule		4225310	0					
ANR	4225672	ExpressionStatement	"rn = ""VPESchedule"""	137:12:2255:2273	4225310	28	True				
ANR	4225673	AssignmentExpression	"rn = ""VPESchedule"""		4225310	0		=			
ANR	4225674	Identifier	rn		4225310	0					
ANR	4225675	PrimaryExpression	"""VPESchedule"""		4225310	1					
ANR	4225676	BreakStatement	break ;	139:12:2288:2293	4225310	29	True				
ANR	4225677	Label	case 6 :	141:8:2304:2310	4225310	30	True				
ANR	4225678	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	143:12:2325:2360	4225310	31	True				
ANR	4225679	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225680	Callee	CP0_CHECK		4225310	0					
ANR	4225681	Identifier	CP0_CHECK		4225310	0					
ANR	4225682	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225683	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225684	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225685	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225686	Identifier	ctx		4225310	0					
ANR	4225687	Identifier	insn_flags		4225310	1					
ANR	4225688	Identifier	ASE_MT		4225310	1					
ANR	4225689	ExpressionStatement	"gen_mfc0_load64 ( arg , offsetof ( CPUMIPSState , CP0_VPEScheFBack ) )"	145:12:2375:2437	4225310	32	True				
ANR	4225690	CallExpression	"gen_mfc0_load64 ( arg , offsetof ( CPUMIPSState , CP0_VPEScheFBack ) )"		4225310	0					
ANR	4225691	Callee	gen_mfc0_load64		4225310	0					
ANR	4225692	Identifier	gen_mfc0_load64		4225310	0					
ANR	4225693	ArgumentList	arg		4225310	1					
ANR	4225694	Argument	arg		4225310	0					
ANR	4225695	Identifier	arg		4225310	0					
ANR	4225696	Argument	"offsetof ( CPUMIPSState , CP0_VPEScheFBack )"		4225310	1					
ANR	4225697	CallExpression	"offsetof ( CPUMIPSState , CP0_VPEScheFBack )"		4225310	0					
ANR	4225698	Callee	offsetof		4225310	0					
ANR	4225699	Identifier	offsetof		4225310	0					
ANR	4225700	ArgumentList	CPUMIPSState		4225310	1					
ANR	4225701	Argument	CPUMIPSState		4225310	0					
ANR	4225702	Identifier	CPUMIPSState		4225310	0					
ANR	4225703	Argument	CP0_VPEScheFBack		4225310	1					
ANR	4225704	Identifier	CP0_VPEScheFBack		4225310	0					
ANR	4225705	ExpressionStatement	"rn = ""VPEScheFBack"""	147:12:2452:2471	4225310	33	True				
ANR	4225706	AssignmentExpression	"rn = ""VPEScheFBack"""		4225310	0		=			
ANR	4225707	Identifier	rn		4225310	0					
ANR	4225708	PrimaryExpression	"""VPEScheFBack"""		4225310	1					
ANR	4225709	BreakStatement	break ;	149:12:2486:2491	4225310	34	True				
ANR	4225710	Label	case 7 :	151:8:2502:2508	4225310	35	True				
ANR	4225711	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	153:12:2523:2558	4225310	36	True				
ANR	4225712	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225713	Callee	CP0_CHECK		4225310	0					
ANR	4225714	Identifier	CP0_CHECK		4225310	0					
ANR	4225715	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225716	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225717	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225718	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225719	Identifier	ctx		4225310	0					
ANR	4225720	Identifier	insn_flags		4225310	1					
ANR	4225721	Identifier	ASE_MT		4225310	1					
ANR	4225722	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_VPEOpt ) )"	155:12:2573:2629	4225310	37	True				
ANR	4225723	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_VPEOpt ) )"		4225310	0					
ANR	4225724	Callee	gen_mfc0_load32		4225310	0					
ANR	4225725	Identifier	gen_mfc0_load32		4225310	0					
ANR	4225726	ArgumentList	arg		4225310	1					
ANR	4225727	Argument	arg		4225310	0					
ANR	4225728	Identifier	arg		4225310	0					
ANR	4225729	Argument	"offsetof ( CPUMIPSState , CP0_VPEOpt )"		4225310	1					
ANR	4225730	CallExpression	"offsetof ( CPUMIPSState , CP0_VPEOpt )"		4225310	0					
ANR	4225731	Callee	offsetof		4225310	0					
ANR	4225732	Identifier	offsetof		4225310	0					
ANR	4225733	ArgumentList	CPUMIPSState		4225310	1					
ANR	4225734	Argument	CPUMIPSState		4225310	0					
ANR	4225735	Identifier	CPUMIPSState		4225310	0					
ANR	4225736	Argument	CP0_VPEOpt		4225310	1					
ANR	4225737	Identifier	CP0_VPEOpt		4225310	0					
ANR	4225738	ExpressionStatement	"rn = ""VPEOpt"""	157:12:2644:2657	4225310	38	True				
ANR	4225739	AssignmentExpression	"rn = ""VPEOpt"""		4225310	0		=			
ANR	4225740	Identifier	rn		4225310	0					
ANR	4225741	PrimaryExpression	"""VPEOpt"""		4225310	1					
ANR	4225742	BreakStatement	break ;	159:12:2672:2677	4225310	39	True				
ANR	4225743	Label	default :	161:8:2688:2695	4225310	40	True				
ANR	4225744	Identifier	default		4225310	0					
ANR	4225745	GotoStatement	goto cp0_unimplemented ;	163:12:2710:2732	4225310	41	True				
ANR	4225746	Identifier	cp0_unimplemented		4225310	0					
ANR	4225747	BreakStatement	break ;	167:8:2754:2759	4225310	5	True				
ANR	4225748	Label	case 2 :	169:4:2766:2772	4225310	6	True				
ANR	4225749	SwitchStatement	switch ( sel )		4225310	7					
ANR	4225750	Condition	sel	171:16:2791:2793	4225310	0	True				
ANR	4225751	Identifier	sel		4225310	0					
ANR	4225752	CompoundStatement		169:21:2726:2726	4225310	1					
ANR	4225753	Label	case 0 :	173:8:2807:2813	4225310	0	True				
ANR	4225754	CompoundStatement		175:16:2777:2810	4225310	1					
ANR	4225755	IdentifierDeclStatement	TCGv_i64 tmp = tcg_temp_new_i64 ( ) ;	177:16:2847:2880	4225310	0	True				
ANR	4225756	IdentifierDecl	tmp = tcg_temp_new_i64 ( )		4225310	0					
ANR	4225757	IdentifierDeclType	TCGv_i64		4225310	0					
ANR	4225758	Identifier	tmp		4225310	1					
ANR	4225759	AssignmentExpression	tmp = tcg_temp_new_i64 ( )		4225310	2		=			
ANR	4225760	Identifier	tmp		4225310	0					
ANR	4225761	CallExpression	tcg_temp_new_i64 ( )		4225310	1					
ANR	4225762	Callee	tcg_temp_new_i64		4225310	0					
ANR	4225763	Identifier	tcg_temp_new_i64		4225310	0					
ANR	4225764	ArgumentList			4225310	1					
ANR	4225765	ExpressionStatement	"tcg_gen_ld_i64 ( tmp , cpu_env , offsetof ( CPUMIPSState , CP0_EntryLo0 ) )"	179:16:2899:2997	4225310	1	True				
ANR	4225766	CallExpression	"tcg_gen_ld_i64 ( tmp , cpu_env , offsetof ( CPUMIPSState , CP0_EntryLo0 ) )"		4225310	0					
ANR	4225767	Callee	tcg_gen_ld_i64		4225310	0					
ANR	4225768	Identifier	tcg_gen_ld_i64		4225310	0					
ANR	4225769	ArgumentList	tmp		4225310	1					
ANR	4225770	Argument	tmp		4225310	0					
ANR	4225771	Identifier	tmp		4225310	0					
ANR	4225772	Argument	cpu_env		4225310	1					
ANR	4225773	Identifier	cpu_env		4225310	0					
ANR	4225774	Argument	"offsetof ( CPUMIPSState , CP0_EntryLo0 )"		4225310	2					
ANR	4225775	CallExpression	"offsetof ( CPUMIPSState , CP0_EntryLo0 )"		4225310	0					
ANR	4225776	Callee	offsetof		4225310	0					
ANR	4225777	Identifier	offsetof		4225310	0					
ANR	4225778	ArgumentList	CPUMIPSState		4225310	1					
ANR	4225779	Argument	CPUMIPSState		4225310	0					
ANR	4225780	Identifier	CPUMIPSState		4225310	0					
ANR	4225781	Argument	CP0_EntryLo0		4225310	1					
ANR	4225782	Identifier	CP0_EntryLo0		4225310	0					
ANR	4225783	IfStatement	if ( ctx -> rxi )		4225310	2					
ANR	4225784	Condition	ctx -> rxi	185:20:3048:3055	4225310	0	True				
ANR	4225785	PtrMemberAccess	ctx -> rxi		4225310	0					
ANR	4225786	Identifier	ctx		4225310	0					
ANR	4225787	Identifier	rxi		4225310	1					
ANR	4225788	CompoundStatement		183:30:2988:2988	4225310	1					
ANR	4225789	ExpressionStatement	"tcg_gen_shri_tl ( arg , tmp , CP0EnLo_XI )"	189:20:3140:3177	4225310	0	True				
ANR	4225790	CallExpression	"tcg_gen_shri_tl ( arg , tmp , CP0EnLo_XI )"		4225310	0					
ANR	4225791	Callee	tcg_gen_shri_tl		4225310	0					
ANR	4225792	Identifier	tcg_gen_shri_tl		4225310	0					
ANR	4225793	ArgumentList	arg		4225310	1					
ANR	4225794	Argument	arg		4225310	0					
ANR	4225795	Identifier	arg		4225310	0					
ANR	4225796	Argument	tmp		4225310	1					
ANR	4225797	Identifier	tmp		4225310	0					
ANR	4225798	Argument	CP0EnLo_XI		4225310	2					
ANR	4225799	Identifier	CP0EnLo_XI		4225310	0					
ANR	4225800	ExpressionStatement	"tcg_gen_deposit_tl ( tmp , tmp , arg , 30 , 2 )"	191:20:3200:3240	4225310	1	True				
ANR	4225801	CallExpression	"tcg_gen_deposit_tl ( tmp , tmp , arg , 30 , 2 )"		4225310	0					
ANR	4225802	Callee	tcg_gen_deposit_tl		4225310	0					
ANR	4225803	Identifier	tcg_gen_deposit_tl		4225310	0					
ANR	4225804	ArgumentList	tmp		4225310	1					
ANR	4225805	Argument	tmp		4225310	0					
ANR	4225806	Identifier	tmp		4225310	0					
ANR	4225807	Argument	tmp		4225310	1					
ANR	4225808	Identifier	tmp		4225310	0					
ANR	4225809	Argument	arg		4225310	2					
ANR	4225810	Identifier	arg		4225310	0					
ANR	4225811	Argument	30		4225310	3					
ANR	4225812	PrimaryExpression	30		4225310	0					
ANR	4225813	Argument	2		4225310	4					
ANR	4225814	PrimaryExpression	2		4225310	0					
ANR	4225815	ExpressionStatement	"gen_move_low32 ( arg , tmp )"	197:16:3286:3310	4225310	3	True				
ANR	4225816	CallExpression	"gen_move_low32 ( arg , tmp )"		4225310	0					
ANR	4225817	Callee	gen_move_low32		4225310	0					
ANR	4225818	Identifier	gen_move_low32		4225310	0					
ANR	4225819	ArgumentList	arg		4225310	1					
ANR	4225820	Argument	arg		4225310	0					
ANR	4225821	Identifier	arg		4225310	0					
ANR	4225822	Argument	tmp		4225310	1					
ANR	4225823	Identifier	tmp		4225310	0					
ANR	4225824	ExpressionStatement	tcg_temp_free_i64 ( tmp )	199:16:3329:3351	4225310	4	True				
ANR	4225825	CallExpression	tcg_temp_free_i64 ( tmp )		4225310	0					
ANR	4225826	Callee	tcg_temp_free_i64		4225310	0					
ANR	4225827	Identifier	tcg_temp_free_i64		4225310	0					
ANR	4225828	ArgumentList	tmp		4225310	1					
ANR	4225829	Argument	tmp		4225310	0					
ANR	4225830	Identifier	tmp		4225310	0					
ANR	4225831	ExpressionStatement	"rn = ""EntryLo0"""	203:12:3381:3396	4225310	2	True				
ANR	4225832	AssignmentExpression	"rn = ""EntryLo0"""		4225310	0		=			
ANR	4225833	Identifier	rn		4225310	0					
ANR	4225834	PrimaryExpression	"""EntryLo0"""		4225310	1					
ANR	4225835	BreakStatement	break ;	205:12:3411:3416	4225310	3	True				
ANR	4225836	Label	case 1 :	207:8:3427:3433	4225310	4	True				
ANR	4225837	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	209:12:3448:3483	4225310	5	True				
ANR	4225838	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225839	Callee	CP0_CHECK		4225310	0					
ANR	4225840	Identifier	CP0_CHECK		4225310	0					
ANR	4225841	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225842	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225843	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225844	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225845	Identifier	ctx		4225310	0					
ANR	4225846	Identifier	insn_flags		4225310	1					
ANR	4225847	Identifier	ASE_MT		4225310	1					
ANR	4225848	ExpressionStatement	"gen_helper_mfc0_tcstatus ( arg , cpu_env )"	211:12:3498:3536	4225310	6	True				
ANR	4225849	CallExpression	"gen_helper_mfc0_tcstatus ( arg , cpu_env )"		4225310	0					
ANR	4225850	Callee	gen_helper_mfc0_tcstatus		4225310	0					
ANR	4225851	Identifier	gen_helper_mfc0_tcstatus		4225310	0					
ANR	4225852	ArgumentList	arg		4225310	1					
ANR	4225853	Argument	arg		4225310	0					
ANR	4225854	Identifier	arg		4225310	0					
ANR	4225855	Argument	cpu_env		4225310	1					
ANR	4225856	Identifier	cpu_env		4225310	0					
ANR	4225857	ExpressionStatement	"rn = ""TCStatus"""	213:12:3551:3566	4225310	7	True				
ANR	4225858	AssignmentExpression	"rn = ""TCStatus"""		4225310	0		=			
ANR	4225859	Identifier	rn		4225310	0					
ANR	4225860	PrimaryExpression	"""TCStatus"""		4225310	1					
ANR	4225861	BreakStatement	break ;	215:12:3581:3586	4225310	8	True				
ANR	4225862	Label	case 2 :	217:8:3597:3603	4225310	9	True				
ANR	4225863	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	219:12:3618:3653	4225310	10	True				
ANR	4225864	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225865	Callee	CP0_CHECK		4225310	0					
ANR	4225866	Identifier	CP0_CHECK		4225310	0					
ANR	4225867	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225868	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225869	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225870	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225871	Identifier	ctx		4225310	0					
ANR	4225872	Identifier	insn_flags		4225310	1					
ANR	4225873	Identifier	ASE_MT		4225310	1					
ANR	4225874	ExpressionStatement	"gen_helper_mfc0_tcbind ( arg , cpu_env )"	221:12:3668:3704	4225310	11	True				
ANR	4225875	CallExpression	"gen_helper_mfc0_tcbind ( arg , cpu_env )"		4225310	0					
ANR	4225876	Callee	gen_helper_mfc0_tcbind		4225310	0					
ANR	4225877	Identifier	gen_helper_mfc0_tcbind		4225310	0					
ANR	4225878	ArgumentList	arg		4225310	1					
ANR	4225879	Argument	arg		4225310	0					
ANR	4225880	Identifier	arg		4225310	0					
ANR	4225881	Argument	cpu_env		4225310	1					
ANR	4225882	Identifier	cpu_env		4225310	0					
ANR	4225883	ExpressionStatement	"rn = ""TCBind"""	223:12:3719:3732	4225310	12	True				
ANR	4225884	AssignmentExpression	"rn = ""TCBind"""		4225310	0		=			
ANR	4225885	Identifier	rn		4225310	0					
ANR	4225886	PrimaryExpression	"""TCBind"""		4225310	1					
ANR	4225887	BreakStatement	break ;	225:12:3747:3752	4225310	13	True				
ANR	4225888	Label	case 3 :	227:8:3763:3769	4225310	14	True				
ANR	4225889	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	229:12:3784:3819	4225310	15	True				
ANR	4225890	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225891	Callee	CP0_CHECK		4225310	0					
ANR	4225892	Identifier	CP0_CHECK		4225310	0					
ANR	4225893	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225894	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225895	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225896	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225897	Identifier	ctx		4225310	0					
ANR	4225898	Identifier	insn_flags		4225310	1					
ANR	4225899	Identifier	ASE_MT		4225310	1					
ANR	4225900	ExpressionStatement	"gen_helper_mfc0_tcrestart ( arg , cpu_env )"	231:12:3834:3873	4225310	16	True				
ANR	4225901	CallExpression	"gen_helper_mfc0_tcrestart ( arg , cpu_env )"		4225310	0					
ANR	4225902	Callee	gen_helper_mfc0_tcrestart		4225310	0					
ANR	4225903	Identifier	gen_helper_mfc0_tcrestart		4225310	0					
ANR	4225904	ArgumentList	arg		4225310	1					
ANR	4225905	Argument	arg		4225310	0					
ANR	4225906	Identifier	arg		4225310	0					
ANR	4225907	Argument	cpu_env		4225310	1					
ANR	4225908	Identifier	cpu_env		4225310	0					
ANR	4225909	ExpressionStatement	"rn = ""TCRestart"""	233:12:3888:3904	4225310	17	True				
ANR	4225910	AssignmentExpression	"rn = ""TCRestart"""		4225310	0		=			
ANR	4225911	Identifier	rn		4225310	0					
ANR	4225912	PrimaryExpression	"""TCRestart"""		4225310	1					
ANR	4225913	BreakStatement	break ;	235:12:3919:3924	4225310	18	True				
ANR	4225914	Label	case 4 :	237:8:3935:3941	4225310	19	True				
ANR	4225915	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	239:12:3956:3991	4225310	20	True				
ANR	4225916	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225917	Callee	CP0_CHECK		4225310	0					
ANR	4225918	Identifier	CP0_CHECK		4225310	0					
ANR	4225919	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225920	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225921	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225922	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225923	Identifier	ctx		4225310	0					
ANR	4225924	Identifier	insn_flags		4225310	1					
ANR	4225925	Identifier	ASE_MT		4225310	1					
ANR	4225926	ExpressionStatement	"gen_helper_mfc0_tchalt ( arg , cpu_env )"	241:12:4006:4042	4225310	21	True				
ANR	4225927	CallExpression	"gen_helper_mfc0_tchalt ( arg , cpu_env )"		4225310	0					
ANR	4225928	Callee	gen_helper_mfc0_tchalt		4225310	0					
ANR	4225929	Identifier	gen_helper_mfc0_tchalt		4225310	0					
ANR	4225930	ArgumentList	arg		4225310	1					
ANR	4225931	Argument	arg		4225310	0					
ANR	4225932	Identifier	arg		4225310	0					
ANR	4225933	Argument	cpu_env		4225310	1					
ANR	4225934	Identifier	cpu_env		4225310	0					
ANR	4225935	ExpressionStatement	"rn = ""TCHalt"""	243:12:4057:4070	4225310	22	True				
ANR	4225936	AssignmentExpression	"rn = ""TCHalt"""		4225310	0		=			
ANR	4225937	Identifier	rn		4225310	0					
ANR	4225938	PrimaryExpression	"""TCHalt"""		4225310	1					
ANR	4225939	BreakStatement	break ;	245:12:4085:4090	4225310	23	True				
ANR	4225940	Label	case 5 :	247:8:4101:4107	4225310	24	True				
ANR	4225941	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	249:12:4122:4157	4225310	25	True				
ANR	4225942	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225943	Callee	CP0_CHECK		4225310	0					
ANR	4225944	Identifier	CP0_CHECK		4225310	0					
ANR	4225945	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225946	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225947	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225948	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225949	Identifier	ctx		4225310	0					
ANR	4225950	Identifier	insn_flags		4225310	1					
ANR	4225951	Identifier	ASE_MT		4225310	1					
ANR	4225952	ExpressionStatement	"gen_helper_mfc0_tccontext ( arg , cpu_env )"	251:12:4172:4211	4225310	26	True				
ANR	4225953	CallExpression	"gen_helper_mfc0_tccontext ( arg , cpu_env )"		4225310	0					
ANR	4225954	Callee	gen_helper_mfc0_tccontext		4225310	0					
ANR	4225955	Identifier	gen_helper_mfc0_tccontext		4225310	0					
ANR	4225956	ArgumentList	arg		4225310	1					
ANR	4225957	Argument	arg		4225310	0					
ANR	4225958	Identifier	arg		4225310	0					
ANR	4225959	Argument	cpu_env		4225310	1					
ANR	4225960	Identifier	cpu_env		4225310	0					
ANR	4225961	ExpressionStatement	"rn = ""TCContext"""	253:12:4226:4242	4225310	27	True				
ANR	4225962	AssignmentExpression	"rn = ""TCContext"""		4225310	0		=			
ANR	4225963	Identifier	rn		4225310	0					
ANR	4225964	PrimaryExpression	"""TCContext"""		4225310	1					
ANR	4225965	BreakStatement	break ;	255:12:4257:4262	4225310	28	True				
ANR	4225966	Label	case 6 :	257:8:4273:4279	4225310	29	True				
ANR	4225967	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	259:12:4294:4329	4225310	30	True				
ANR	4225968	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225969	Callee	CP0_CHECK		4225310	0					
ANR	4225970	Identifier	CP0_CHECK		4225310	0					
ANR	4225971	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225972	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225973	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4225974	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4225975	Identifier	ctx		4225310	0					
ANR	4225976	Identifier	insn_flags		4225310	1					
ANR	4225977	Identifier	ASE_MT		4225310	1					
ANR	4225978	ExpressionStatement	"gen_helper_mfc0_tcschedule ( arg , cpu_env )"	261:12:4344:4384	4225310	31	True				
ANR	4225979	CallExpression	"gen_helper_mfc0_tcschedule ( arg , cpu_env )"		4225310	0					
ANR	4225980	Callee	gen_helper_mfc0_tcschedule		4225310	0					
ANR	4225981	Identifier	gen_helper_mfc0_tcschedule		4225310	0					
ANR	4225982	ArgumentList	arg		4225310	1					
ANR	4225983	Argument	arg		4225310	0					
ANR	4225984	Identifier	arg		4225310	0					
ANR	4225985	Argument	cpu_env		4225310	1					
ANR	4225986	Identifier	cpu_env		4225310	0					
ANR	4225987	ExpressionStatement	"rn = ""TCSchedule"""	263:12:4399:4416	4225310	32	True				
ANR	4225988	AssignmentExpression	"rn = ""TCSchedule"""		4225310	0		=			
ANR	4225989	Identifier	rn		4225310	0					
ANR	4225990	PrimaryExpression	"""TCSchedule"""		4225310	1					
ANR	4225991	BreakStatement	break ;	265:12:4431:4436	4225310	33	True				
ANR	4225992	Label	case 7 :	267:8:4447:4453	4225310	34	True				
ANR	4225993	ExpressionStatement	CP0_CHECK ( ctx -> insn_flags & ASE_MT )	269:12:4468:4503	4225310	35	True				
ANR	4225994	CallExpression	CP0_CHECK ( ctx -> insn_flags & ASE_MT )		4225310	0					
ANR	4225995	Callee	CP0_CHECK		4225310	0					
ANR	4225996	Identifier	CP0_CHECK		4225310	0					
ANR	4225997	ArgumentList	ctx -> insn_flags & ASE_MT		4225310	1					
ANR	4225998	Argument	ctx -> insn_flags & ASE_MT		4225310	0					
ANR	4225999	BitAndExpression	ctx -> insn_flags & ASE_MT		4225310	0		&			
ANR	4226000	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4226001	Identifier	ctx		4225310	0					
ANR	4226002	Identifier	insn_flags		4225310	1					
ANR	4226003	Identifier	ASE_MT		4225310	1					
ANR	4226004	ExpressionStatement	"gen_helper_mfc0_tcschefback ( arg , cpu_env )"	271:12:4518:4559	4225310	36	True				
ANR	4226005	CallExpression	"gen_helper_mfc0_tcschefback ( arg , cpu_env )"		4225310	0					
ANR	4226006	Callee	gen_helper_mfc0_tcschefback		4225310	0					
ANR	4226007	Identifier	gen_helper_mfc0_tcschefback		4225310	0					
ANR	4226008	ArgumentList	arg		4225310	1					
ANR	4226009	Argument	arg		4225310	0					
ANR	4226010	Identifier	arg		4225310	0					
ANR	4226011	Argument	cpu_env		4225310	1					
ANR	4226012	Identifier	cpu_env		4225310	0					
ANR	4226013	ExpressionStatement	"rn = ""TCScheFBack"""	273:12:4574:4592	4225310	37	True				
ANR	4226014	AssignmentExpression	"rn = ""TCScheFBack"""		4225310	0		=			
ANR	4226015	Identifier	rn		4225310	0					
ANR	4226016	PrimaryExpression	"""TCScheFBack"""		4225310	1					
ANR	4226017	BreakStatement	break ;	275:12:4607:4612	4225310	38	True				
ANR	4226018	Label	default :	277:8:4623:4630	4225310	39	True				
ANR	4226019	Identifier	default		4225310	0					
ANR	4226020	GotoStatement	goto cp0_unimplemented ;	279:12:4645:4667	4225310	40	True				
ANR	4226021	Identifier	cp0_unimplemented		4225310	0					
ANR	4226022	BreakStatement	break ;	283:8:4689:4694	4225310	8	True				
ANR	4226023	Label	case 3 :	285:4:4701:4707	4225310	9	True				
ANR	4226024	SwitchStatement	switch ( sel )		4225310	10					
ANR	4226025	Condition	sel	287:16:4726:4728	4225310	0	True				
ANR	4226026	Identifier	sel		4225310	0					
ANR	4226027	CompoundStatement		285:21:4661:4661	4225310	1					
ANR	4226028	Label	case 0 :	289:8:4742:4748	4225310	0	True				
ANR	4226029	CompoundStatement		291:16:4712:4745	4225310	1					
ANR	4226030	IdentifierDeclStatement	TCGv_i64 tmp = tcg_temp_new_i64 ( ) ;	293:16:4782:4815	4225310	0	True				
ANR	4226031	IdentifierDecl	tmp = tcg_temp_new_i64 ( )		4225310	0					
ANR	4226032	IdentifierDeclType	TCGv_i64		4225310	0					
ANR	4226033	Identifier	tmp		4225310	1					
ANR	4226034	AssignmentExpression	tmp = tcg_temp_new_i64 ( )		4225310	2		=			
ANR	4226035	Identifier	tmp		4225310	0					
ANR	4226036	CallExpression	tcg_temp_new_i64 ( )		4225310	1					
ANR	4226037	Callee	tcg_temp_new_i64		4225310	0					
ANR	4226038	Identifier	tcg_temp_new_i64		4225310	0					
ANR	4226039	ArgumentList			4225310	1					
ANR	4226040	ExpressionStatement	"tcg_gen_ld_i64 ( tmp , cpu_env , offsetof ( CPUMIPSState , CP0_EntryLo1 ) )"	295:16:4834:4932	4225310	1	True				
ANR	4226041	CallExpression	"tcg_gen_ld_i64 ( tmp , cpu_env , offsetof ( CPUMIPSState , CP0_EntryLo1 ) )"		4225310	0					
ANR	4226042	Callee	tcg_gen_ld_i64		4225310	0					
ANR	4226043	Identifier	tcg_gen_ld_i64		4225310	0					
ANR	4226044	ArgumentList	tmp		4225310	1					
ANR	4226045	Argument	tmp		4225310	0					
ANR	4226046	Identifier	tmp		4225310	0					
ANR	4226047	Argument	cpu_env		4225310	1					
ANR	4226048	Identifier	cpu_env		4225310	0					
ANR	4226049	Argument	"offsetof ( CPUMIPSState , CP0_EntryLo1 )"		4225310	2					
ANR	4226050	CallExpression	"offsetof ( CPUMIPSState , CP0_EntryLo1 )"		4225310	0					
ANR	4226051	Callee	offsetof		4225310	0					
ANR	4226052	Identifier	offsetof		4225310	0					
ANR	4226053	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226054	Argument	CPUMIPSState		4225310	0					
ANR	4226055	Identifier	CPUMIPSState		4225310	0					
ANR	4226056	Argument	CP0_EntryLo1		4225310	1					
ANR	4226057	Identifier	CP0_EntryLo1		4225310	0					
ANR	4226058	IfStatement	if ( ctx -> rxi )		4225310	2					
ANR	4226059	Condition	ctx -> rxi	301:20:4983:4990	4225310	0	True				
ANR	4226060	PtrMemberAccess	ctx -> rxi		4225310	0					
ANR	4226061	Identifier	ctx		4225310	0					
ANR	4226062	Identifier	rxi		4225310	1					
ANR	4226063	CompoundStatement		299:30:4923:4923	4225310	1					
ANR	4226064	ExpressionStatement	"tcg_gen_shri_tl ( arg , tmp , CP0EnLo_XI )"	305:20:5075:5112	4225310	0	True				
ANR	4226065	CallExpression	"tcg_gen_shri_tl ( arg , tmp , CP0EnLo_XI )"		4225310	0					
ANR	4226066	Callee	tcg_gen_shri_tl		4225310	0					
ANR	4226067	Identifier	tcg_gen_shri_tl		4225310	0					
ANR	4226068	ArgumentList	arg		4225310	1					
ANR	4226069	Argument	arg		4225310	0					
ANR	4226070	Identifier	arg		4225310	0					
ANR	4226071	Argument	tmp		4225310	1					
ANR	4226072	Identifier	tmp		4225310	0					
ANR	4226073	Argument	CP0EnLo_XI		4225310	2					
ANR	4226074	Identifier	CP0EnLo_XI		4225310	0					
ANR	4226075	ExpressionStatement	"tcg_gen_deposit_tl ( tmp , tmp , arg , 30 , 2 )"	307:20:5135:5175	4225310	1	True				
ANR	4226076	CallExpression	"tcg_gen_deposit_tl ( tmp , tmp , arg , 30 , 2 )"		4225310	0					
ANR	4226077	Callee	tcg_gen_deposit_tl		4225310	0					
ANR	4226078	Identifier	tcg_gen_deposit_tl		4225310	0					
ANR	4226079	ArgumentList	tmp		4225310	1					
ANR	4226080	Argument	tmp		4225310	0					
ANR	4226081	Identifier	tmp		4225310	0					
ANR	4226082	Argument	tmp		4225310	1					
ANR	4226083	Identifier	tmp		4225310	0					
ANR	4226084	Argument	arg		4225310	2					
ANR	4226085	Identifier	arg		4225310	0					
ANR	4226086	Argument	30		4225310	3					
ANR	4226087	PrimaryExpression	30		4225310	0					
ANR	4226088	Argument	2		4225310	4					
ANR	4226089	PrimaryExpression	2		4225310	0					
ANR	4226090	ExpressionStatement	"gen_move_low32 ( arg , tmp )"	313:16:5221:5245	4225310	3	True				
ANR	4226091	CallExpression	"gen_move_low32 ( arg , tmp )"		4225310	0					
ANR	4226092	Callee	gen_move_low32		4225310	0					
ANR	4226093	Identifier	gen_move_low32		4225310	0					
ANR	4226094	ArgumentList	arg		4225310	1					
ANR	4226095	Argument	arg		4225310	0					
ANR	4226096	Identifier	arg		4225310	0					
ANR	4226097	Argument	tmp		4225310	1					
ANR	4226098	Identifier	tmp		4225310	0					
ANR	4226099	ExpressionStatement	tcg_temp_free_i64 ( tmp )	315:16:5264:5286	4225310	4	True				
ANR	4226100	CallExpression	tcg_temp_free_i64 ( tmp )		4225310	0					
ANR	4226101	Callee	tcg_temp_free_i64		4225310	0					
ANR	4226102	Identifier	tcg_temp_free_i64		4225310	0					
ANR	4226103	ArgumentList	tmp		4225310	1					
ANR	4226104	Argument	tmp		4225310	0					
ANR	4226105	Identifier	tmp		4225310	0					
ANR	4226106	ExpressionStatement	"rn = ""EntryLo1"""	319:12:5316:5331	4225310	2	True				
ANR	4226107	AssignmentExpression	"rn = ""EntryLo1"""		4225310	0		=			
ANR	4226108	Identifier	rn		4225310	0					
ANR	4226109	PrimaryExpression	"""EntryLo1"""		4225310	1					
ANR	4226110	BreakStatement	break ;	321:12:5346:5351	4225310	3	True				
ANR	4226111	Label	case 1 :	323:8:5362:5368	4225310	4	True				
ANR	4226112	ExpressionStatement	CP0_CHECK ( ctx -> vp )	325:12:5383:5401	4225310	5	True				
ANR	4226113	CallExpression	CP0_CHECK ( ctx -> vp )		4225310	0					
ANR	4226114	Callee	CP0_CHECK		4225310	0					
ANR	4226115	Identifier	CP0_CHECK		4225310	0					
ANR	4226116	ArgumentList	ctx -> vp		4225310	1					
ANR	4226117	Argument	ctx -> vp		4225310	0					
ANR	4226118	PtrMemberAccess	ctx -> vp		4225310	0					
ANR	4226119	Identifier	ctx		4225310	0					
ANR	4226120	Identifier	vp		4225310	1					
ANR	4226121	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_GlobalNumber ) )"	327:12:5416:5478	4225310	6	True				
ANR	4226122	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_GlobalNumber ) )"		4225310	0					
ANR	4226123	Callee	gen_mfc0_load32		4225310	0					
ANR	4226124	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226125	ArgumentList	arg		4225310	1					
ANR	4226126	Argument	arg		4225310	0					
ANR	4226127	Identifier	arg		4225310	0					
ANR	4226128	Argument	"offsetof ( CPUMIPSState , CP0_GlobalNumber )"		4225310	1					
ANR	4226129	CallExpression	"offsetof ( CPUMIPSState , CP0_GlobalNumber )"		4225310	0					
ANR	4226130	Callee	offsetof		4225310	0					
ANR	4226131	Identifier	offsetof		4225310	0					
ANR	4226132	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226133	Argument	CPUMIPSState		4225310	0					
ANR	4226134	Identifier	CPUMIPSState		4225310	0					
ANR	4226135	Argument	CP0_GlobalNumber		4225310	1					
ANR	4226136	Identifier	CP0_GlobalNumber		4225310	0					
ANR	4226137	ExpressionStatement	"rn = ""GlobalNumber"""	329:12:5493:5512	4225310	7	True				
ANR	4226138	AssignmentExpression	"rn = ""GlobalNumber"""		4225310	0		=			
ANR	4226139	Identifier	rn		4225310	0					
ANR	4226140	PrimaryExpression	"""GlobalNumber"""		4225310	1					
ANR	4226141	BreakStatement	break ;	331:12:5527:5532	4225310	8	True				
ANR	4226142	Label	default :	333:8:5543:5550	4225310	9	True				
ANR	4226143	Identifier	default		4225310	0					
ANR	4226144	GotoStatement	goto cp0_unimplemented ;	335:12:5565:5587	4225310	10	True				
ANR	4226145	Identifier	cp0_unimplemented		4225310	0					
ANR	4226146	BreakStatement	break ;	339:8:5609:5614	4225310	11	True				
ANR	4226147	Label	case 4 :	341:4:5621:5627	4225310	12	True				
ANR	4226148	SwitchStatement	switch ( sel )		4225310	13					
ANR	4226149	Condition	sel	343:16:5646:5648	4225310	0	True				
ANR	4226150	Identifier	sel		4225310	0					
ANR	4226151	CompoundStatement		341:21:5581:5581	4225310	1					
ANR	4226152	Label	case 0 :	345:8:5662:5668	4225310	0	True				
ANR	4226153	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_Context ) )"	347:12:5683:5747	4225310	1	True				
ANR	4226154	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_Context ) )"		4225310	0					
ANR	4226155	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4226156	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4226157	ArgumentList	arg		4225310	1					
ANR	4226158	Argument	arg		4225310	0					
ANR	4226159	Identifier	arg		4225310	0					
ANR	4226160	Argument	cpu_env		4225310	1					
ANR	4226161	Identifier	cpu_env		4225310	0					
ANR	4226162	Argument	"offsetof ( CPUMIPSState , CP0_Context )"		4225310	2					
ANR	4226163	CallExpression	"offsetof ( CPUMIPSState , CP0_Context )"		4225310	0					
ANR	4226164	Callee	offsetof		4225310	0					
ANR	4226165	Identifier	offsetof		4225310	0					
ANR	4226166	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226167	Argument	CPUMIPSState		4225310	0					
ANR	4226168	Identifier	CPUMIPSState		4225310	0					
ANR	4226169	Argument	CP0_Context		4225310	1					
ANR	4226170	Identifier	CP0_Context		4225310	0					
ANR	4226171	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	349:12:5762:5789	4225310	2	True				
ANR	4226172	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4226173	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4226174	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4226175	ArgumentList	arg		4225310	1					
ANR	4226176	Argument	arg		4225310	0					
ANR	4226177	Identifier	arg		4225310	0					
ANR	4226178	Argument	arg		4225310	1					
ANR	4226179	Identifier	arg		4225310	0					
ANR	4226180	ExpressionStatement	"rn = ""Context"""	351:12:5804:5818	4225310	3	True				
ANR	4226181	AssignmentExpression	"rn = ""Context"""		4225310	0		=			
ANR	4226182	Identifier	rn		4225310	0					
ANR	4226183	PrimaryExpression	"""Context"""		4225310	1					
ANR	4226184	BreakStatement	break ;	353:12:5833:5838	4225310	4	True				
ANR	4226185	Label	case 1 :	355:8:5849:5855	4225310	5	True				
ANR	4226186	ExpressionStatement	"rn = ""ContextConfig"""	359:12:5941:5961	4225310	6	True				
ANR	4226187	AssignmentExpression	"rn = ""ContextConfig"""		4225310	0		=			
ANR	4226188	Identifier	rn		4225310	0					
ANR	4226189	PrimaryExpression	"""ContextConfig"""		4225310	1					
ANR	4226190	GotoStatement	goto cp0_unimplemented ;	361:12:5976:5998	4225310	7	True				
ANR	4226191	Identifier	cp0_unimplemented		4225310	0					
ANR	4226192	Label	case 2 :	363:8:6009:6015	4225310	8	True				
ANR	4226193	ExpressionStatement	CP0_CHECK ( ctx -> ulri )	365:12:6030:6050	4225310	9	True				
ANR	4226194	CallExpression	CP0_CHECK ( ctx -> ulri )		4225310	0					
ANR	4226195	Callee	CP0_CHECK		4225310	0					
ANR	4226196	Identifier	CP0_CHECK		4225310	0					
ANR	4226197	ArgumentList	ctx -> ulri		4225310	1					
ANR	4226198	Argument	ctx -> ulri		4225310	0					
ANR	4226199	PtrMemberAccess	ctx -> ulri		4225310	0					
ANR	4226200	Identifier	ctx		4225310	0					
ANR	4226201	Identifier	ulri		4225310	1					
ANR	4226202	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , active_tc . CP0_UserLocal ) )"	367:12:6065:6168	4225310	10	True				
ANR	4226203	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , active_tc . CP0_UserLocal ) )"		4225310	0					
ANR	4226204	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4226205	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4226206	ArgumentList	arg		4225310	1					
ANR	4226207	Argument	arg		4225310	0					
ANR	4226208	Identifier	arg		4225310	0					
ANR	4226209	Argument	cpu_env		4225310	1					
ANR	4226210	Identifier	cpu_env		4225310	0					
ANR	4226211	Argument	"offsetof ( CPUMIPSState , active_tc . CP0_UserLocal )"		4225310	2					
ANR	4226212	CallExpression	"offsetof ( CPUMIPSState , active_tc . CP0_UserLocal )"		4225310	0					
ANR	4226213	Callee	offsetof		4225310	0					
ANR	4226214	Identifier	offsetof		4225310	0					
ANR	4226215	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226216	Argument	CPUMIPSState		4225310	0					
ANR	4226217	Identifier	CPUMIPSState		4225310	0					
ANR	4226218	Argument	active_tc . CP0_UserLocal		4225310	1					
ANR	4226219	MemberAccess	active_tc . CP0_UserLocal		4225310	0					
ANR	4226220	Identifier	active_tc		4225310	0					
ANR	4226221	Identifier	CP0_UserLocal		4225310	1					
ANR	4226222	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	371:12:6183:6210	4225310	11	True				
ANR	4226223	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4226224	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4226225	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4226226	ArgumentList	arg		4225310	1					
ANR	4226227	Argument	arg		4225310	0					
ANR	4226228	Identifier	arg		4225310	0					
ANR	4226229	Argument	arg		4225310	1					
ANR	4226230	Identifier	arg		4225310	0					
ANR	4226231	ExpressionStatement	"rn = ""UserLocal"""	373:12:6225:6241	4225310	12	True				
ANR	4226232	AssignmentExpression	"rn = ""UserLocal"""		4225310	0		=			
ANR	4226233	Identifier	rn		4225310	0					
ANR	4226234	PrimaryExpression	"""UserLocal"""		4225310	1					
ANR	4226235	BreakStatement	break ;	375:12:6256:6261	4225310	13	True				
ANR	4226236	Label	default :	377:8:6272:6279	4225310	14	True				
ANR	4226237	Identifier	default		4225310	0					
ANR	4226238	GotoStatement	goto cp0_unimplemented ;	379:12:6294:6316	4225310	15	True				
ANR	4226239	Identifier	cp0_unimplemented		4225310	0					
ANR	4226240	BreakStatement	break ;	383:8:6338:6343	4225310	14	True				
ANR	4226241	Label	case 5 :	385:4:6350:6356	4225310	15	True				
ANR	4226242	SwitchStatement	switch ( sel )		4225310	16					
ANR	4226243	Condition	sel	387:16:6375:6377	4225310	0	True				
ANR	4226244	Identifier	sel		4225310	0					
ANR	4226245	CompoundStatement		385:21:6310:6310	4225310	1					
ANR	4226246	Label	case 0 :	389:8:6391:6397	4225310	0	True				
ANR	4226247	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_PageMask ) )"	391:12:6412:6470	4225310	1	True				
ANR	4226248	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_PageMask ) )"		4225310	0					
ANR	4226249	Callee	gen_mfc0_load32		4225310	0					
ANR	4226250	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226251	ArgumentList	arg		4225310	1					
ANR	4226252	Argument	arg		4225310	0					
ANR	4226253	Identifier	arg		4225310	0					
ANR	4226254	Argument	"offsetof ( CPUMIPSState , CP0_PageMask )"		4225310	1					
ANR	4226255	CallExpression	"offsetof ( CPUMIPSState , CP0_PageMask )"		4225310	0					
ANR	4226256	Callee	offsetof		4225310	0					
ANR	4226257	Identifier	offsetof		4225310	0					
ANR	4226258	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226259	Argument	CPUMIPSState		4225310	0					
ANR	4226260	Identifier	CPUMIPSState		4225310	0					
ANR	4226261	Argument	CP0_PageMask		4225310	1					
ANR	4226262	Identifier	CP0_PageMask		4225310	0					
ANR	4226263	ExpressionStatement	"rn = ""PageMask"""	393:12:6485:6500	4225310	2	True				
ANR	4226264	AssignmentExpression	"rn = ""PageMask"""		4225310	0		=			
ANR	4226265	Identifier	rn		4225310	0					
ANR	4226266	PrimaryExpression	"""PageMask"""		4225310	1					
ANR	4226267	BreakStatement	break ;	395:12:6515:6520	4225310	3	True				
ANR	4226268	Label	case 1 :	397:8:6531:6537	4225310	4	True				
ANR	4226269	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	399:12:6552:6581	4225310	5	True				
ANR	4226270	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4226271	Callee	check_insn		4225310	0					
ANR	4226272	Identifier	check_insn		4225310	0					
ANR	4226273	ArgumentList	ctx		4225310	1					
ANR	4226274	Argument	ctx		4225310	0					
ANR	4226275	Identifier	ctx		4225310	0					
ANR	4226276	Argument	ISA_MIPS32R2		4225310	1					
ANR	4226277	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4226278	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_PageGrain ) )"	401:12:6596:6655	4225310	6	True				
ANR	4226279	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_PageGrain ) )"		4225310	0					
ANR	4226280	Callee	gen_mfc0_load32		4225310	0					
ANR	4226281	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226282	ArgumentList	arg		4225310	1					
ANR	4226283	Argument	arg		4225310	0					
ANR	4226284	Identifier	arg		4225310	0					
ANR	4226285	Argument	"offsetof ( CPUMIPSState , CP0_PageGrain )"		4225310	1					
ANR	4226286	CallExpression	"offsetof ( CPUMIPSState , CP0_PageGrain )"		4225310	0					
ANR	4226287	Callee	offsetof		4225310	0					
ANR	4226288	Identifier	offsetof		4225310	0					
ANR	4226289	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226290	Argument	CPUMIPSState		4225310	0					
ANR	4226291	Identifier	CPUMIPSState		4225310	0					
ANR	4226292	Argument	CP0_PageGrain		4225310	1					
ANR	4226293	Identifier	CP0_PageGrain		4225310	0					
ANR	4226294	ExpressionStatement	"rn = ""PageGrain"""	403:12:6670:6686	4225310	7	True				
ANR	4226295	AssignmentExpression	"rn = ""PageGrain"""		4225310	0		=			
ANR	4226296	Identifier	rn		4225310	0					
ANR	4226297	PrimaryExpression	"""PageGrain"""		4225310	1					
ANR	4226298	BreakStatement	break ;	405:12:6701:6706	4225310	8	True				
ANR	4226299	Label	case 2 :	407:8:6717:6723	4225310	9	True				
ANR	4226300	ExpressionStatement	CP0_CHECK ( ctx -> sc )	409:12:6738:6756	4225310	10	True				
ANR	4226301	CallExpression	CP0_CHECK ( ctx -> sc )		4225310	0					
ANR	4226302	Callee	CP0_CHECK		4225310	0					
ANR	4226303	Identifier	CP0_CHECK		4225310	0					
ANR	4226304	ArgumentList	ctx -> sc		4225310	1					
ANR	4226305	Argument	ctx -> sc		4225310	0					
ANR	4226306	PtrMemberAccess	ctx -> sc		4225310	0					
ANR	4226307	Identifier	ctx		4225310	0					
ANR	4226308	Identifier	sc		4225310	1					
ANR	4226309	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_SegCtl0 ) )"	411:12:6771:6835	4225310	11	True				
ANR	4226310	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_SegCtl0 ) )"		4225310	0					
ANR	4226311	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4226312	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4226313	ArgumentList	arg		4225310	1					
ANR	4226314	Argument	arg		4225310	0					
ANR	4226315	Identifier	arg		4225310	0					
ANR	4226316	Argument	cpu_env		4225310	1					
ANR	4226317	Identifier	cpu_env		4225310	0					
ANR	4226318	Argument	"offsetof ( CPUMIPSState , CP0_SegCtl0 )"		4225310	2					
ANR	4226319	CallExpression	"offsetof ( CPUMIPSState , CP0_SegCtl0 )"		4225310	0					
ANR	4226320	Callee	offsetof		4225310	0					
ANR	4226321	Identifier	offsetof		4225310	0					
ANR	4226322	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226323	Argument	CPUMIPSState		4225310	0					
ANR	4226324	Identifier	CPUMIPSState		4225310	0					
ANR	4226325	Argument	CP0_SegCtl0		4225310	1					
ANR	4226326	Identifier	CP0_SegCtl0		4225310	0					
ANR	4226327	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	413:12:6850:6877	4225310	12	True				
ANR	4226328	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4226329	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4226330	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4226331	ArgumentList	arg		4225310	1					
ANR	4226332	Argument	arg		4225310	0					
ANR	4226333	Identifier	arg		4225310	0					
ANR	4226334	Argument	arg		4225310	1					
ANR	4226335	Identifier	arg		4225310	0					
ANR	4226336	ExpressionStatement	"rn = ""SegCtl0"""	415:12:6892:6906	4225310	13	True				
ANR	4226337	AssignmentExpression	"rn = ""SegCtl0"""		4225310	0		=			
ANR	4226338	Identifier	rn		4225310	0					
ANR	4226339	PrimaryExpression	"""SegCtl0"""		4225310	1					
ANR	4226340	BreakStatement	break ;	417:12:6921:6926	4225310	14	True				
ANR	4226341	Label	case 3 :	419:8:6937:6943	4225310	15	True				
ANR	4226342	ExpressionStatement	CP0_CHECK ( ctx -> sc )	421:12:6958:6976	4225310	16	True				
ANR	4226343	CallExpression	CP0_CHECK ( ctx -> sc )		4225310	0					
ANR	4226344	Callee	CP0_CHECK		4225310	0					
ANR	4226345	Identifier	CP0_CHECK		4225310	0					
ANR	4226346	ArgumentList	ctx -> sc		4225310	1					
ANR	4226347	Argument	ctx -> sc		4225310	0					
ANR	4226348	PtrMemberAccess	ctx -> sc		4225310	0					
ANR	4226349	Identifier	ctx		4225310	0					
ANR	4226350	Identifier	sc		4225310	1					
ANR	4226351	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_SegCtl1 ) )"	423:12:6991:7055	4225310	17	True				
ANR	4226352	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_SegCtl1 ) )"		4225310	0					
ANR	4226353	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4226354	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4226355	ArgumentList	arg		4225310	1					
ANR	4226356	Argument	arg		4225310	0					
ANR	4226357	Identifier	arg		4225310	0					
ANR	4226358	Argument	cpu_env		4225310	1					
ANR	4226359	Identifier	cpu_env		4225310	0					
ANR	4226360	Argument	"offsetof ( CPUMIPSState , CP0_SegCtl1 )"		4225310	2					
ANR	4226361	CallExpression	"offsetof ( CPUMIPSState , CP0_SegCtl1 )"		4225310	0					
ANR	4226362	Callee	offsetof		4225310	0					
ANR	4226363	Identifier	offsetof		4225310	0					
ANR	4226364	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226365	Argument	CPUMIPSState		4225310	0					
ANR	4226366	Identifier	CPUMIPSState		4225310	0					
ANR	4226367	Argument	CP0_SegCtl1		4225310	1					
ANR	4226368	Identifier	CP0_SegCtl1		4225310	0					
ANR	4226369	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	425:12:7070:7097	4225310	18	True				
ANR	4226370	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4226371	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4226372	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4226373	ArgumentList	arg		4225310	1					
ANR	4226374	Argument	arg		4225310	0					
ANR	4226375	Identifier	arg		4225310	0					
ANR	4226376	Argument	arg		4225310	1					
ANR	4226377	Identifier	arg		4225310	0					
ANR	4226378	ExpressionStatement	"rn = ""SegCtl1"""	427:12:7112:7126	4225310	19	True				
ANR	4226379	AssignmentExpression	"rn = ""SegCtl1"""		4225310	0		=			
ANR	4226380	Identifier	rn		4225310	0					
ANR	4226381	PrimaryExpression	"""SegCtl1"""		4225310	1					
ANR	4226382	BreakStatement	break ;	429:12:7141:7146	4225310	20	True				
ANR	4226383	Label	case 4 :	431:8:7157:7163	4225310	21	True				
ANR	4226384	ExpressionStatement	CP0_CHECK ( ctx -> sc )	433:12:7178:7196	4225310	22	True				
ANR	4226385	CallExpression	CP0_CHECK ( ctx -> sc )		4225310	0					
ANR	4226386	Callee	CP0_CHECK		4225310	0					
ANR	4226387	Identifier	CP0_CHECK		4225310	0					
ANR	4226388	ArgumentList	ctx -> sc		4225310	1					
ANR	4226389	Argument	ctx -> sc		4225310	0					
ANR	4226390	PtrMemberAccess	ctx -> sc		4225310	0					
ANR	4226391	Identifier	ctx		4225310	0					
ANR	4226392	Identifier	sc		4225310	1					
ANR	4226393	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_SegCtl2 ) )"	435:12:7211:7275	4225310	23	True				
ANR	4226394	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_SegCtl2 ) )"		4225310	0					
ANR	4226395	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4226396	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4226397	ArgumentList	arg		4225310	1					
ANR	4226398	Argument	arg		4225310	0					
ANR	4226399	Identifier	arg		4225310	0					
ANR	4226400	Argument	cpu_env		4225310	1					
ANR	4226401	Identifier	cpu_env		4225310	0					
ANR	4226402	Argument	"offsetof ( CPUMIPSState , CP0_SegCtl2 )"		4225310	2					
ANR	4226403	CallExpression	"offsetof ( CPUMIPSState , CP0_SegCtl2 )"		4225310	0					
ANR	4226404	Callee	offsetof		4225310	0					
ANR	4226405	Identifier	offsetof		4225310	0					
ANR	4226406	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226407	Argument	CPUMIPSState		4225310	0					
ANR	4226408	Identifier	CPUMIPSState		4225310	0					
ANR	4226409	Argument	CP0_SegCtl2		4225310	1					
ANR	4226410	Identifier	CP0_SegCtl2		4225310	0					
ANR	4226411	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	437:12:7290:7317	4225310	24	True				
ANR	4226412	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4226413	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4226414	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4226415	ArgumentList	arg		4225310	1					
ANR	4226416	Argument	arg		4225310	0					
ANR	4226417	Identifier	arg		4225310	0					
ANR	4226418	Argument	arg		4225310	1					
ANR	4226419	Identifier	arg		4225310	0					
ANR	4226420	ExpressionStatement	"rn = ""SegCtl2"""	439:12:7332:7346	4225310	25	True				
ANR	4226421	AssignmentExpression	"rn = ""SegCtl2"""		4225310	0		=			
ANR	4226422	Identifier	rn		4225310	0					
ANR	4226423	PrimaryExpression	"""SegCtl2"""		4225310	1					
ANR	4226424	BreakStatement	break ;	441:12:7361:7366	4225310	26	True				
ANR	4226425	Label	default :	443:8:7377:7384	4225310	27	True				
ANR	4226426	Identifier	default		4225310	0					
ANR	4226427	GotoStatement	goto cp0_unimplemented ;	445:12:7399:7421	4225310	28	True				
ANR	4226428	Identifier	cp0_unimplemented		4225310	0					
ANR	4226429	BreakStatement	break ;	449:8:7443:7448	4225310	17	True				
ANR	4226430	Label	case 6 :	451:4:7455:7461	4225310	18	True				
ANR	4226431	SwitchStatement	switch ( sel )		4225310	19					
ANR	4226432	Condition	sel	453:16:7480:7482	4225310	0	True				
ANR	4226433	Identifier	sel		4225310	0					
ANR	4226434	CompoundStatement		451:21:7415:7415	4225310	1					
ANR	4226435	Label	case 0 :	455:8:7496:7502	4225310	0	True				
ANR	4226436	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Wired ) )"	457:12:7517:7572	4225310	1	True				
ANR	4226437	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Wired ) )"		4225310	0					
ANR	4226438	Callee	gen_mfc0_load32		4225310	0					
ANR	4226439	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226440	ArgumentList	arg		4225310	1					
ANR	4226441	Argument	arg		4225310	0					
ANR	4226442	Identifier	arg		4225310	0					
ANR	4226443	Argument	"offsetof ( CPUMIPSState , CP0_Wired )"		4225310	1					
ANR	4226444	CallExpression	"offsetof ( CPUMIPSState , CP0_Wired )"		4225310	0					
ANR	4226445	Callee	offsetof		4225310	0					
ANR	4226446	Identifier	offsetof		4225310	0					
ANR	4226447	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226448	Argument	CPUMIPSState		4225310	0					
ANR	4226449	Identifier	CPUMIPSState		4225310	0					
ANR	4226450	Argument	CP0_Wired		4225310	1					
ANR	4226451	Identifier	CP0_Wired		4225310	0					
ANR	4226452	ExpressionStatement	"rn = ""Wired"""	459:12:7587:7599	4225310	2	True				
ANR	4226453	AssignmentExpression	"rn = ""Wired"""		4225310	0		=			
ANR	4226454	Identifier	rn		4225310	0					
ANR	4226455	PrimaryExpression	"""Wired"""		4225310	1					
ANR	4226456	BreakStatement	break ;	461:12:7614:7619	4225310	3	True				
ANR	4226457	Label	case 1 :	463:8:7630:7636	4225310	4	True				
ANR	4226458	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	465:12:7651:7680	4225310	5	True				
ANR	4226459	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4226460	Callee	check_insn		4225310	0					
ANR	4226461	Identifier	check_insn		4225310	0					
ANR	4226462	ArgumentList	ctx		4225310	1					
ANR	4226463	Argument	ctx		4225310	0					
ANR	4226464	Identifier	ctx		4225310	0					
ANR	4226465	Argument	ISA_MIPS32R2		4225310	1					
ANR	4226466	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4226467	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSConf0 ) )"	467:12:7695:7753	4225310	6	True				
ANR	4226468	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSConf0 ) )"		4225310	0					
ANR	4226469	Callee	gen_mfc0_load32		4225310	0					
ANR	4226470	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226471	ArgumentList	arg		4225310	1					
ANR	4226472	Argument	arg		4225310	0					
ANR	4226473	Identifier	arg		4225310	0					
ANR	4226474	Argument	"offsetof ( CPUMIPSState , CP0_SRSConf0 )"		4225310	1					
ANR	4226475	CallExpression	"offsetof ( CPUMIPSState , CP0_SRSConf0 )"		4225310	0					
ANR	4226476	Callee	offsetof		4225310	0					
ANR	4226477	Identifier	offsetof		4225310	0					
ANR	4226478	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226479	Argument	CPUMIPSState		4225310	0					
ANR	4226480	Identifier	CPUMIPSState		4225310	0					
ANR	4226481	Argument	CP0_SRSConf0		4225310	1					
ANR	4226482	Identifier	CP0_SRSConf0		4225310	0					
ANR	4226483	ExpressionStatement	"rn = ""SRSConf0"""	469:12:7768:7783	4225310	7	True				
ANR	4226484	AssignmentExpression	"rn = ""SRSConf0"""		4225310	0		=			
ANR	4226485	Identifier	rn		4225310	0					
ANR	4226486	PrimaryExpression	"""SRSConf0"""		4225310	1					
ANR	4226487	BreakStatement	break ;	471:12:7798:7803	4225310	8	True				
ANR	4226488	Label	case 2 :	473:8:7814:7820	4225310	9	True				
ANR	4226489	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	475:12:7835:7864	4225310	10	True				
ANR	4226490	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4226491	Callee	check_insn		4225310	0					
ANR	4226492	Identifier	check_insn		4225310	0					
ANR	4226493	ArgumentList	ctx		4225310	1					
ANR	4226494	Argument	ctx		4225310	0					
ANR	4226495	Identifier	ctx		4225310	0					
ANR	4226496	Argument	ISA_MIPS32R2		4225310	1					
ANR	4226497	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4226498	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSConf1 ) )"	477:12:7879:7937	4225310	11	True				
ANR	4226499	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSConf1 ) )"		4225310	0					
ANR	4226500	Callee	gen_mfc0_load32		4225310	0					
ANR	4226501	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226502	ArgumentList	arg		4225310	1					
ANR	4226503	Argument	arg		4225310	0					
ANR	4226504	Identifier	arg		4225310	0					
ANR	4226505	Argument	"offsetof ( CPUMIPSState , CP0_SRSConf1 )"		4225310	1					
ANR	4226506	CallExpression	"offsetof ( CPUMIPSState , CP0_SRSConf1 )"		4225310	0					
ANR	4226507	Callee	offsetof		4225310	0					
ANR	4226508	Identifier	offsetof		4225310	0					
ANR	4226509	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226510	Argument	CPUMIPSState		4225310	0					
ANR	4226511	Identifier	CPUMIPSState		4225310	0					
ANR	4226512	Argument	CP0_SRSConf1		4225310	1					
ANR	4226513	Identifier	CP0_SRSConf1		4225310	0					
ANR	4226514	ExpressionStatement	"rn = ""SRSConf1"""	479:12:7952:7967	4225310	12	True				
ANR	4226515	AssignmentExpression	"rn = ""SRSConf1"""		4225310	0		=			
ANR	4226516	Identifier	rn		4225310	0					
ANR	4226517	PrimaryExpression	"""SRSConf1"""		4225310	1					
ANR	4226518	BreakStatement	break ;	481:12:7982:7987	4225310	13	True				
ANR	4226519	Label	case 3 :	483:8:7998:8004	4225310	14	True				
ANR	4226520	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	485:12:8019:8048	4225310	15	True				
ANR	4226521	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4226522	Callee	check_insn		4225310	0					
ANR	4226523	Identifier	check_insn		4225310	0					
ANR	4226524	ArgumentList	ctx		4225310	1					
ANR	4226525	Argument	ctx		4225310	0					
ANR	4226526	Identifier	ctx		4225310	0					
ANR	4226527	Argument	ISA_MIPS32R2		4225310	1					
ANR	4226528	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4226529	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSConf2 ) )"	487:12:8063:8121	4225310	16	True				
ANR	4226530	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSConf2 ) )"		4225310	0					
ANR	4226531	Callee	gen_mfc0_load32		4225310	0					
ANR	4226532	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226533	ArgumentList	arg		4225310	1					
ANR	4226534	Argument	arg		4225310	0					
ANR	4226535	Identifier	arg		4225310	0					
ANR	4226536	Argument	"offsetof ( CPUMIPSState , CP0_SRSConf2 )"		4225310	1					
ANR	4226537	CallExpression	"offsetof ( CPUMIPSState , CP0_SRSConf2 )"		4225310	0					
ANR	4226538	Callee	offsetof		4225310	0					
ANR	4226539	Identifier	offsetof		4225310	0					
ANR	4226540	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226541	Argument	CPUMIPSState		4225310	0					
ANR	4226542	Identifier	CPUMIPSState		4225310	0					
ANR	4226543	Argument	CP0_SRSConf2		4225310	1					
ANR	4226544	Identifier	CP0_SRSConf2		4225310	0					
ANR	4226545	ExpressionStatement	"rn = ""SRSConf2"""	489:12:8136:8151	4225310	17	True				
ANR	4226546	AssignmentExpression	"rn = ""SRSConf2"""		4225310	0		=			
ANR	4226547	Identifier	rn		4225310	0					
ANR	4226548	PrimaryExpression	"""SRSConf2"""		4225310	1					
ANR	4226549	BreakStatement	break ;	491:12:8166:8171	4225310	18	True				
ANR	4226550	Label	case 4 :	493:8:8182:8188	4225310	19	True				
ANR	4226551	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	495:12:8203:8232	4225310	20	True				
ANR	4226552	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4226553	Callee	check_insn		4225310	0					
ANR	4226554	Identifier	check_insn		4225310	0					
ANR	4226555	ArgumentList	ctx		4225310	1					
ANR	4226556	Argument	ctx		4225310	0					
ANR	4226557	Identifier	ctx		4225310	0					
ANR	4226558	Argument	ISA_MIPS32R2		4225310	1					
ANR	4226559	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4226560	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSConf3 ) )"	497:12:8247:8305	4225310	21	True				
ANR	4226561	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSConf3 ) )"		4225310	0					
ANR	4226562	Callee	gen_mfc0_load32		4225310	0					
ANR	4226563	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226564	ArgumentList	arg		4225310	1					
ANR	4226565	Argument	arg		4225310	0					
ANR	4226566	Identifier	arg		4225310	0					
ANR	4226567	Argument	"offsetof ( CPUMIPSState , CP0_SRSConf3 )"		4225310	1					
ANR	4226568	CallExpression	"offsetof ( CPUMIPSState , CP0_SRSConf3 )"		4225310	0					
ANR	4226569	Callee	offsetof		4225310	0					
ANR	4226570	Identifier	offsetof		4225310	0					
ANR	4226571	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226572	Argument	CPUMIPSState		4225310	0					
ANR	4226573	Identifier	CPUMIPSState		4225310	0					
ANR	4226574	Argument	CP0_SRSConf3		4225310	1					
ANR	4226575	Identifier	CP0_SRSConf3		4225310	0					
ANR	4226576	ExpressionStatement	"rn = ""SRSConf3"""	499:12:8320:8335	4225310	22	True				
ANR	4226577	AssignmentExpression	"rn = ""SRSConf3"""		4225310	0		=			
ANR	4226578	Identifier	rn		4225310	0					
ANR	4226579	PrimaryExpression	"""SRSConf3"""		4225310	1					
ANR	4226580	BreakStatement	break ;	501:12:8350:8355	4225310	23	True				
ANR	4226581	Label	case 5 :	503:8:8366:8372	4225310	24	True				
ANR	4226582	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	505:12:8387:8416	4225310	25	True				
ANR	4226583	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4226584	Callee	check_insn		4225310	0					
ANR	4226585	Identifier	check_insn		4225310	0					
ANR	4226586	ArgumentList	ctx		4225310	1					
ANR	4226587	Argument	ctx		4225310	0					
ANR	4226588	Identifier	ctx		4225310	0					
ANR	4226589	Argument	ISA_MIPS32R2		4225310	1					
ANR	4226590	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4226591	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSConf4 ) )"	507:12:8431:8489	4225310	26	True				
ANR	4226592	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSConf4 ) )"		4225310	0					
ANR	4226593	Callee	gen_mfc0_load32		4225310	0					
ANR	4226594	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226595	ArgumentList	arg		4225310	1					
ANR	4226596	Argument	arg		4225310	0					
ANR	4226597	Identifier	arg		4225310	0					
ANR	4226598	Argument	"offsetof ( CPUMIPSState , CP0_SRSConf4 )"		4225310	1					
ANR	4226599	CallExpression	"offsetof ( CPUMIPSState , CP0_SRSConf4 )"		4225310	0					
ANR	4226600	Callee	offsetof		4225310	0					
ANR	4226601	Identifier	offsetof		4225310	0					
ANR	4226602	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226603	Argument	CPUMIPSState		4225310	0					
ANR	4226604	Identifier	CPUMIPSState		4225310	0					
ANR	4226605	Argument	CP0_SRSConf4		4225310	1					
ANR	4226606	Identifier	CP0_SRSConf4		4225310	0					
ANR	4226607	ExpressionStatement	"rn = ""SRSConf4"""	509:12:8504:8519	4225310	27	True				
ANR	4226608	AssignmentExpression	"rn = ""SRSConf4"""		4225310	0		=			
ANR	4226609	Identifier	rn		4225310	0					
ANR	4226610	PrimaryExpression	"""SRSConf4"""		4225310	1					
ANR	4226611	BreakStatement	break ;	511:12:8534:8539	4225310	28	True				
ANR	4226612	Label	default :	513:8:8550:8557	4225310	29	True				
ANR	4226613	Identifier	default		4225310	0					
ANR	4226614	GotoStatement	goto cp0_unimplemented ;	515:12:8572:8594	4225310	30	True				
ANR	4226615	Identifier	cp0_unimplemented		4225310	0					
ANR	4226616	BreakStatement	break ;	519:8:8616:8621	4225310	20	True				
ANR	4226617	Label	case 7 :	521:4:8628:8634	4225310	21	True				
ANR	4226618	SwitchStatement	switch ( sel )		4225310	22					
ANR	4226619	Condition	sel	523:16:8653:8655	4225310	0	True				
ANR	4226620	Identifier	sel		4225310	0					
ANR	4226621	CompoundStatement		521:21:8588:8588	4225310	1					
ANR	4226622	Label	case 0 :	525:8:8669:8675	4225310	0	True				
ANR	4226623	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	527:12:8690:8719	4225310	1	True				
ANR	4226624	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4226625	Callee	check_insn		4225310	0					
ANR	4226626	Identifier	check_insn		4225310	0					
ANR	4226627	ArgumentList	ctx		4225310	1					
ANR	4226628	Argument	ctx		4225310	0					
ANR	4226629	Identifier	ctx		4225310	0					
ANR	4226630	Argument	ISA_MIPS32R2		4225310	1					
ANR	4226631	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4226632	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_HWREna ) )"	529:12:8734:8790	4225310	2	True				
ANR	4226633	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_HWREna ) )"		4225310	0					
ANR	4226634	Callee	gen_mfc0_load32		4225310	0					
ANR	4226635	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226636	ArgumentList	arg		4225310	1					
ANR	4226637	Argument	arg		4225310	0					
ANR	4226638	Identifier	arg		4225310	0					
ANR	4226639	Argument	"offsetof ( CPUMIPSState , CP0_HWREna )"		4225310	1					
ANR	4226640	CallExpression	"offsetof ( CPUMIPSState , CP0_HWREna )"		4225310	0					
ANR	4226641	Callee	offsetof		4225310	0					
ANR	4226642	Identifier	offsetof		4225310	0					
ANR	4226643	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226644	Argument	CPUMIPSState		4225310	0					
ANR	4226645	Identifier	CPUMIPSState		4225310	0					
ANR	4226646	Argument	CP0_HWREna		4225310	1					
ANR	4226647	Identifier	CP0_HWREna		4225310	0					
ANR	4226648	ExpressionStatement	"rn = ""HWREna"""	531:12:8805:8818	4225310	3	True				
ANR	4226649	AssignmentExpression	"rn = ""HWREna"""		4225310	0		=			
ANR	4226650	Identifier	rn		4225310	0					
ANR	4226651	PrimaryExpression	"""HWREna"""		4225310	1					
ANR	4226652	BreakStatement	break ;	533:12:8833:8838	4225310	4	True				
ANR	4226653	Label	default :	535:8:8849:8856	4225310	5	True				
ANR	4226654	Identifier	default		4225310	0					
ANR	4226655	GotoStatement	goto cp0_unimplemented ;	537:12:8871:8893	4225310	6	True				
ANR	4226656	Identifier	cp0_unimplemented		4225310	0					
ANR	4226657	BreakStatement	break ;	541:8:8915:8920	4225310	23	True				
ANR	4226658	Label	case 8 :	543:4:8927:8933	4225310	24	True				
ANR	4226659	SwitchStatement	switch ( sel )		4225310	25					
ANR	4226660	Condition	sel	545:16:8952:8954	4225310	0	True				
ANR	4226661	Identifier	sel		4225310	0					
ANR	4226662	CompoundStatement		543:21:8887:8887	4225310	1					
ANR	4226663	Label	case 0 :	547:8:8968:8974	4225310	0	True				
ANR	4226664	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_BadVAddr ) )"	549:12:8989:9054	4225310	1	True				
ANR	4226665	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_BadVAddr ) )"		4225310	0					
ANR	4226666	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4226667	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4226668	ArgumentList	arg		4225310	1					
ANR	4226669	Argument	arg		4225310	0					
ANR	4226670	Identifier	arg		4225310	0					
ANR	4226671	Argument	cpu_env		4225310	1					
ANR	4226672	Identifier	cpu_env		4225310	0					
ANR	4226673	Argument	"offsetof ( CPUMIPSState , CP0_BadVAddr )"		4225310	2					
ANR	4226674	CallExpression	"offsetof ( CPUMIPSState , CP0_BadVAddr )"		4225310	0					
ANR	4226675	Callee	offsetof		4225310	0					
ANR	4226676	Identifier	offsetof		4225310	0					
ANR	4226677	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226678	Argument	CPUMIPSState		4225310	0					
ANR	4226679	Identifier	CPUMIPSState		4225310	0					
ANR	4226680	Argument	CP0_BadVAddr		4225310	1					
ANR	4226681	Identifier	CP0_BadVAddr		4225310	0					
ANR	4226682	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	551:12:9069:9096	4225310	2	True				
ANR	4226683	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4226684	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4226685	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4226686	ArgumentList	arg		4225310	1					
ANR	4226687	Argument	arg		4225310	0					
ANR	4226688	Identifier	arg		4225310	0					
ANR	4226689	Argument	arg		4225310	1					
ANR	4226690	Identifier	arg		4225310	0					
ANR	4226691	ExpressionStatement	"rn = ""BadVAddr"""	553:12:9111:9126	4225310	3	True				
ANR	4226692	AssignmentExpression	"rn = ""BadVAddr"""		4225310	0		=			
ANR	4226693	Identifier	rn		4225310	0					
ANR	4226694	PrimaryExpression	"""BadVAddr"""		4225310	1					
ANR	4226695	BreakStatement	break ;	555:12:9141:9146	4225310	4	True				
ANR	4226696	Label	case 1 :	557:8:9157:9163	4225310	5	True				
ANR	4226697	ExpressionStatement	CP0_CHECK ( ctx -> bi )	559:12:9178:9196	4225310	6	True				
ANR	4226698	CallExpression	CP0_CHECK ( ctx -> bi )		4225310	0					
ANR	4226699	Callee	CP0_CHECK		4225310	0					
ANR	4226700	Identifier	CP0_CHECK		4225310	0					
ANR	4226701	ArgumentList	ctx -> bi		4225310	1					
ANR	4226702	Argument	ctx -> bi		4225310	0					
ANR	4226703	PtrMemberAccess	ctx -> bi		4225310	0					
ANR	4226704	Identifier	ctx		4225310	0					
ANR	4226705	Identifier	bi		4225310	1					
ANR	4226706	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_BadInstr ) )"	561:12:9211:9269	4225310	7	True				
ANR	4226707	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_BadInstr ) )"		4225310	0					
ANR	4226708	Callee	gen_mfc0_load32		4225310	0					
ANR	4226709	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226710	ArgumentList	arg		4225310	1					
ANR	4226711	Argument	arg		4225310	0					
ANR	4226712	Identifier	arg		4225310	0					
ANR	4226713	Argument	"offsetof ( CPUMIPSState , CP0_BadInstr )"		4225310	1					
ANR	4226714	CallExpression	"offsetof ( CPUMIPSState , CP0_BadInstr )"		4225310	0					
ANR	4226715	Callee	offsetof		4225310	0					
ANR	4226716	Identifier	offsetof		4225310	0					
ANR	4226717	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226718	Argument	CPUMIPSState		4225310	0					
ANR	4226719	Identifier	CPUMIPSState		4225310	0					
ANR	4226720	Argument	CP0_BadInstr		4225310	1					
ANR	4226721	Identifier	CP0_BadInstr		4225310	0					
ANR	4226722	ExpressionStatement	"rn = ""BadInstr"""	563:12:9284:9299	4225310	8	True				
ANR	4226723	AssignmentExpression	"rn = ""BadInstr"""		4225310	0		=			
ANR	4226724	Identifier	rn		4225310	0					
ANR	4226725	PrimaryExpression	"""BadInstr"""		4225310	1					
ANR	4226726	BreakStatement	break ;	565:12:9314:9319	4225310	9	True				
ANR	4226727	Label	case 2 :	567:8:9330:9336	4225310	10	True				
ANR	4226728	ExpressionStatement	CP0_CHECK ( ctx -> bp )	569:12:9351:9369	4225310	11	True				
ANR	4226729	CallExpression	CP0_CHECK ( ctx -> bp )		4225310	0					
ANR	4226730	Callee	CP0_CHECK		4225310	0					
ANR	4226731	Identifier	CP0_CHECK		4225310	0					
ANR	4226732	ArgumentList	ctx -> bp		4225310	1					
ANR	4226733	Argument	ctx -> bp		4225310	0					
ANR	4226734	PtrMemberAccess	ctx -> bp		4225310	0					
ANR	4226735	Identifier	ctx		4225310	0					
ANR	4226736	Identifier	bp		4225310	1					
ANR	4226737	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_BadInstrP ) )"	571:12:9384:9443	4225310	12	True				
ANR	4226738	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_BadInstrP ) )"		4225310	0					
ANR	4226739	Callee	gen_mfc0_load32		4225310	0					
ANR	4226740	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226741	ArgumentList	arg		4225310	1					
ANR	4226742	Argument	arg		4225310	0					
ANR	4226743	Identifier	arg		4225310	0					
ANR	4226744	Argument	"offsetof ( CPUMIPSState , CP0_BadInstrP )"		4225310	1					
ANR	4226745	CallExpression	"offsetof ( CPUMIPSState , CP0_BadInstrP )"		4225310	0					
ANR	4226746	Callee	offsetof		4225310	0					
ANR	4226747	Identifier	offsetof		4225310	0					
ANR	4226748	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226749	Argument	CPUMIPSState		4225310	0					
ANR	4226750	Identifier	CPUMIPSState		4225310	0					
ANR	4226751	Argument	CP0_BadInstrP		4225310	1					
ANR	4226752	Identifier	CP0_BadInstrP		4225310	0					
ANR	4226753	ExpressionStatement	"rn = ""BadInstrP"""	573:12:9458:9474	4225310	13	True				
ANR	4226754	AssignmentExpression	"rn = ""BadInstrP"""		4225310	0		=			
ANR	4226755	Identifier	rn		4225310	0					
ANR	4226756	PrimaryExpression	"""BadInstrP"""		4225310	1					
ANR	4226757	BreakStatement	break ;	575:12:9489:9494	4225310	14	True				
ANR	4226758	Label	default :	577:8:9505:9512	4225310	15	True				
ANR	4226759	Identifier	default		4225310	0					
ANR	4226760	GotoStatement	goto cp0_unimplemented ;	579:12:9527:9549	4225310	16	True				
ANR	4226761	Identifier	cp0_unimplemented		4225310	0					
ANR	4226762	BreakStatement	break ;	583:8:9571:9576	4225310	26	True				
ANR	4226763	Label	case 9 :	585:4:9583:9589	4225310	27	True				
ANR	4226764	SwitchStatement	switch ( sel )		4225310	28					
ANR	4226765	Condition	sel	587:16:9608:9610	4225310	0	True				
ANR	4226766	Identifier	sel		4225310	0					
ANR	4226767	CompoundStatement		585:21:9543:9543	4225310	1					
ANR	4226768	Label	case 0 :	589:8:9624:9630	4225310	0	True				
ANR	4226769	IfStatement	if ( ctx -> tb -> cflags & CF_USE_ICOUNT )		4225310	1					
ANR	4226770	Condition	ctx -> tb -> cflags & CF_USE_ICOUNT	593:16:9719:9749	4225310	0	True				
ANR	4226771	BitAndExpression	ctx -> tb -> cflags & CF_USE_ICOUNT		4225310	0		&			
ANR	4226772	PtrMemberAccess	ctx -> tb -> cflags		4225310	0					
ANR	4226773	PtrMemberAccess	ctx -> tb		4225310	0					
ANR	4226774	Identifier	ctx		4225310	0					
ANR	4226775	Identifier	tb		4225310	1					
ANR	4226776	Identifier	cflags		4225310	1					
ANR	4226777	Identifier	CF_USE_ICOUNT		4225310	1					
ANR	4226778	CompoundStatement		591:49:9682:9682	4225310	1					
ANR	4226779	ExpressionStatement	gen_io_start ( )	595:16:9771:9785	4225310	0	True				
ANR	4226780	CallExpression	gen_io_start ( )		4225310	0					
ANR	4226781	Callee	gen_io_start		4225310	0					
ANR	4226782	Identifier	gen_io_start		4225310	0					
ANR	4226783	ArgumentList			4225310	1					
ANR	4226784	ExpressionStatement	"gen_helper_mfc0_count ( arg , cpu_env )"	599:12:9808:9843	4225310	2	True				
ANR	4226785	CallExpression	"gen_helper_mfc0_count ( arg , cpu_env )"		4225310	0					
ANR	4226786	Callee	gen_helper_mfc0_count		4225310	0					
ANR	4226787	Identifier	gen_helper_mfc0_count		4225310	0					
ANR	4226788	ArgumentList	arg		4225310	1					
ANR	4226789	Argument	arg		4225310	0					
ANR	4226790	Identifier	arg		4225310	0					
ANR	4226791	Argument	cpu_env		4225310	1					
ANR	4226792	Identifier	cpu_env		4225310	0					
ANR	4226793	IfStatement	if ( ctx -> tb -> cflags & CF_USE_ICOUNT )		4225310	3					
ANR	4226794	Condition	ctx -> tb -> cflags & CF_USE_ICOUNT	601:16:9862:9892	4225310	0	True				
ANR	4226795	BitAndExpression	ctx -> tb -> cflags & CF_USE_ICOUNT		4225310	0		&			
ANR	4226796	PtrMemberAccess	ctx -> tb -> cflags		4225310	0					
ANR	4226797	PtrMemberAccess	ctx -> tb		4225310	0					
ANR	4226798	Identifier	ctx		4225310	0					
ANR	4226799	Identifier	tb		4225310	1					
ANR	4226800	Identifier	cflags		4225310	1					
ANR	4226801	Identifier	CF_USE_ICOUNT		4225310	1					
ANR	4226802	CompoundStatement		599:49:9825:9825	4225310	1					
ANR	4226803	ExpressionStatement	gen_io_end ( )	603:16:9914:9926	4225310	0	True				
ANR	4226804	CallExpression	gen_io_end ( )		4225310	0					
ANR	4226805	Callee	gen_io_end		4225310	0					
ANR	4226806	Identifier	gen_io_end		4225310	0					
ANR	4226807	ArgumentList			4225310	1					
ANR	4226808	ExpressionStatement	gen_save_pc ( ctx -> pc + 4 )	613:12:10178:10202	4225310	4	True				
ANR	4226809	CallExpression	gen_save_pc ( ctx -> pc + 4 )		4225310	0					
ANR	4226810	Callee	gen_save_pc		4225310	0					
ANR	4226811	Identifier	gen_save_pc		4225310	0					
ANR	4226812	ArgumentList	ctx -> pc + 4		4225310	1					
ANR	4226813	Argument	ctx -> pc + 4		4225310	0					
ANR	4226814	AdditiveExpression	ctx -> pc + 4		4225310	0		+			
ANR	4226815	PtrMemberAccess	ctx -> pc		4225310	0					
ANR	4226816	Identifier	ctx		4225310	0					
ANR	4226817	Identifier	pc		4225310	1					
ANR	4226818	PrimaryExpression	4		4225310	1					
ANR	4226819	ExpressionStatement	ctx -> bstate = BS_EXCP	615:12:10217:10238	4225310	5	True				
ANR	4226820	AssignmentExpression	ctx -> bstate = BS_EXCP		4225310	0		=			
ANR	4226821	PtrMemberAccess	ctx -> bstate		4225310	0					
ANR	4226822	Identifier	ctx		4225310	0					
ANR	4226823	Identifier	bstate		4225310	1					
ANR	4226824	Identifier	BS_EXCP		4225310	1					
ANR	4226825	ExpressionStatement	"rn = ""Count"""	617:12:10253:10265	4225310	6	True				
ANR	4226826	AssignmentExpression	"rn = ""Count"""		4225310	0		=			
ANR	4226827	Identifier	rn		4225310	0					
ANR	4226828	PrimaryExpression	"""Count"""		4225310	1					
ANR	4226829	BreakStatement	break ;	619:12:10280:10285	4225310	7	True				
ANR	4226830	Label	default :	623:8:10344:10351	4225310	8	True				
ANR	4226831	Identifier	default		4225310	0					
ANR	4226832	GotoStatement	goto cp0_unimplemented ;	625:12:10366:10388	4225310	9	True				
ANR	4226833	Identifier	cp0_unimplemented		4225310	0					
ANR	4226834	BreakStatement	break ;	629:8:10410:10415	4225310	29	True				
ANR	4226835	Label	case 10 :	631:4:10422:10429	4225310	30	True				
ANR	4226836	SwitchStatement	switch ( sel )		4225310	31					
ANR	4226837	Condition	sel	633:16:10448:10450	4225310	0	True				
ANR	4226838	Identifier	sel		4225310	0					
ANR	4226839	CompoundStatement		631:21:10383:10383	4225310	1					
ANR	4226840	Label	case 0 :	635:8:10464:10470	4225310	0	True				
ANR	4226841	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_EntryHi ) )"	637:12:10485:10549	4225310	1	True				
ANR	4226842	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_EntryHi ) )"		4225310	0					
ANR	4226843	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4226844	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4226845	ArgumentList	arg		4225310	1					
ANR	4226846	Argument	arg		4225310	0					
ANR	4226847	Identifier	arg		4225310	0					
ANR	4226848	Argument	cpu_env		4225310	1					
ANR	4226849	Identifier	cpu_env		4225310	0					
ANR	4226850	Argument	"offsetof ( CPUMIPSState , CP0_EntryHi )"		4225310	2					
ANR	4226851	CallExpression	"offsetof ( CPUMIPSState , CP0_EntryHi )"		4225310	0					
ANR	4226852	Callee	offsetof		4225310	0					
ANR	4226853	Identifier	offsetof		4225310	0					
ANR	4226854	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226855	Argument	CPUMIPSState		4225310	0					
ANR	4226856	Identifier	CPUMIPSState		4225310	0					
ANR	4226857	Argument	CP0_EntryHi		4225310	1					
ANR	4226858	Identifier	CP0_EntryHi		4225310	0					
ANR	4226859	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	639:12:10564:10591	4225310	2	True				
ANR	4226860	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4226861	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4226862	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4226863	ArgumentList	arg		4225310	1					
ANR	4226864	Argument	arg		4225310	0					
ANR	4226865	Identifier	arg		4225310	0					
ANR	4226866	Argument	arg		4225310	1					
ANR	4226867	Identifier	arg		4225310	0					
ANR	4226868	ExpressionStatement	"rn = ""EntryHi"""	641:12:10606:10620	4225310	3	True				
ANR	4226869	AssignmentExpression	"rn = ""EntryHi"""		4225310	0		=			
ANR	4226870	Identifier	rn		4225310	0					
ANR	4226871	PrimaryExpression	"""EntryHi"""		4225310	1					
ANR	4226872	BreakStatement	break ;	643:12:10635:10640	4225310	4	True				
ANR	4226873	Label	default :	645:8:10651:10658	4225310	5	True				
ANR	4226874	Identifier	default		4225310	0					
ANR	4226875	GotoStatement	goto cp0_unimplemented ;	647:12:10673:10695	4225310	6	True				
ANR	4226876	Identifier	cp0_unimplemented		4225310	0					
ANR	4226877	BreakStatement	break ;	651:8:10717:10722	4225310	32	True				
ANR	4226878	Label	case 11 :	653:4:10729:10736	4225310	33	True				
ANR	4226879	SwitchStatement	switch ( sel )		4225310	34					
ANR	4226880	Condition	sel	655:16:10755:10757	4225310	0	True				
ANR	4226881	Identifier	sel		4225310	0					
ANR	4226882	CompoundStatement		653:21:10690:10690	4225310	1					
ANR	4226883	Label	case 0 :	657:8:10771:10777	4225310	0	True				
ANR	4226884	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Compare ) )"	659:12:10792:10849	4225310	1	True				
ANR	4226885	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Compare ) )"		4225310	0					
ANR	4226886	Callee	gen_mfc0_load32		4225310	0					
ANR	4226887	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226888	ArgumentList	arg		4225310	1					
ANR	4226889	Argument	arg		4225310	0					
ANR	4226890	Identifier	arg		4225310	0					
ANR	4226891	Argument	"offsetof ( CPUMIPSState , CP0_Compare )"		4225310	1					
ANR	4226892	CallExpression	"offsetof ( CPUMIPSState , CP0_Compare )"		4225310	0					
ANR	4226893	Callee	offsetof		4225310	0					
ANR	4226894	Identifier	offsetof		4225310	0					
ANR	4226895	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226896	Argument	CPUMIPSState		4225310	0					
ANR	4226897	Identifier	CPUMIPSState		4225310	0					
ANR	4226898	Argument	CP0_Compare		4225310	1					
ANR	4226899	Identifier	CP0_Compare		4225310	0					
ANR	4226900	ExpressionStatement	"rn = ""Compare"""	661:12:10864:10878	4225310	2	True				
ANR	4226901	AssignmentExpression	"rn = ""Compare"""		4225310	0		=			
ANR	4226902	Identifier	rn		4225310	0					
ANR	4226903	PrimaryExpression	"""Compare"""		4225310	1					
ANR	4226904	BreakStatement	break ;	663:12:10893:10898	4225310	3	True				
ANR	4226905	Label	default :	667:8:10957:10964	4225310	4	True				
ANR	4226906	Identifier	default		4225310	0					
ANR	4226907	GotoStatement	goto cp0_unimplemented ;	669:12:10979:11001	4225310	5	True				
ANR	4226908	Identifier	cp0_unimplemented		4225310	0					
ANR	4226909	BreakStatement	break ;	673:8:11023:11028	4225310	35	True				
ANR	4226910	Label	case 12 :	675:4:11035:11042	4225310	36	True				
ANR	4226911	SwitchStatement	switch ( sel )		4225310	37					
ANR	4226912	Condition	sel	677:16:11061:11063	4225310	0	True				
ANR	4226913	Identifier	sel		4225310	0					
ANR	4226914	CompoundStatement		675:21:10996:10996	4225310	1					
ANR	4226915	Label	case 0 :	679:8:11077:11083	4225310	0	True				
ANR	4226916	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Status ) )"	681:12:11098:11154	4225310	1	True				
ANR	4226917	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Status ) )"		4225310	0					
ANR	4226918	Callee	gen_mfc0_load32		4225310	0					
ANR	4226919	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226920	ArgumentList	arg		4225310	1					
ANR	4226921	Argument	arg		4225310	0					
ANR	4226922	Identifier	arg		4225310	0					
ANR	4226923	Argument	"offsetof ( CPUMIPSState , CP0_Status )"		4225310	1					
ANR	4226924	CallExpression	"offsetof ( CPUMIPSState , CP0_Status )"		4225310	0					
ANR	4226925	Callee	offsetof		4225310	0					
ANR	4226926	Identifier	offsetof		4225310	0					
ANR	4226927	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226928	Argument	CPUMIPSState		4225310	0					
ANR	4226929	Identifier	CPUMIPSState		4225310	0					
ANR	4226930	Argument	CP0_Status		4225310	1					
ANR	4226931	Identifier	CP0_Status		4225310	0					
ANR	4226932	ExpressionStatement	"rn = ""Status"""	683:12:11169:11182	4225310	2	True				
ANR	4226933	AssignmentExpression	"rn = ""Status"""		4225310	0		=			
ANR	4226934	Identifier	rn		4225310	0					
ANR	4226935	PrimaryExpression	"""Status"""		4225310	1					
ANR	4226936	BreakStatement	break ;	685:12:11197:11202	4225310	3	True				
ANR	4226937	Label	case 1 :	687:8:11213:11219	4225310	4	True				
ANR	4226938	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	689:12:11234:11263	4225310	5	True				
ANR	4226939	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4226940	Callee	check_insn		4225310	0					
ANR	4226941	Identifier	check_insn		4225310	0					
ANR	4226942	ArgumentList	ctx		4225310	1					
ANR	4226943	Argument	ctx		4225310	0					
ANR	4226944	Identifier	ctx		4225310	0					
ANR	4226945	Argument	ISA_MIPS32R2		4225310	1					
ANR	4226946	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4226947	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_IntCtl ) )"	691:12:11278:11334	4225310	6	True				
ANR	4226948	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_IntCtl ) )"		4225310	0					
ANR	4226949	Callee	gen_mfc0_load32		4225310	0					
ANR	4226950	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226951	ArgumentList	arg		4225310	1					
ANR	4226952	Argument	arg		4225310	0					
ANR	4226953	Identifier	arg		4225310	0					
ANR	4226954	Argument	"offsetof ( CPUMIPSState , CP0_IntCtl )"		4225310	1					
ANR	4226955	CallExpression	"offsetof ( CPUMIPSState , CP0_IntCtl )"		4225310	0					
ANR	4226956	Callee	offsetof		4225310	0					
ANR	4226957	Identifier	offsetof		4225310	0					
ANR	4226958	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226959	Argument	CPUMIPSState		4225310	0					
ANR	4226960	Identifier	CPUMIPSState		4225310	0					
ANR	4226961	Argument	CP0_IntCtl		4225310	1					
ANR	4226962	Identifier	CP0_IntCtl		4225310	0					
ANR	4226963	ExpressionStatement	"rn = ""IntCtl"""	693:12:11349:11362	4225310	7	True				
ANR	4226964	AssignmentExpression	"rn = ""IntCtl"""		4225310	0		=			
ANR	4226965	Identifier	rn		4225310	0					
ANR	4226966	PrimaryExpression	"""IntCtl"""		4225310	1					
ANR	4226967	BreakStatement	break ;	695:12:11377:11382	4225310	8	True				
ANR	4226968	Label	case 2 :	697:8:11393:11399	4225310	9	True				
ANR	4226969	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	699:12:11414:11443	4225310	10	True				
ANR	4226970	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4226971	Callee	check_insn		4225310	0					
ANR	4226972	Identifier	check_insn		4225310	0					
ANR	4226973	ArgumentList	ctx		4225310	1					
ANR	4226974	Argument	ctx		4225310	0					
ANR	4226975	Identifier	ctx		4225310	0					
ANR	4226976	Argument	ISA_MIPS32R2		4225310	1					
ANR	4226977	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4226978	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSCtl ) )"	701:12:11458:11514	4225310	11	True				
ANR	4226979	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSCtl ) )"		4225310	0					
ANR	4226980	Callee	gen_mfc0_load32		4225310	0					
ANR	4226981	Identifier	gen_mfc0_load32		4225310	0					
ANR	4226982	ArgumentList	arg		4225310	1					
ANR	4226983	Argument	arg		4225310	0					
ANR	4226984	Identifier	arg		4225310	0					
ANR	4226985	Argument	"offsetof ( CPUMIPSState , CP0_SRSCtl )"		4225310	1					
ANR	4226986	CallExpression	"offsetof ( CPUMIPSState , CP0_SRSCtl )"		4225310	0					
ANR	4226987	Callee	offsetof		4225310	0					
ANR	4226988	Identifier	offsetof		4225310	0					
ANR	4226989	ArgumentList	CPUMIPSState		4225310	1					
ANR	4226990	Argument	CPUMIPSState		4225310	0					
ANR	4226991	Identifier	CPUMIPSState		4225310	0					
ANR	4226992	Argument	CP0_SRSCtl		4225310	1					
ANR	4226993	Identifier	CP0_SRSCtl		4225310	0					
ANR	4226994	ExpressionStatement	"rn = ""SRSCtl"""	703:12:11529:11542	4225310	12	True				
ANR	4226995	AssignmentExpression	"rn = ""SRSCtl"""		4225310	0		=			
ANR	4226996	Identifier	rn		4225310	0					
ANR	4226997	PrimaryExpression	"""SRSCtl"""		4225310	1					
ANR	4226998	BreakStatement	break ;	705:12:11557:11562	4225310	13	True				
ANR	4226999	Label	case 3 :	707:8:11573:11579	4225310	14	True				
ANR	4227000	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	709:12:11594:11623	4225310	15	True				
ANR	4227001	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4227002	Callee	check_insn		4225310	0					
ANR	4227003	Identifier	check_insn		4225310	0					
ANR	4227004	ArgumentList	ctx		4225310	1					
ANR	4227005	Argument	ctx		4225310	0					
ANR	4227006	Identifier	ctx		4225310	0					
ANR	4227007	Argument	ISA_MIPS32R2		4225310	1					
ANR	4227008	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4227009	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSMap ) )"	711:12:11638:11694	4225310	16	True				
ANR	4227010	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_SRSMap ) )"		4225310	0					
ANR	4227011	Callee	gen_mfc0_load32		4225310	0					
ANR	4227012	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227013	ArgumentList	arg		4225310	1					
ANR	4227014	Argument	arg		4225310	0					
ANR	4227015	Identifier	arg		4225310	0					
ANR	4227016	Argument	"offsetof ( CPUMIPSState , CP0_SRSMap )"		4225310	1					
ANR	4227017	CallExpression	"offsetof ( CPUMIPSState , CP0_SRSMap )"		4225310	0					
ANR	4227018	Callee	offsetof		4225310	0					
ANR	4227019	Identifier	offsetof		4225310	0					
ANR	4227020	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227021	Argument	CPUMIPSState		4225310	0					
ANR	4227022	Identifier	CPUMIPSState		4225310	0					
ANR	4227023	Argument	CP0_SRSMap		4225310	1					
ANR	4227024	Identifier	CP0_SRSMap		4225310	0					
ANR	4227025	ExpressionStatement	"rn = ""SRSMap"""	713:12:11709:11722	4225310	17	True				
ANR	4227026	AssignmentExpression	"rn = ""SRSMap"""		4225310	0		=			
ANR	4227027	Identifier	rn		4225310	0					
ANR	4227028	PrimaryExpression	"""SRSMap"""		4225310	1					
ANR	4227029	BreakStatement	break ;	715:12:11737:11742	4225310	18	True				
ANR	4227030	Label	default :	717:8:11753:11760	4225310	19	True				
ANR	4227031	Identifier	default		4225310	0					
ANR	4227032	GotoStatement	goto cp0_unimplemented ;	719:12:11775:11797	4225310	20	True				
ANR	4227033	Identifier	cp0_unimplemented		4225310	0					
ANR	4227034	BreakStatement	break ;	723:8:11818:11823	4225310	38	True				
ANR	4227035	Label	case 13 :	725:4:11830:11837	4225310	39	True				
ANR	4227036	SwitchStatement	switch ( sel )		4225310	40					
ANR	4227037	Condition	sel	727:16:11856:11858	4225310	0	True				
ANR	4227038	Identifier	sel		4225310	0					
ANR	4227039	CompoundStatement		725:21:11791:11791	4225310	1					
ANR	4227040	Label	case 0 :	729:8:11872:11878	4225310	0	True				
ANR	4227041	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Cause ) )"	731:12:11893:11948	4225310	1	True				
ANR	4227042	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Cause ) )"		4225310	0					
ANR	4227043	Callee	gen_mfc0_load32		4225310	0					
ANR	4227044	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227045	ArgumentList	arg		4225310	1					
ANR	4227046	Argument	arg		4225310	0					
ANR	4227047	Identifier	arg		4225310	0					
ANR	4227048	Argument	"offsetof ( CPUMIPSState , CP0_Cause )"		4225310	1					
ANR	4227049	CallExpression	"offsetof ( CPUMIPSState , CP0_Cause )"		4225310	0					
ANR	4227050	Callee	offsetof		4225310	0					
ANR	4227051	Identifier	offsetof		4225310	0					
ANR	4227052	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227053	Argument	CPUMIPSState		4225310	0					
ANR	4227054	Identifier	CPUMIPSState		4225310	0					
ANR	4227055	Argument	CP0_Cause		4225310	1					
ANR	4227056	Identifier	CP0_Cause		4225310	0					
ANR	4227057	ExpressionStatement	"rn = ""Cause"""	733:12:11963:11975	4225310	2	True				
ANR	4227058	AssignmentExpression	"rn = ""Cause"""		4225310	0		=			
ANR	4227059	Identifier	rn		4225310	0					
ANR	4227060	PrimaryExpression	"""Cause"""		4225310	1					
ANR	4227061	BreakStatement	break ;	735:12:11990:11995	4225310	3	True				
ANR	4227062	Label	default :	737:8:12006:12013	4225310	4	True				
ANR	4227063	Identifier	default		4225310	0					
ANR	4227064	GotoStatement	goto cp0_unimplemented ;	739:12:12028:12050	4225310	5	True				
ANR	4227065	Identifier	cp0_unimplemented		4225310	0					
ANR	4227066	BreakStatement	break ;	743:8:12071:12076	4225310	41	True				
ANR	4227067	Label	case 14 :	745:4:12083:12090	4225310	42	True				
ANR	4227068	SwitchStatement	switch ( sel )		4225310	43					
ANR	4227069	Condition	sel	747:16:12109:12111	4225310	0	True				
ANR	4227070	Identifier	sel		4225310	0					
ANR	4227071	CompoundStatement		745:21:12044:12044	4225310	1					
ANR	4227072	Label	case 0 :	749:8:12125:12131	4225310	0	True				
ANR	4227073	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_EPC ) )"	751:12:12146:12206	4225310	1	True				
ANR	4227074	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_EPC ) )"		4225310	0					
ANR	4227075	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4227076	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4227077	ArgumentList	arg		4225310	1					
ANR	4227078	Argument	arg		4225310	0					
ANR	4227079	Identifier	arg		4225310	0					
ANR	4227080	Argument	cpu_env		4225310	1					
ANR	4227081	Identifier	cpu_env		4225310	0					
ANR	4227082	Argument	"offsetof ( CPUMIPSState , CP0_EPC )"		4225310	2					
ANR	4227083	CallExpression	"offsetof ( CPUMIPSState , CP0_EPC )"		4225310	0					
ANR	4227084	Callee	offsetof		4225310	0					
ANR	4227085	Identifier	offsetof		4225310	0					
ANR	4227086	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227087	Argument	CPUMIPSState		4225310	0					
ANR	4227088	Identifier	CPUMIPSState		4225310	0					
ANR	4227089	Argument	CP0_EPC		4225310	1					
ANR	4227090	Identifier	CP0_EPC		4225310	0					
ANR	4227091	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	753:12:12221:12248	4225310	2	True				
ANR	4227092	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4227093	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4227094	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4227095	ArgumentList	arg		4225310	1					
ANR	4227096	Argument	arg		4225310	0					
ANR	4227097	Identifier	arg		4225310	0					
ANR	4227098	Argument	arg		4225310	1					
ANR	4227099	Identifier	arg		4225310	0					
ANR	4227100	ExpressionStatement	"rn = ""EPC"""	755:12:12263:12273	4225310	3	True				
ANR	4227101	AssignmentExpression	"rn = ""EPC"""		4225310	0		=			
ANR	4227102	Identifier	rn		4225310	0					
ANR	4227103	PrimaryExpression	"""EPC"""		4225310	1					
ANR	4227104	BreakStatement	break ;	757:12:12288:12293	4225310	4	True				
ANR	4227105	Label	default :	759:8:12304:12311	4225310	5	True				
ANR	4227106	Identifier	default		4225310	0					
ANR	4227107	GotoStatement	goto cp0_unimplemented ;	761:12:12326:12348	4225310	6	True				
ANR	4227108	Identifier	cp0_unimplemented		4225310	0					
ANR	4227109	BreakStatement	break ;	765:8:12370:12375	4225310	44	True				
ANR	4227110	Label	case 15 :	767:4:12382:12389	4225310	45	True				
ANR	4227111	SwitchStatement	switch ( sel )		4225310	46					
ANR	4227112	Condition	sel	769:16:12408:12410	4225310	0	True				
ANR	4227113	Identifier	sel		4225310	0					
ANR	4227114	CompoundStatement		767:21:12343:12343	4225310	1					
ANR	4227115	Label	case 0 :	771:8:12424:12430	4225310	0	True				
ANR	4227116	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_PRid ) )"	773:12:12445:12499	4225310	1	True				
ANR	4227117	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_PRid ) )"		4225310	0					
ANR	4227118	Callee	gen_mfc0_load32		4225310	0					
ANR	4227119	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227120	ArgumentList	arg		4225310	1					
ANR	4227121	Argument	arg		4225310	0					
ANR	4227122	Identifier	arg		4225310	0					
ANR	4227123	Argument	"offsetof ( CPUMIPSState , CP0_PRid )"		4225310	1					
ANR	4227124	CallExpression	"offsetof ( CPUMIPSState , CP0_PRid )"		4225310	0					
ANR	4227125	Callee	offsetof		4225310	0					
ANR	4227126	Identifier	offsetof		4225310	0					
ANR	4227127	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227128	Argument	CPUMIPSState		4225310	0					
ANR	4227129	Identifier	CPUMIPSState		4225310	0					
ANR	4227130	Argument	CP0_PRid		4225310	1					
ANR	4227131	Identifier	CP0_PRid		4225310	0					
ANR	4227132	ExpressionStatement	"rn = ""PRid"""	775:12:12514:12525	4225310	2	True				
ANR	4227133	AssignmentExpression	"rn = ""PRid"""		4225310	0		=			
ANR	4227134	Identifier	rn		4225310	0					
ANR	4227135	PrimaryExpression	"""PRid"""		4225310	1					
ANR	4227136	BreakStatement	break ;	777:12:12540:12545	4225310	3	True				
ANR	4227137	Label	case 1 :	779:8:12556:12562	4225310	4	True				
ANR	4227138	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	781:12:12577:12606	4225310	5	True				
ANR	4227139	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4227140	Callee	check_insn		4225310	0					
ANR	4227141	Identifier	check_insn		4225310	0					
ANR	4227142	ArgumentList	ctx		4225310	1					
ANR	4227143	Argument	ctx		4225310	0					
ANR	4227144	Identifier	ctx		4225310	0					
ANR	4227145	Argument	ISA_MIPS32R2		4225310	1					
ANR	4227146	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4227147	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_EBase ) )"	783:12:12621:12683	4225310	6	True				
ANR	4227148	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_EBase ) )"		4225310	0					
ANR	4227149	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4227150	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4227151	ArgumentList	arg		4225310	1					
ANR	4227152	Argument	arg		4225310	0					
ANR	4227153	Identifier	arg		4225310	0					
ANR	4227154	Argument	cpu_env		4225310	1					
ANR	4227155	Identifier	cpu_env		4225310	0					
ANR	4227156	Argument	"offsetof ( CPUMIPSState , CP0_EBase )"		4225310	2					
ANR	4227157	CallExpression	"offsetof ( CPUMIPSState , CP0_EBase )"		4225310	0					
ANR	4227158	Callee	offsetof		4225310	0					
ANR	4227159	Identifier	offsetof		4225310	0					
ANR	4227160	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227161	Argument	CPUMIPSState		4225310	0					
ANR	4227162	Identifier	CPUMIPSState		4225310	0					
ANR	4227163	Argument	CP0_EBase		4225310	1					
ANR	4227164	Identifier	CP0_EBase		4225310	0					
ANR	4227165	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	785:12:12698:12725	4225310	7	True				
ANR	4227166	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4227167	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4227168	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4227169	ArgumentList	arg		4225310	1					
ANR	4227170	Argument	arg		4225310	0					
ANR	4227171	Identifier	arg		4225310	0					
ANR	4227172	Argument	arg		4225310	1					
ANR	4227173	Identifier	arg		4225310	0					
ANR	4227174	ExpressionStatement	"rn = ""EBase"""	787:12:12740:12752	4225310	8	True				
ANR	4227175	AssignmentExpression	"rn = ""EBase"""		4225310	0		=			
ANR	4227176	Identifier	rn		4225310	0					
ANR	4227177	PrimaryExpression	"""EBase"""		4225310	1					
ANR	4227178	BreakStatement	break ;	789:12:12767:12772	4225310	9	True				
ANR	4227179	Label	case 3 :	791:8:12783:12789	4225310	10	True				
ANR	4227180	ExpressionStatement	"check_insn ( ctx , ISA_MIPS32R2 )"	793:12:12804:12833	4225310	11	True				
ANR	4227181	CallExpression	"check_insn ( ctx , ISA_MIPS32R2 )"		4225310	0					
ANR	4227182	Callee	check_insn		4225310	0					
ANR	4227183	Identifier	check_insn		4225310	0					
ANR	4227184	ArgumentList	ctx		4225310	1					
ANR	4227185	Argument	ctx		4225310	0					
ANR	4227186	Identifier	ctx		4225310	0					
ANR	4227187	Argument	ISA_MIPS32R2		4225310	1					
ANR	4227188	Identifier	ISA_MIPS32R2		4225310	0					
ANR	4227189	ExpressionStatement	CP0_CHECK ( ctx -> cmgcr )	795:12:12848:12869	4225310	12	True				
ANR	4227190	CallExpression	CP0_CHECK ( ctx -> cmgcr )		4225310	0					
ANR	4227191	Callee	CP0_CHECK		4225310	0					
ANR	4227192	Identifier	CP0_CHECK		4225310	0					
ANR	4227193	ArgumentList	ctx -> cmgcr		4225310	1					
ANR	4227194	Argument	ctx -> cmgcr		4225310	0					
ANR	4227195	PtrMemberAccess	ctx -> cmgcr		4225310	0					
ANR	4227196	Identifier	ctx		4225310	0					
ANR	4227197	Identifier	cmgcr		4225310	1					
ANR	4227198	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_CMGCRBase ) )"	797:12:12884:12950	4225310	13	True				
ANR	4227199	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_CMGCRBase ) )"		4225310	0					
ANR	4227200	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4227201	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4227202	ArgumentList	arg		4225310	1					
ANR	4227203	Argument	arg		4225310	0					
ANR	4227204	Identifier	arg		4225310	0					
ANR	4227205	Argument	cpu_env		4225310	1					
ANR	4227206	Identifier	cpu_env		4225310	0					
ANR	4227207	Argument	"offsetof ( CPUMIPSState , CP0_CMGCRBase )"		4225310	2					
ANR	4227208	CallExpression	"offsetof ( CPUMIPSState , CP0_CMGCRBase )"		4225310	0					
ANR	4227209	Callee	offsetof		4225310	0					
ANR	4227210	Identifier	offsetof		4225310	0					
ANR	4227211	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227212	Argument	CPUMIPSState		4225310	0					
ANR	4227213	Identifier	CPUMIPSState		4225310	0					
ANR	4227214	Argument	CP0_CMGCRBase		4225310	1					
ANR	4227215	Identifier	CP0_CMGCRBase		4225310	0					
ANR	4227216	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	799:12:12965:12992	4225310	14	True				
ANR	4227217	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4227218	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4227219	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4227220	ArgumentList	arg		4225310	1					
ANR	4227221	Argument	arg		4225310	0					
ANR	4227222	Identifier	arg		4225310	0					
ANR	4227223	Argument	arg		4225310	1					
ANR	4227224	Identifier	arg		4225310	0					
ANR	4227225	ExpressionStatement	"rn = ""CMGCRBase"""	801:12:13007:13023	4225310	15	True				
ANR	4227226	AssignmentExpression	"rn = ""CMGCRBase"""		4225310	0		=			
ANR	4227227	Identifier	rn		4225310	0					
ANR	4227228	PrimaryExpression	"""CMGCRBase"""		4225310	1					
ANR	4227229	BreakStatement	break ;	803:12:13038:13043	4225310	16	True				
ANR	4227230	Label	default :	805:8:13054:13061	4225310	17	True				
ANR	4227231	Identifier	default		4225310	0					
ANR	4227232	GotoStatement	goto cp0_unimplemented ;	807:12:13076:13098	4225310	18	True				
ANR	4227233	Identifier	cp0_unimplemented		4225310	0					
ANR	4227234	BreakStatement	break ;	811:8:13119:13124	4225310	47	True				
ANR	4227235	Label	case 16 :	813:4:13131:13138	4225310	48	True				
ANR	4227236	SwitchStatement	switch ( sel )		4225310	49					
ANR	4227237	Condition	sel	815:16:13157:13159	4225310	0	True				
ANR	4227238	Identifier	sel		4225310	0					
ANR	4227239	CompoundStatement		813:21:13092:13092	4225310	1					
ANR	4227240	Label	case 0 :	817:8:13173:13179	4225310	0	True				
ANR	4227241	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config0 ) )"	819:12:13194:13251	4225310	1	True				
ANR	4227242	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config0 ) )"		4225310	0					
ANR	4227243	Callee	gen_mfc0_load32		4225310	0					
ANR	4227244	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227245	ArgumentList	arg		4225310	1					
ANR	4227246	Argument	arg		4225310	0					
ANR	4227247	Identifier	arg		4225310	0					
ANR	4227248	Argument	"offsetof ( CPUMIPSState , CP0_Config0 )"		4225310	1					
ANR	4227249	CallExpression	"offsetof ( CPUMIPSState , CP0_Config0 )"		4225310	0					
ANR	4227250	Callee	offsetof		4225310	0					
ANR	4227251	Identifier	offsetof		4225310	0					
ANR	4227252	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227253	Argument	CPUMIPSState		4225310	0					
ANR	4227254	Identifier	CPUMIPSState		4225310	0					
ANR	4227255	Argument	CP0_Config0		4225310	1					
ANR	4227256	Identifier	CP0_Config0		4225310	0					
ANR	4227257	ExpressionStatement	"rn = ""Config"""	821:12:13266:13279	4225310	2	True				
ANR	4227258	AssignmentExpression	"rn = ""Config"""		4225310	0		=			
ANR	4227259	Identifier	rn		4225310	0					
ANR	4227260	PrimaryExpression	"""Config"""		4225310	1					
ANR	4227261	BreakStatement	break ;	823:12:13294:13299	4225310	3	True				
ANR	4227262	Label	case 1 :	825:8:13310:13316	4225310	4	True				
ANR	4227263	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config1 ) )"	827:12:13331:13388	4225310	5	True				
ANR	4227264	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config1 ) )"		4225310	0					
ANR	4227265	Callee	gen_mfc0_load32		4225310	0					
ANR	4227266	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227267	ArgumentList	arg		4225310	1					
ANR	4227268	Argument	arg		4225310	0					
ANR	4227269	Identifier	arg		4225310	0					
ANR	4227270	Argument	"offsetof ( CPUMIPSState , CP0_Config1 )"		4225310	1					
ANR	4227271	CallExpression	"offsetof ( CPUMIPSState , CP0_Config1 )"		4225310	0					
ANR	4227272	Callee	offsetof		4225310	0					
ANR	4227273	Identifier	offsetof		4225310	0					
ANR	4227274	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227275	Argument	CPUMIPSState		4225310	0					
ANR	4227276	Identifier	CPUMIPSState		4225310	0					
ANR	4227277	Argument	CP0_Config1		4225310	1					
ANR	4227278	Identifier	CP0_Config1		4225310	0					
ANR	4227279	ExpressionStatement	"rn = ""Config1"""	829:12:13403:13417	4225310	6	True				
ANR	4227280	AssignmentExpression	"rn = ""Config1"""		4225310	0		=			
ANR	4227281	Identifier	rn		4225310	0					
ANR	4227282	PrimaryExpression	"""Config1"""		4225310	1					
ANR	4227283	BreakStatement	break ;	831:12:13432:13437	4225310	7	True				
ANR	4227284	Label	case 2 :	833:8:13448:13454	4225310	8	True				
ANR	4227285	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config2 ) )"	835:12:13469:13526	4225310	9	True				
ANR	4227286	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config2 ) )"		4225310	0					
ANR	4227287	Callee	gen_mfc0_load32		4225310	0					
ANR	4227288	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227289	ArgumentList	arg		4225310	1					
ANR	4227290	Argument	arg		4225310	0					
ANR	4227291	Identifier	arg		4225310	0					
ANR	4227292	Argument	"offsetof ( CPUMIPSState , CP0_Config2 )"		4225310	1					
ANR	4227293	CallExpression	"offsetof ( CPUMIPSState , CP0_Config2 )"		4225310	0					
ANR	4227294	Callee	offsetof		4225310	0					
ANR	4227295	Identifier	offsetof		4225310	0					
ANR	4227296	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227297	Argument	CPUMIPSState		4225310	0					
ANR	4227298	Identifier	CPUMIPSState		4225310	0					
ANR	4227299	Argument	CP0_Config2		4225310	1					
ANR	4227300	Identifier	CP0_Config2		4225310	0					
ANR	4227301	ExpressionStatement	"rn = ""Config2"""	837:12:13541:13555	4225310	10	True				
ANR	4227302	AssignmentExpression	"rn = ""Config2"""		4225310	0		=			
ANR	4227303	Identifier	rn		4225310	0					
ANR	4227304	PrimaryExpression	"""Config2"""		4225310	1					
ANR	4227305	BreakStatement	break ;	839:12:13570:13575	4225310	11	True				
ANR	4227306	Label	case 3 :	841:8:13586:13592	4225310	12	True				
ANR	4227307	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config3 ) )"	843:12:13607:13664	4225310	13	True				
ANR	4227308	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config3 ) )"		4225310	0					
ANR	4227309	Callee	gen_mfc0_load32		4225310	0					
ANR	4227310	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227311	ArgumentList	arg		4225310	1					
ANR	4227312	Argument	arg		4225310	0					
ANR	4227313	Identifier	arg		4225310	0					
ANR	4227314	Argument	"offsetof ( CPUMIPSState , CP0_Config3 )"		4225310	1					
ANR	4227315	CallExpression	"offsetof ( CPUMIPSState , CP0_Config3 )"		4225310	0					
ANR	4227316	Callee	offsetof		4225310	0					
ANR	4227317	Identifier	offsetof		4225310	0					
ANR	4227318	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227319	Argument	CPUMIPSState		4225310	0					
ANR	4227320	Identifier	CPUMIPSState		4225310	0					
ANR	4227321	Argument	CP0_Config3		4225310	1					
ANR	4227322	Identifier	CP0_Config3		4225310	0					
ANR	4227323	ExpressionStatement	"rn = ""Config3"""	845:12:13679:13693	4225310	14	True				
ANR	4227324	AssignmentExpression	"rn = ""Config3"""		4225310	0		=			
ANR	4227325	Identifier	rn		4225310	0					
ANR	4227326	PrimaryExpression	"""Config3"""		4225310	1					
ANR	4227327	BreakStatement	break ;	847:12:13708:13713	4225310	15	True				
ANR	4227328	Label	case 4 :	849:8:13724:13730	4225310	16	True				
ANR	4227329	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config4 ) )"	851:12:13745:13802	4225310	17	True				
ANR	4227330	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config4 ) )"		4225310	0					
ANR	4227331	Callee	gen_mfc0_load32		4225310	0					
ANR	4227332	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227333	ArgumentList	arg		4225310	1					
ANR	4227334	Argument	arg		4225310	0					
ANR	4227335	Identifier	arg		4225310	0					
ANR	4227336	Argument	"offsetof ( CPUMIPSState , CP0_Config4 )"		4225310	1					
ANR	4227337	CallExpression	"offsetof ( CPUMIPSState , CP0_Config4 )"		4225310	0					
ANR	4227338	Callee	offsetof		4225310	0					
ANR	4227339	Identifier	offsetof		4225310	0					
ANR	4227340	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227341	Argument	CPUMIPSState		4225310	0					
ANR	4227342	Identifier	CPUMIPSState		4225310	0					
ANR	4227343	Argument	CP0_Config4		4225310	1					
ANR	4227344	Identifier	CP0_Config4		4225310	0					
ANR	4227345	ExpressionStatement	"rn = ""Config4"""	853:12:13817:13831	4225310	18	True				
ANR	4227346	AssignmentExpression	"rn = ""Config4"""		4225310	0		=			
ANR	4227347	Identifier	rn		4225310	0					
ANR	4227348	PrimaryExpression	"""Config4"""		4225310	1					
ANR	4227349	BreakStatement	break ;	855:12:13846:13851	4225310	19	True				
ANR	4227350	Label	case 5 :	857:8:13862:13868	4225310	20	True				
ANR	4227351	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config5 ) )"	859:12:13883:13940	4225310	21	True				
ANR	4227352	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config5 ) )"		4225310	0					
ANR	4227353	Callee	gen_mfc0_load32		4225310	0					
ANR	4227354	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227355	ArgumentList	arg		4225310	1					
ANR	4227356	Argument	arg		4225310	0					
ANR	4227357	Identifier	arg		4225310	0					
ANR	4227358	Argument	"offsetof ( CPUMIPSState , CP0_Config5 )"		4225310	1					
ANR	4227359	CallExpression	"offsetof ( CPUMIPSState , CP0_Config5 )"		4225310	0					
ANR	4227360	Callee	offsetof		4225310	0					
ANR	4227361	Identifier	offsetof		4225310	0					
ANR	4227362	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227363	Argument	CPUMIPSState		4225310	0					
ANR	4227364	Identifier	CPUMIPSState		4225310	0					
ANR	4227365	Argument	CP0_Config5		4225310	1					
ANR	4227366	Identifier	CP0_Config5		4225310	0					
ANR	4227367	ExpressionStatement	"rn = ""Config5"""	861:12:13955:13969	4225310	22	True				
ANR	4227368	AssignmentExpression	"rn = ""Config5"""		4225310	0		=			
ANR	4227369	Identifier	rn		4225310	0					
ANR	4227370	PrimaryExpression	"""Config5"""		4225310	1					
ANR	4227371	BreakStatement	break ;	863:12:13984:13989	4225310	23	True				
ANR	4227372	Label	case 6 :	867:8:14048:14054	4225310	24	True				
ANR	4227373	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config6 ) )"	869:12:14069:14126	4225310	25	True				
ANR	4227374	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config6 ) )"		4225310	0					
ANR	4227375	Callee	gen_mfc0_load32		4225310	0					
ANR	4227376	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227377	ArgumentList	arg		4225310	1					
ANR	4227378	Argument	arg		4225310	0					
ANR	4227379	Identifier	arg		4225310	0					
ANR	4227380	Argument	"offsetof ( CPUMIPSState , CP0_Config6 )"		4225310	1					
ANR	4227381	CallExpression	"offsetof ( CPUMIPSState , CP0_Config6 )"		4225310	0					
ANR	4227382	Callee	offsetof		4225310	0					
ANR	4227383	Identifier	offsetof		4225310	0					
ANR	4227384	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227385	Argument	CPUMIPSState		4225310	0					
ANR	4227386	Identifier	CPUMIPSState		4225310	0					
ANR	4227387	Argument	CP0_Config6		4225310	1					
ANR	4227388	Identifier	CP0_Config6		4225310	0					
ANR	4227389	ExpressionStatement	"rn = ""Config6"""	871:12:14141:14155	4225310	26	True				
ANR	4227390	AssignmentExpression	"rn = ""Config6"""		4225310	0		=			
ANR	4227391	Identifier	rn		4225310	0					
ANR	4227392	PrimaryExpression	"""Config6"""		4225310	1					
ANR	4227393	BreakStatement	break ;	873:12:14170:14175	4225310	27	True				
ANR	4227394	Label	case 7 :	875:8:14186:14192	4225310	28	True				
ANR	4227395	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config7 ) )"	877:12:14207:14264	4225310	29	True				
ANR	4227396	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Config7 ) )"		4225310	0					
ANR	4227397	Callee	gen_mfc0_load32		4225310	0					
ANR	4227398	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227399	ArgumentList	arg		4225310	1					
ANR	4227400	Argument	arg		4225310	0					
ANR	4227401	Identifier	arg		4225310	0					
ANR	4227402	Argument	"offsetof ( CPUMIPSState , CP0_Config7 )"		4225310	1					
ANR	4227403	CallExpression	"offsetof ( CPUMIPSState , CP0_Config7 )"		4225310	0					
ANR	4227404	Callee	offsetof		4225310	0					
ANR	4227405	Identifier	offsetof		4225310	0					
ANR	4227406	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227407	Argument	CPUMIPSState		4225310	0					
ANR	4227408	Identifier	CPUMIPSState		4225310	0					
ANR	4227409	Argument	CP0_Config7		4225310	1					
ANR	4227410	Identifier	CP0_Config7		4225310	0					
ANR	4227411	ExpressionStatement	"rn = ""Config7"""	879:12:14279:14293	4225310	30	True				
ANR	4227412	AssignmentExpression	"rn = ""Config7"""		4225310	0		=			
ANR	4227413	Identifier	rn		4225310	0					
ANR	4227414	PrimaryExpression	"""Config7"""		4225310	1					
ANR	4227415	BreakStatement	break ;	881:12:14308:14313	4225310	31	True				
ANR	4227416	Label	default :	883:8:14324:14331	4225310	32	True				
ANR	4227417	Identifier	default		4225310	0					
ANR	4227418	GotoStatement	goto cp0_unimplemented ;	885:12:14346:14368	4225310	33	True				
ANR	4227419	Identifier	cp0_unimplemented		4225310	0					
ANR	4227420	BreakStatement	break ;	889:8:14390:14395	4225310	50	True				
ANR	4227421	Label	case 17 :	891:4:14402:14409	4225310	51	True				
ANR	4227422	SwitchStatement	switch ( sel )		4225310	52					
ANR	4227423	Condition	sel	893:16:14428:14430	4225310	0	True				
ANR	4227424	Identifier	sel		4225310	0					
ANR	4227425	CompoundStatement		891:21:14363:14363	4225310	1					
ANR	4227426	Label	case 0 :	895:8:14444:14450	4225310	0	True				
ANR	4227427	ExpressionStatement	"gen_helper_mfc0_lladdr ( arg , cpu_env )"	897:12:14465:14501	4225310	1	True				
ANR	4227428	CallExpression	"gen_helper_mfc0_lladdr ( arg , cpu_env )"		4225310	0					
ANR	4227429	Callee	gen_helper_mfc0_lladdr		4225310	0					
ANR	4227430	Identifier	gen_helper_mfc0_lladdr		4225310	0					
ANR	4227431	ArgumentList	arg		4225310	1					
ANR	4227432	Argument	arg		4225310	0					
ANR	4227433	Identifier	arg		4225310	0					
ANR	4227434	Argument	cpu_env		4225310	1					
ANR	4227435	Identifier	cpu_env		4225310	0					
ANR	4227436	ExpressionStatement	"rn = ""LLAddr"""	899:12:14516:14529	4225310	2	True				
ANR	4227437	AssignmentExpression	"rn = ""LLAddr"""		4225310	0		=			
ANR	4227438	Identifier	rn		4225310	0					
ANR	4227439	PrimaryExpression	"""LLAddr"""		4225310	1					
ANR	4227440	BreakStatement	break ;	901:12:14544:14549	4225310	3	True				
ANR	4227441	Label	case 1 :	903:8:14560:14566	4225310	4	True				
ANR	4227442	ExpressionStatement	CP0_CHECK ( ctx -> mrp )	905:12:14581:14600	4225310	5	True				
ANR	4227443	CallExpression	CP0_CHECK ( ctx -> mrp )		4225310	0					
ANR	4227444	Callee	CP0_CHECK		4225310	0					
ANR	4227445	Identifier	CP0_CHECK		4225310	0					
ANR	4227446	ArgumentList	ctx -> mrp		4225310	1					
ANR	4227447	Argument	ctx -> mrp		4225310	0					
ANR	4227448	PtrMemberAccess	ctx -> mrp		4225310	0					
ANR	4227449	Identifier	ctx		4225310	0					
ANR	4227450	Identifier	mrp		4225310	1					
ANR	4227451	ExpressionStatement	"gen_helper_mfc0_maar ( arg , cpu_env )"	907:12:14615:14649	4225310	6	True				
ANR	4227452	CallExpression	"gen_helper_mfc0_maar ( arg , cpu_env )"		4225310	0					
ANR	4227453	Callee	gen_helper_mfc0_maar		4225310	0					
ANR	4227454	Identifier	gen_helper_mfc0_maar		4225310	0					
ANR	4227455	ArgumentList	arg		4225310	1					
ANR	4227456	Argument	arg		4225310	0					
ANR	4227457	Identifier	arg		4225310	0					
ANR	4227458	Argument	cpu_env		4225310	1					
ANR	4227459	Identifier	cpu_env		4225310	0					
ANR	4227460	ExpressionStatement	"rn = ""MAAR"""	909:12:14664:14675	4225310	7	True				
ANR	4227461	AssignmentExpression	"rn = ""MAAR"""		4225310	0		=			
ANR	4227462	Identifier	rn		4225310	0					
ANR	4227463	PrimaryExpression	"""MAAR"""		4225310	1					
ANR	4227464	BreakStatement	break ;	911:12:14690:14695	4225310	8	True				
ANR	4227465	Label	case 2 :	913:8:14706:14712	4225310	9	True				
ANR	4227466	ExpressionStatement	CP0_CHECK ( ctx -> mrp )	915:12:14727:14746	4225310	10	True				
ANR	4227467	CallExpression	CP0_CHECK ( ctx -> mrp )		4225310	0					
ANR	4227468	Callee	CP0_CHECK		4225310	0					
ANR	4227469	Identifier	CP0_CHECK		4225310	0					
ANR	4227470	ArgumentList	ctx -> mrp		4225310	1					
ANR	4227471	Argument	ctx -> mrp		4225310	0					
ANR	4227472	PtrMemberAccess	ctx -> mrp		4225310	0					
ANR	4227473	Identifier	ctx		4225310	0					
ANR	4227474	Identifier	mrp		4225310	1					
ANR	4227475	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_MAARI ) )"	917:12:14761:14816	4225310	11	True				
ANR	4227476	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_MAARI ) )"		4225310	0					
ANR	4227477	Callee	gen_mfc0_load32		4225310	0					
ANR	4227478	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227479	ArgumentList	arg		4225310	1					
ANR	4227480	Argument	arg		4225310	0					
ANR	4227481	Identifier	arg		4225310	0					
ANR	4227482	Argument	"offsetof ( CPUMIPSState , CP0_MAARI )"		4225310	1					
ANR	4227483	CallExpression	"offsetof ( CPUMIPSState , CP0_MAARI )"		4225310	0					
ANR	4227484	Callee	offsetof		4225310	0					
ANR	4227485	Identifier	offsetof		4225310	0					
ANR	4227486	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227487	Argument	CPUMIPSState		4225310	0					
ANR	4227488	Identifier	CPUMIPSState		4225310	0					
ANR	4227489	Argument	CP0_MAARI		4225310	1					
ANR	4227490	Identifier	CP0_MAARI		4225310	0					
ANR	4227491	ExpressionStatement	"rn = ""MAARI"""	919:12:14831:14843	4225310	12	True				
ANR	4227492	AssignmentExpression	"rn = ""MAARI"""		4225310	0		=			
ANR	4227493	Identifier	rn		4225310	0					
ANR	4227494	PrimaryExpression	"""MAARI"""		4225310	1					
ANR	4227495	BreakStatement	break ;	921:12:14858:14863	4225310	13	True				
ANR	4227496	Label	default :	923:8:14874:14881	4225310	14	True				
ANR	4227497	Identifier	default		4225310	0					
ANR	4227498	GotoStatement	goto cp0_unimplemented ;	925:12:14896:14918	4225310	15	True				
ANR	4227499	Identifier	cp0_unimplemented		4225310	0					
ANR	4227500	BreakStatement	break ;	929:8:14940:14945	4225310	53	True				
ANR	4227501	Label	case 18 :	931:4:14952:14959	4225310	54	True				
ANR	4227502	SwitchStatement	switch ( sel )		4225310	55					
ANR	4227503	Condition	sel	933:16:14978:14980	4225310	0	True				
ANR	4227504	Identifier	sel		4225310	0					
ANR	4227505	CompoundStatement		931:21:14913:14913	4225310	1					
ANR	4227506	Statement	case	935:8:14994:14997	4225310	0	True				
ANR	4227507	Statement	0	935:13:14999:14999	4225310	1	True				
ANR	4227508	Statement	...	935:15:15001:15003	4225310	2	True				
ANR	4227509	Label	7 :	935:19:15005:15006	4225310	3	True				
ANR	4227510	ExpressionStatement	"gen_helper_1e0i ( mfc0_watchlo , arg , sel )"	937:12:15021:15060	4225310	4	True				
ANR	4227511	CallExpression	"gen_helper_1e0i ( mfc0_watchlo , arg , sel )"		4225310	0					
ANR	4227512	Callee	gen_helper_1e0i		4225310	0					
ANR	4227513	Identifier	gen_helper_1e0i		4225310	0					
ANR	4227514	ArgumentList	mfc0_watchlo		4225310	1					
ANR	4227515	Argument	mfc0_watchlo		4225310	0					
ANR	4227516	Identifier	mfc0_watchlo		4225310	0					
ANR	4227517	Argument	arg		4225310	1					
ANR	4227518	Identifier	arg		4225310	0					
ANR	4227519	Argument	sel		4225310	2					
ANR	4227520	Identifier	sel		4225310	0					
ANR	4227521	ExpressionStatement	"rn = ""WatchLo"""	939:12:15075:15089	4225310	5	True				
ANR	4227522	AssignmentExpression	"rn = ""WatchLo"""		4225310	0		=			
ANR	4227523	Identifier	rn		4225310	0					
ANR	4227524	PrimaryExpression	"""WatchLo"""		4225310	1					
ANR	4227525	BreakStatement	break ;	941:12:15104:15109	4225310	6	True				
ANR	4227526	Label	default :	943:8:15120:15127	4225310	7	True				
ANR	4227527	Identifier	default		4225310	0					
ANR	4227528	GotoStatement	goto cp0_unimplemented ;	945:12:15142:15164	4225310	8	True				
ANR	4227529	Identifier	cp0_unimplemented		4225310	0					
ANR	4227530	BreakStatement	break ;	949:8:15186:15191	4225310	56	True				
ANR	4227531	Label	case 19 :	951:4:15198:15205	4225310	57	True				
ANR	4227532	SwitchStatement	switch ( sel )		4225310	58					
ANR	4227533	Condition	sel	953:16:15224:15226	4225310	0	True				
ANR	4227534	Identifier	sel		4225310	0					
ANR	4227535	CompoundStatement		951:21:15159:15159	4225310	1					
ANR	4227536	Statement	case	955:8:15240:15243	4225310	0	True				
ANR	4227537	Statement	0	955:13:15245:15245	4225310	1	True				
ANR	4227538	Statement	...	955:15:15247:15249	4225310	2	True				
ANR	4227539	Label	7 :	955:18:15250:15251	4225310	3	True				
ANR	4227540	ExpressionStatement	"gen_helper_1e0i ( mfc0_watchhi , arg , sel )"	957:12:15266:15305	4225310	4	True				
ANR	4227541	CallExpression	"gen_helper_1e0i ( mfc0_watchhi , arg , sel )"		4225310	0					
ANR	4227542	Callee	gen_helper_1e0i		4225310	0					
ANR	4227543	Identifier	gen_helper_1e0i		4225310	0					
ANR	4227544	ArgumentList	mfc0_watchhi		4225310	1					
ANR	4227545	Argument	mfc0_watchhi		4225310	0					
ANR	4227546	Identifier	mfc0_watchhi		4225310	0					
ANR	4227547	Argument	arg		4225310	1					
ANR	4227548	Identifier	arg		4225310	0					
ANR	4227549	Argument	sel		4225310	2					
ANR	4227550	Identifier	sel		4225310	0					
ANR	4227551	ExpressionStatement	"rn = ""WatchHi"""	959:12:15320:15334	4225310	5	True				
ANR	4227552	AssignmentExpression	"rn = ""WatchHi"""		4225310	0		=			
ANR	4227553	Identifier	rn		4225310	0					
ANR	4227554	PrimaryExpression	"""WatchHi"""		4225310	1					
ANR	4227555	BreakStatement	break ;	961:12:15349:15354	4225310	6	True				
ANR	4227556	Label	default :	963:8:15365:15372	4225310	7	True				
ANR	4227557	Identifier	default		4225310	0					
ANR	4227558	GotoStatement	goto cp0_unimplemented ;	965:12:15387:15409	4225310	8	True				
ANR	4227559	Identifier	cp0_unimplemented		4225310	0					
ANR	4227560	BreakStatement	break ;	969:8:15431:15436	4225310	59	True				
ANR	4227561	Label	case 20 :	971:4:15443:15450	4225310	60	True				
ANR	4227562	SwitchStatement	switch ( sel )		4225310	61					
ANR	4227563	Condition	sel	973:16:15469:15471	4225310	0	True				
ANR	4227564	Identifier	sel		4225310	0					
ANR	4227565	CompoundStatement		971:21:15404:15404	4225310	1					
ANR	4227566	Label	case 0 :	975:8:15485:15491	4225310	0	True				
ANR	4227567	ExpressionStatement	"check_insn ( ctx , ISA_MIPS3 )"	979:12:15534:15560	4225310	1	True				
ANR	4227568	CallExpression	"check_insn ( ctx , ISA_MIPS3 )"		4225310	0					
ANR	4227569	Callee	check_insn		4225310	0					
ANR	4227570	Identifier	check_insn		4225310	0					
ANR	4227571	ArgumentList	ctx		4225310	1					
ANR	4227572	Argument	ctx		4225310	0					
ANR	4227573	Identifier	ctx		4225310	0					
ANR	4227574	Argument	ISA_MIPS3		4225310	1					
ANR	4227575	Identifier	ISA_MIPS3		4225310	0					
ANR	4227576	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_XContext ) )"	981:12:15575:15640	4225310	2	True				
ANR	4227577	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_XContext ) )"		4225310	0					
ANR	4227578	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4227579	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4227580	ArgumentList	arg		4225310	1					
ANR	4227581	Argument	arg		4225310	0					
ANR	4227582	Identifier	arg		4225310	0					
ANR	4227583	Argument	cpu_env		4225310	1					
ANR	4227584	Identifier	cpu_env		4225310	0					
ANR	4227585	Argument	"offsetof ( CPUMIPSState , CP0_XContext )"		4225310	2					
ANR	4227586	CallExpression	"offsetof ( CPUMIPSState , CP0_XContext )"		4225310	0					
ANR	4227587	Callee	offsetof		4225310	0					
ANR	4227588	Identifier	offsetof		4225310	0					
ANR	4227589	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227590	Argument	CPUMIPSState		4225310	0					
ANR	4227591	Identifier	CPUMIPSState		4225310	0					
ANR	4227592	Argument	CP0_XContext		4225310	1					
ANR	4227593	Identifier	CP0_XContext		4225310	0					
ANR	4227594	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	983:12:15655:15682	4225310	3	True				
ANR	4227595	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4227596	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4227597	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4227598	ArgumentList	arg		4225310	1					
ANR	4227599	Argument	arg		4225310	0					
ANR	4227600	Identifier	arg		4225310	0					
ANR	4227601	Argument	arg		4225310	1					
ANR	4227602	Identifier	arg		4225310	0					
ANR	4227603	ExpressionStatement	"rn = ""XContext"""	985:12:15697:15712	4225310	4	True				
ANR	4227604	AssignmentExpression	"rn = ""XContext"""		4225310	0		=			
ANR	4227605	Identifier	rn		4225310	0					
ANR	4227606	PrimaryExpression	"""XContext"""		4225310	1					
ANR	4227607	BreakStatement	break ;	987:12:15727:15732	4225310	5	True				
ANR	4227608	Label	default :	991:8:15751:15758	4225310	6	True				
ANR	4227609	Identifier	default		4225310	0					
ANR	4227610	GotoStatement	goto cp0_unimplemented ;	993:12:15773:15795	4225310	7	True				
ANR	4227611	Identifier	cp0_unimplemented		4225310	0					
ANR	4227612	BreakStatement	break ;	997:8:15817:15822	4225310	62	True				
ANR	4227613	Label	case 21 :	999:4:15829:15836	4225310	63	True				
ANR	4227614	ExpressionStatement	CP0_CHECK ( ! ( ctx -> insn_flags & ISA_MIPS32R6 ) )	1003:8:15921:15965	4225310	64	True				
ANR	4227615	CallExpression	CP0_CHECK ( ! ( ctx -> insn_flags & ISA_MIPS32R6 ) )		4225310	0					
ANR	4227616	Callee	CP0_CHECK		4225310	0					
ANR	4227617	Identifier	CP0_CHECK		4225310	0					
ANR	4227618	ArgumentList	! ( ctx -> insn_flags & ISA_MIPS32R6 )		4225310	1					
ANR	4227619	Argument	! ( ctx -> insn_flags & ISA_MIPS32R6 )		4225310	0					
ANR	4227620	UnaryOperationExpression	! ( ctx -> insn_flags & ISA_MIPS32R6 )		4225310	0					
ANR	4227621	UnaryOperator	!		4225310	0					
ANR	4227622	BitAndExpression	ctx -> insn_flags & ISA_MIPS32R6		4225310	1		&			
ANR	4227623	PtrMemberAccess	ctx -> insn_flags		4225310	0					
ANR	4227624	Identifier	ctx		4225310	0					
ANR	4227625	Identifier	insn_flags		4225310	1					
ANR	4227626	Identifier	ISA_MIPS32R6		4225310	1					
ANR	4227627	SwitchStatement	switch ( sel )		4225310	65					
ANR	4227628	Condition	sel	1005:16:15984:15986	4225310	0	True				
ANR	4227629	Identifier	sel		4225310	0					
ANR	4227630	CompoundStatement		1003:21:15919:15919	4225310	1					
ANR	4227631	Label	case 0 :	1007:8:16000:16006	4225310	0	True				
ANR	4227632	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Framemask ) )"	1009:12:16021:16080	4225310	1	True				
ANR	4227633	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Framemask ) )"		4225310	0					
ANR	4227634	Callee	gen_mfc0_load32		4225310	0					
ANR	4227635	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227636	ArgumentList	arg		4225310	1					
ANR	4227637	Argument	arg		4225310	0					
ANR	4227638	Identifier	arg		4225310	0					
ANR	4227639	Argument	"offsetof ( CPUMIPSState , CP0_Framemask )"		4225310	1					
ANR	4227640	CallExpression	"offsetof ( CPUMIPSState , CP0_Framemask )"		4225310	0					
ANR	4227641	Callee	offsetof		4225310	0					
ANR	4227642	Identifier	offsetof		4225310	0					
ANR	4227643	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227644	Argument	CPUMIPSState		4225310	0					
ANR	4227645	Identifier	CPUMIPSState		4225310	0					
ANR	4227646	Argument	CP0_Framemask		4225310	1					
ANR	4227647	Identifier	CP0_Framemask		4225310	0					
ANR	4227648	ExpressionStatement	"rn = ""Framemask"""	1011:12:16095:16111	4225310	2	True				
ANR	4227649	AssignmentExpression	"rn = ""Framemask"""		4225310	0		=			
ANR	4227650	Identifier	rn		4225310	0					
ANR	4227651	PrimaryExpression	"""Framemask"""		4225310	1					
ANR	4227652	BreakStatement	break ;	1013:12:16126:16131	4225310	3	True				
ANR	4227653	Label	default :	1015:8:16142:16149	4225310	4	True				
ANR	4227654	Identifier	default		4225310	0					
ANR	4227655	GotoStatement	goto cp0_unimplemented ;	1017:12:16164:16186	4225310	5	True				
ANR	4227656	Identifier	cp0_unimplemented		4225310	0					
ANR	4227657	BreakStatement	break ;	1021:8:16208:16213	4225310	66	True				
ANR	4227658	Label	case 22 :	1023:4:16220:16227	4225310	67	True				
ANR	4227659	ExpressionStatement	"tcg_gen_movi_tl ( arg , 0 )"	1025:8:16238:16261	4225310	68	True				
ANR	4227660	CallExpression	"tcg_gen_movi_tl ( arg , 0 )"		4225310	0					
ANR	4227661	Callee	tcg_gen_movi_tl		4225310	0					
ANR	4227662	Identifier	tcg_gen_movi_tl		4225310	0					
ANR	4227663	ArgumentList	arg		4225310	1					
ANR	4227664	Argument	arg		4225310	0					
ANR	4227665	Identifier	arg		4225310	0					
ANR	4227666	Argument	0		4225310	1					
ANR	4227667	PrimaryExpression	0		4225310	0					
ANR	4227668	ExpressionStatement	"rn = ""'Diagnostic"""	1027:8:16292:16310	4225310	69	True				
ANR	4227669	AssignmentExpression	"rn = ""'Diagnostic"""		4225310	0		=			
ANR	4227670	Identifier	rn		4225310	0					
ANR	4227671	PrimaryExpression	"""'Diagnostic"""		4225310	1					
ANR	4227672	BreakStatement	break ;	1029:8:16352:16357	4225310	70	True				
ANR	4227673	Label	case 23 :	1031:4:16364:16371	4225310	71	True				
ANR	4227674	SwitchStatement	switch ( sel )		4225310	72					
ANR	4227675	Condition	sel	1033:16:16390:16392	4225310	0	True				
ANR	4227676	Identifier	sel		4225310	0					
ANR	4227677	CompoundStatement		1031:21:16325:16325	4225310	1					
ANR	4227678	Label	case 0 :	1035:8:16406:16412	4225310	0	True				
ANR	4227679	ExpressionStatement	"gen_helper_mfc0_debug ( arg , cpu_env )"	1037:12:16427:16462	4225310	1	True				
ANR	4227680	CallExpression	"gen_helper_mfc0_debug ( arg , cpu_env )"		4225310	0					
ANR	4227681	Callee	gen_helper_mfc0_debug		4225310	0					
ANR	4227682	Identifier	gen_helper_mfc0_debug		4225310	0					
ANR	4227683	ArgumentList	arg		4225310	1					
ANR	4227684	Argument	arg		4225310	0					
ANR	4227685	Identifier	arg		4225310	0					
ANR	4227686	Argument	cpu_env		4225310	1					
ANR	4227687	Identifier	cpu_env		4225310	0					
ANR	4227688	ExpressionStatement	"rn = ""Debug"""	1039:12:16497:16509	4225310	2	True				
ANR	4227689	AssignmentExpression	"rn = ""Debug"""		4225310	0		=			
ANR	4227690	Identifier	rn		4225310	0					
ANR	4227691	PrimaryExpression	"""Debug"""		4225310	1					
ANR	4227692	BreakStatement	break ;	1041:12:16524:16529	4225310	3	True				
ANR	4227693	Label	case 1 :	1043:8:16540:16546	4225310	4	True				
ANR	4227694	ExpressionStatement	"rn = ""TraceControl"""	1047:12:16633:16652	4225310	5	True				
ANR	4227695	AssignmentExpression	"rn = ""TraceControl"""		4225310	0		=			
ANR	4227696	Identifier	rn		4225310	0					
ANR	4227697	PrimaryExpression	"""TraceControl"""		4225310	1					
ANR	4227698	GotoStatement	goto cp0_unimplemented ;	1049:12:16667:16689	4225310	6	True				
ANR	4227699	Identifier	cp0_unimplemented		4225310	0					
ANR	4227700	Label	case 2 :	1051:8:16700:16706	4225310	7	True				
ANR	4227701	ExpressionStatement	"rn = ""TraceControl2"""	1055:12:16794:16814	4225310	8	True				
ANR	4227702	AssignmentExpression	"rn = ""TraceControl2"""		4225310	0		=			
ANR	4227703	Identifier	rn		4225310	0					
ANR	4227704	PrimaryExpression	"""TraceControl2"""		4225310	1					
ANR	4227705	GotoStatement	goto cp0_unimplemented ;	1057:12:16829:16851	4225310	9	True				
ANR	4227706	Identifier	cp0_unimplemented		4225310	0					
ANR	4227707	Label	case 3 :	1059:8:16862:16868	4225310	10	True				
ANR	4227708	ExpressionStatement	"rn = ""UserTraceData"""	1063:12:16956:16976	4225310	11	True				
ANR	4227709	AssignmentExpression	"rn = ""UserTraceData"""		4225310	0		=			
ANR	4227710	Identifier	rn		4225310	0					
ANR	4227711	PrimaryExpression	"""UserTraceData"""		4225310	1					
ANR	4227712	GotoStatement	goto cp0_unimplemented ;	1065:12:16991:17013	4225310	12	True				
ANR	4227713	Identifier	cp0_unimplemented		4225310	0					
ANR	4227714	Label	case 4 :	1067:8:17024:17030	4225310	13	True				
ANR	4227715	ExpressionStatement	"rn = ""TraceBPC"""	1071:12:17113:17128	4225310	14	True				
ANR	4227716	AssignmentExpression	"rn = ""TraceBPC"""		4225310	0		=			
ANR	4227717	Identifier	rn		4225310	0					
ANR	4227718	PrimaryExpression	"""TraceBPC"""		4225310	1					
ANR	4227719	GotoStatement	goto cp0_unimplemented ;	1073:12:17143:17165	4225310	15	True				
ANR	4227720	Identifier	cp0_unimplemented		4225310	0					
ANR	4227721	Label	default :	1075:8:17176:17183	4225310	16	True				
ANR	4227722	Identifier	default		4225310	0					
ANR	4227723	GotoStatement	goto cp0_unimplemented ;	1077:12:17198:17220	4225310	17	True				
ANR	4227724	Identifier	cp0_unimplemented		4225310	0					
ANR	4227725	BreakStatement	break ;	1081:8:17242:17247	4225310	73	True				
ANR	4227726	Label	case 24 :	1083:4:17254:17261	4225310	74	True				
ANR	4227727	SwitchStatement	switch ( sel )		4225310	75					
ANR	4227728	Condition	sel	1085:16:17280:17282	4225310	0	True				
ANR	4227729	Identifier	sel		4225310	0					
ANR	4227730	CompoundStatement		1083:21:17215:17215	4225310	1					
ANR	4227731	Label	case 0 :	1087:8:17296:17302	4225310	0	True				
ANR	4227732	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_DEPC ) )"	1091:12:17350:17411	4225310	1	True				
ANR	4227733	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_DEPC ) )"		4225310	0					
ANR	4227734	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4227735	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4227736	ArgumentList	arg		4225310	1					
ANR	4227737	Argument	arg		4225310	0					
ANR	4227738	Identifier	arg		4225310	0					
ANR	4227739	Argument	cpu_env		4225310	1					
ANR	4227740	Identifier	cpu_env		4225310	0					
ANR	4227741	Argument	"offsetof ( CPUMIPSState , CP0_DEPC )"		4225310	2					
ANR	4227742	CallExpression	"offsetof ( CPUMIPSState , CP0_DEPC )"		4225310	0					
ANR	4227743	Callee	offsetof		4225310	0					
ANR	4227744	Identifier	offsetof		4225310	0					
ANR	4227745	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227746	Argument	CPUMIPSState		4225310	0					
ANR	4227747	Identifier	CPUMIPSState		4225310	0					
ANR	4227748	Argument	CP0_DEPC		4225310	1					
ANR	4227749	Identifier	CP0_DEPC		4225310	0					
ANR	4227750	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	1093:12:17426:17453	4225310	2	True				
ANR	4227751	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4227752	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4227753	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4227754	ArgumentList	arg		4225310	1					
ANR	4227755	Argument	arg		4225310	0					
ANR	4227756	Identifier	arg		4225310	0					
ANR	4227757	Argument	arg		4225310	1					
ANR	4227758	Identifier	arg		4225310	0					
ANR	4227759	ExpressionStatement	"rn = ""DEPC"""	1095:12:17468:17479	4225310	3	True				
ANR	4227760	AssignmentExpression	"rn = ""DEPC"""		4225310	0		=			
ANR	4227761	Identifier	rn		4225310	0					
ANR	4227762	PrimaryExpression	"""DEPC"""		4225310	1					
ANR	4227763	BreakStatement	break ;	1097:12:17494:17499	4225310	4	True				
ANR	4227764	Label	default :	1099:8:17510:17517	4225310	5	True				
ANR	4227765	Identifier	default		4225310	0					
ANR	4227766	GotoStatement	goto cp0_unimplemented ;	1101:12:17532:17554	4225310	6	True				
ANR	4227767	Identifier	cp0_unimplemented		4225310	0					
ANR	4227768	BreakStatement	break ;	1105:8:17576:17581	4225310	76	True				
ANR	4227769	Label	case 25 :	1107:4:17588:17595	4225310	77	True				
ANR	4227770	SwitchStatement	switch ( sel )		4225310	78					
ANR	4227771	Condition	sel	1109:16:17614:17616	4225310	0	True				
ANR	4227772	Identifier	sel		4225310	0					
ANR	4227773	CompoundStatement		1107:21:17549:17549	4225310	1					
ANR	4227774	Label	case 0 :	1111:8:17630:17636	4225310	0	True				
ANR	4227775	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Performance0 ) )"	1113:12:17651:17713	4225310	1	True				
ANR	4227776	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_Performance0 ) )"		4225310	0					
ANR	4227777	Callee	gen_mfc0_load32		4225310	0					
ANR	4227778	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227779	ArgumentList	arg		4225310	1					
ANR	4227780	Argument	arg		4225310	0					
ANR	4227781	Identifier	arg		4225310	0					
ANR	4227782	Argument	"offsetof ( CPUMIPSState , CP0_Performance0 )"		4225310	1					
ANR	4227783	CallExpression	"offsetof ( CPUMIPSState , CP0_Performance0 )"		4225310	0					
ANR	4227784	Callee	offsetof		4225310	0					
ANR	4227785	Identifier	offsetof		4225310	0					
ANR	4227786	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227787	Argument	CPUMIPSState		4225310	0					
ANR	4227788	Identifier	CPUMIPSState		4225310	0					
ANR	4227789	Argument	CP0_Performance0		4225310	1					
ANR	4227790	Identifier	CP0_Performance0		4225310	0					
ANR	4227791	ExpressionStatement	"rn = ""Performance0"""	1115:12:17728:17747	4225310	2	True				
ANR	4227792	AssignmentExpression	"rn = ""Performance0"""		4225310	0		=			
ANR	4227793	Identifier	rn		4225310	0					
ANR	4227794	PrimaryExpression	"""Performance0"""		4225310	1					
ANR	4227795	BreakStatement	break ;	1117:12:17762:17767	4225310	3	True				
ANR	4227796	Label	case 1 :	1119:8:17778:17784	4225310	4	True				
ANR	4227797	ExpressionStatement	"rn = ""Performance1"""	1123:12:17849:17868	4225310	5	True				
ANR	4227798	AssignmentExpression	"rn = ""Performance1"""		4225310	0		=			
ANR	4227799	Identifier	rn		4225310	0					
ANR	4227800	PrimaryExpression	"""Performance1"""		4225310	1					
ANR	4227801	GotoStatement	goto cp0_unimplemented ;	1125:12:17883:17905	4225310	6	True				
ANR	4227802	Identifier	cp0_unimplemented		4225310	0					
ANR	4227803	Label	case 2 :	1127:8:17916:17922	4225310	7	True				
ANR	4227804	ExpressionStatement	"rn = ""Performance2"""	1131:12:17987:18006	4225310	8	True				
ANR	4227805	AssignmentExpression	"rn = ""Performance2"""		4225310	0		=			
ANR	4227806	Identifier	rn		4225310	0					
ANR	4227807	PrimaryExpression	"""Performance2"""		4225310	1					
ANR	4227808	GotoStatement	goto cp0_unimplemented ;	1133:12:18021:18043	4225310	9	True				
ANR	4227809	Identifier	cp0_unimplemented		4225310	0					
ANR	4227810	Label	case 3 :	1135:8:18054:18060	4225310	10	True				
ANR	4227811	ExpressionStatement	"rn = ""Performance3"""	1139:12:18125:18144	4225310	11	True				
ANR	4227812	AssignmentExpression	"rn = ""Performance3"""		4225310	0		=			
ANR	4227813	Identifier	rn		4225310	0					
ANR	4227814	PrimaryExpression	"""Performance3"""		4225310	1					
ANR	4227815	GotoStatement	goto cp0_unimplemented ;	1141:12:18159:18181	4225310	12	True				
ANR	4227816	Identifier	cp0_unimplemented		4225310	0					
ANR	4227817	Label	case 4 :	1143:8:18192:18198	4225310	13	True				
ANR	4227818	ExpressionStatement	"rn = ""Performance4"""	1147:12:18263:18282	4225310	14	True				
ANR	4227819	AssignmentExpression	"rn = ""Performance4"""		4225310	0		=			
ANR	4227820	Identifier	rn		4225310	0					
ANR	4227821	PrimaryExpression	"""Performance4"""		4225310	1					
ANR	4227822	GotoStatement	goto cp0_unimplemented ;	1149:12:18297:18319	4225310	15	True				
ANR	4227823	Identifier	cp0_unimplemented		4225310	0					
ANR	4227824	Label	case 5 :	1151:8:18330:18336	4225310	16	True				
ANR	4227825	ExpressionStatement	"rn = ""Performance5"""	1155:12:18401:18420	4225310	17	True				
ANR	4227826	AssignmentExpression	"rn = ""Performance5"""		4225310	0		=			
ANR	4227827	Identifier	rn		4225310	0					
ANR	4227828	PrimaryExpression	"""Performance5"""		4225310	1					
ANR	4227829	GotoStatement	goto cp0_unimplemented ;	1157:12:18435:18457	4225310	18	True				
ANR	4227830	Identifier	cp0_unimplemented		4225310	0					
ANR	4227831	Label	case 6 :	1159:8:18468:18474	4225310	19	True				
ANR	4227832	ExpressionStatement	"rn = ""Performance6"""	1163:12:18539:18558	4225310	20	True				
ANR	4227833	AssignmentExpression	"rn = ""Performance6"""		4225310	0		=			
ANR	4227834	Identifier	rn		4225310	0					
ANR	4227835	PrimaryExpression	"""Performance6"""		4225310	1					
ANR	4227836	GotoStatement	goto cp0_unimplemented ;	1165:12:18573:18595	4225310	21	True				
ANR	4227837	Identifier	cp0_unimplemented		4225310	0					
ANR	4227838	Label	case 7 :	1167:8:18606:18612	4225310	22	True				
ANR	4227839	ExpressionStatement	"rn = ""Performance7"""	1171:12:18677:18696	4225310	23	True				
ANR	4227840	AssignmentExpression	"rn = ""Performance7"""		4225310	0		=			
ANR	4227841	Identifier	rn		4225310	0					
ANR	4227842	PrimaryExpression	"""Performance7"""		4225310	1					
ANR	4227843	GotoStatement	goto cp0_unimplemented ;	1173:12:18711:18733	4225310	24	True				
ANR	4227844	Identifier	cp0_unimplemented		4225310	0					
ANR	4227845	Label	default :	1175:8:18744:18751	4225310	25	True				
ANR	4227846	Identifier	default		4225310	0					
ANR	4227847	GotoStatement	goto cp0_unimplemented ;	1177:12:18766:18788	4225310	26	True				
ANR	4227848	Identifier	cp0_unimplemented		4225310	0					
ANR	4227849	BreakStatement	break ;	1181:8:18810:18815	4225310	79	True				
ANR	4227850	Label	case 26 :	1183:4:18822:18829	4225310	80	True				
ANR	4227851	SwitchStatement	switch ( sel )		4225310	81					
ANR	4227852	Condition	sel	1185:16:18848:18850	4225310	0	True				
ANR	4227853	Identifier	sel		4225310	0					
ANR	4227854	CompoundStatement		1183:21:18783:18783	4225310	1					
ANR	4227855	Label	case 0 :	1187:8:18864:18870	4225310	0	True				
ANR	4227856	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_ErrCtl ) )"	1189:12:18885:18941	4225310	1	True				
ANR	4227857	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_ErrCtl ) )"		4225310	0					
ANR	4227858	Callee	gen_mfc0_load32		4225310	0					
ANR	4227859	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227860	ArgumentList	arg		4225310	1					
ANR	4227861	Argument	arg		4225310	0					
ANR	4227862	Identifier	arg		4225310	0					
ANR	4227863	Argument	"offsetof ( CPUMIPSState , CP0_ErrCtl )"		4225310	1					
ANR	4227864	CallExpression	"offsetof ( CPUMIPSState , CP0_ErrCtl )"		4225310	0					
ANR	4227865	Callee	offsetof		4225310	0					
ANR	4227866	Identifier	offsetof		4225310	0					
ANR	4227867	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227868	Argument	CPUMIPSState		4225310	0					
ANR	4227869	Identifier	CPUMIPSState		4225310	0					
ANR	4227870	Argument	CP0_ErrCtl		4225310	1					
ANR	4227871	Identifier	CP0_ErrCtl		4225310	0					
ANR	4227872	ExpressionStatement	"rn = ""ErrCtl"""	1191:12:18956:18969	4225310	2	True				
ANR	4227873	AssignmentExpression	"rn = ""ErrCtl"""		4225310	0		=			
ANR	4227874	Identifier	rn		4225310	0					
ANR	4227875	PrimaryExpression	"""ErrCtl"""		4225310	1					
ANR	4227876	BreakStatement	break ;	1193:12:18984:18989	4225310	3	True				
ANR	4227877	Label	default :	1195:8:19000:19007	4225310	4	True				
ANR	4227878	Identifier	default		4225310	0					
ANR	4227879	GotoStatement	goto cp0_unimplemented ;	1197:12:19022:19044	4225310	5	True				
ANR	4227880	Identifier	cp0_unimplemented		4225310	0					
ANR	4227881	BreakStatement	break ;	1201:8:19066:19071	4225310	82	True				
ANR	4227882	Label	case 27 :	1203:4:19078:19085	4225310	83	True				
ANR	4227883	SwitchStatement	switch ( sel )		4225310	84					
ANR	4227884	Condition	sel	1205:16:19104:19106	4225310	0	True				
ANR	4227885	Identifier	sel		4225310	0					
ANR	4227886	CompoundStatement		1203:21:19039:19039	4225310	1					
ANR	4227887	Statement	case	1207:8:19120:19123	4225310	0	True				
ANR	4227888	Statement	0	1207:13:19125:19125	4225310	1	True				
ANR	4227889	Statement	...	1207:15:19127:19129	4225310	2	True				
ANR	4227890	Label	3 :	1207:19:19131:19132	4225310	3	True				
ANR	4227891	ExpressionStatement	"tcg_gen_movi_tl ( arg , 0 )"	1209:12:19147:19170	4225310	4	True				
ANR	4227892	CallExpression	"tcg_gen_movi_tl ( arg , 0 )"		4225310	0					
ANR	4227893	Callee	tcg_gen_movi_tl		4225310	0					
ANR	4227894	Identifier	tcg_gen_movi_tl		4225310	0					
ANR	4227895	ArgumentList	arg		4225310	1					
ANR	4227896	Argument	arg		4225310	0					
ANR	4227897	Identifier	arg		4225310	0					
ANR	4227898	Argument	0		4225310	1					
ANR	4227899	PrimaryExpression	0		4225310	0					
ANR	4227900	ExpressionStatement	"rn = ""CacheErr"""	1211:12:19205:19220	4225310	5	True				
ANR	4227901	AssignmentExpression	"rn = ""CacheErr"""		4225310	0		=			
ANR	4227902	Identifier	rn		4225310	0					
ANR	4227903	PrimaryExpression	"""CacheErr"""		4225310	1					
ANR	4227904	BreakStatement	break ;	1213:12:19235:19240	4225310	6	True				
ANR	4227905	Label	default :	1215:8:19251:19258	4225310	7	True				
ANR	4227906	Identifier	default		4225310	0					
ANR	4227907	GotoStatement	goto cp0_unimplemented ;	1217:12:19273:19295	4225310	8	True				
ANR	4227908	Identifier	cp0_unimplemented		4225310	0					
ANR	4227909	BreakStatement	break ;	1221:8:19317:19322	4225310	85	True				
ANR	4227910	Label	case 28 :	1223:4:19329:19336	4225310	86	True				
ANR	4227911	SwitchStatement	switch ( sel )		4225310	87					
ANR	4227912	Condition	sel	1225:16:19355:19357	4225310	0	True				
ANR	4227913	Identifier	sel		4225310	0					
ANR	4227914	CompoundStatement		1223:21:19290:19290	4225310	1					
ANR	4227915	Label	case 0 :	1227:8:19371:19377	4225310	0	True				
ANR	4227916	Label	case 2 :	1229:8:19388:19394	4225310	1	True				
ANR	4227917	Label	case 4 :	1231:8:19405:19411	4225310	2	True				
ANR	4227918	Label	case 6 :	1233:8:19422:19428	4225310	3	True				
ANR	4227919	CompoundStatement		1235:16:19392:19425	4225310	4					
ANR	4227920	IdentifierDeclStatement	TCGv_i64 tmp = tcg_temp_new_i64 ( ) ;	1237:16:19462:19495	4225310	0	True				
ANR	4227921	IdentifierDecl	tmp = tcg_temp_new_i64 ( )		4225310	0					
ANR	4227922	IdentifierDeclType	TCGv_i64		4225310	0					
ANR	4227923	Identifier	tmp		4225310	1					
ANR	4227924	AssignmentExpression	tmp = tcg_temp_new_i64 ( )		4225310	2		=			
ANR	4227925	Identifier	tmp		4225310	0					
ANR	4227926	CallExpression	tcg_temp_new_i64 ( )		4225310	1					
ANR	4227927	Callee	tcg_temp_new_i64		4225310	0					
ANR	4227928	Identifier	tcg_temp_new_i64		4225310	0					
ANR	4227929	ArgumentList			4225310	1					
ANR	4227930	ExpressionStatement	"tcg_gen_ld_i64 ( tmp , cpu_env , offsetof ( CPUMIPSState , CP0_TagLo ) )"	1239:16:19514:19577	4225310	1	True				
ANR	4227931	CallExpression	"tcg_gen_ld_i64 ( tmp , cpu_env , offsetof ( CPUMIPSState , CP0_TagLo ) )"		4225310	0					
ANR	4227932	Callee	tcg_gen_ld_i64		4225310	0					
ANR	4227933	Identifier	tcg_gen_ld_i64		4225310	0					
ANR	4227934	ArgumentList	tmp		4225310	1					
ANR	4227935	Argument	tmp		4225310	0					
ANR	4227936	Identifier	tmp		4225310	0					
ANR	4227937	Argument	cpu_env		4225310	1					
ANR	4227938	Identifier	cpu_env		4225310	0					
ANR	4227939	Argument	"offsetof ( CPUMIPSState , CP0_TagLo )"		4225310	2					
ANR	4227940	CallExpression	"offsetof ( CPUMIPSState , CP0_TagLo )"		4225310	0					
ANR	4227941	Callee	offsetof		4225310	0					
ANR	4227942	Identifier	offsetof		4225310	0					
ANR	4227943	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227944	Argument	CPUMIPSState		4225310	0					
ANR	4227945	Identifier	CPUMIPSState		4225310	0					
ANR	4227946	Argument	CP0_TagLo		4225310	1					
ANR	4227947	Identifier	CP0_TagLo		4225310	0					
ANR	4227948	ExpressionStatement	"gen_move_low32 ( arg , tmp )"	1241:16:19596:19620	4225310	2	True				
ANR	4227949	CallExpression	"gen_move_low32 ( arg , tmp )"		4225310	0					
ANR	4227950	Callee	gen_move_low32		4225310	0					
ANR	4227951	Identifier	gen_move_low32		4225310	0					
ANR	4227952	ArgumentList	arg		4225310	1					
ANR	4227953	Argument	arg		4225310	0					
ANR	4227954	Identifier	arg		4225310	0					
ANR	4227955	Argument	tmp		4225310	1					
ANR	4227956	Identifier	tmp		4225310	0					
ANR	4227957	ExpressionStatement	tcg_temp_free_i64 ( tmp )	1243:16:19639:19661	4225310	3	True				
ANR	4227958	CallExpression	tcg_temp_free_i64 ( tmp )		4225310	0					
ANR	4227959	Callee	tcg_temp_free_i64		4225310	0					
ANR	4227960	Identifier	tcg_temp_free_i64		4225310	0					
ANR	4227961	ArgumentList	tmp		4225310	1					
ANR	4227962	Argument	tmp		4225310	0					
ANR	4227963	Identifier	tmp		4225310	0					
ANR	4227964	ExpressionStatement	"rn = ""TagLo"""	1247:12:19691:19703	4225310	5	True				
ANR	4227965	AssignmentExpression	"rn = ""TagLo"""		4225310	0		=			
ANR	4227966	Identifier	rn		4225310	0					
ANR	4227967	PrimaryExpression	"""TagLo"""		4225310	1					
ANR	4227968	BreakStatement	break ;	1249:12:19718:19723	4225310	6	True				
ANR	4227969	Label	case 1 :	1251:8:19734:19740	4225310	7	True				
ANR	4227970	Label	case 3 :	1253:8:19751:19757	4225310	8	True				
ANR	4227971	Label	case 5 :	1255:8:19768:19774	4225310	9	True				
ANR	4227972	Label	case 7 :	1257:8:19785:19791	4225310	10	True				
ANR	4227973	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_DataLo ) )"	1259:12:19806:19862	4225310	11	True				
ANR	4227974	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_DataLo ) )"		4225310	0					
ANR	4227975	Callee	gen_mfc0_load32		4225310	0					
ANR	4227976	Identifier	gen_mfc0_load32		4225310	0					
ANR	4227977	ArgumentList	arg		4225310	1					
ANR	4227978	Argument	arg		4225310	0					
ANR	4227979	Identifier	arg		4225310	0					
ANR	4227980	Argument	"offsetof ( CPUMIPSState , CP0_DataLo )"		4225310	1					
ANR	4227981	CallExpression	"offsetof ( CPUMIPSState , CP0_DataLo )"		4225310	0					
ANR	4227982	Callee	offsetof		4225310	0					
ANR	4227983	Identifier	offsetof		4225310	0					
ANR	4227984	ArgumentList	CPUMIPSState		4225310	1					
ANR	4227985	Argument	CPUMIPSState		4225310	0					
ANR	4227986	Identifier	CPUMIPSState		4225310	0					
ANR	4227987	Argument	CP0_DataLo		4225310	1					
ANR	4227988	Identifier	CP0_DataLo		4225310	0					
ANR	4227989	ExpressionStatement	"rn = ""DataLo"""	1261:12:19877:19890	4225310	12	True				
ANR	4227990	AssignmentExpression	"rn = ""DataLo"""		4225310	0		=			
ANR	4227991	Identifier	rn		4225310	0					
ANR	4227992	PrimaryExpression	"""DataLo"""		4225310	1					
ANR	4227993	BreakStatement	break ;	1263:12:19905:19910	4225310	13	True				
ANR	4227994	Label	default :	1265:8:19921:19928	4225310	14	True				
ANR	4227995	Identifier	default		4225310	0					
ANR	4227996	GotoStatement	goto cp0_unimplemented ;	1267:12:19943:19965	4225310	15	True				
ANR	4227997	Identifier	cp0_unimplemented		4225310	0					
ANR	4227998	BreakStatement	break ;	1271:8:19987:19992	4225310	88	True				
ANR	4227999	Label	case 29 :	1273:4:19999:20006	4225310	89	True				
ANR	4228000	SwitchStatement	switch ( sel )		4225310	90					
ANR	4228001	Condition	sel	1275:16:20025:20027	4225310	0	True				
ANR	4228002	Identifier	sel		4225310	0					
ANR	4228003	CompoundStatement		1273:21:19960:19960	4225310	1					
ANR	4228004	Label	case 0 :	1277:8:20041:20047	4225310	0	True				
ANR	4228005	Label	case 2 :	1279:8:20058:20064	4225310	1	True				
ANR	4228006	Label	case 4 :	1281:8:20075:20081	4225310	2	True				
ANR	4228007	Label	case 6 :	1283:8:20092:20098	4225310	3	True				
ANR	4228008	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_TagHi ) )"	1285:12:20113:20168	4225310	4	True				
ANR	4228009	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_TagHi ) )"		4225310	0					
ANR	4228010	Callee	gen_mfc0_load32		4225310	0					
ANR	4228011	Identifier	gen_mfc0_load32		4225310	0					
ANR	4228012	ArgumentList	arg		4225310	1					
ANR	4228013	Argument	arg		4225310	0					
ANR	4228014	Identifier	arg		4225310	0					
ANR	4228015	Argument	"offsetof ( CPUMIPSState , CP0_TagHi )"		4225310	1					
ANR	4228016	CallExpression	"offsetof ( CPUMIPSState , CP0_TagHi )"		4225310	0					
ANR	4228017	Callee	offsetof		4225310	0					
ANR	4228018	Identifier	offsetof		4225310	0					
ANR	4228019	ArgumentList	CPUMIPSState		4225310	1					
ANR	4228020	Argument	CPUMIPSState		4225310	0					
ANR	4228021	Identifier	CPUMIPSState		4225310	0					
ANR	4228022	Argument	CP0_TagHi		4225310	1					
ANR	4228023	Identifier	CP0_TagHi		4225310	0					
ANR	4228024	ExpressionStatement	"rn = ""TagHi"""	1287:12:20183:20195	4225310	5	True				
ANR	4228025	AssignmentExpression	"rn = ""TagHi"""		4225310	0		=			
ANR	4228026	Identifier	rn		4225310	0					
ANR	4228027	PrimaryExpression	"""TagHi"""		4225310	1					
ANR	4228028	BreakStatement	break ;	1289:12:20210:20215	4225310	6	True				
ANR	4228029	Label	case 1 :	1291:8:20226:20232	4225310	7	True				
ANR	4228030	Label	case 3 :	1293:8:20243:20249	4225310	8	True				
ANR	4228031	Label	case 5 :	1295:8:20260:20266	4225310	9	True				
ANR	4228032	Label	case 7 :	1297:8:20277:20283	4225310	10	True				
ANR	4228033	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_DataHi ) )"	1299:12:20298:20354	4225310	11	True				
ANR	4228034	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_DataHi ) )"		4225310	0					
ANR	4228035	Callee	gen_mfc0_load32		4225310	0					
ANR	4228036	Identifier	gen_mfc0_load32		4225310	0					
ANR	4228037	ArgumentList	arg		4225310	1					
ANR	4228038	Argument	arg		4225310	0					
ANR	4228039	Identifier	arg		4225310	0					
ANR	4228040	Argument	"offsetof ( CPUMIPSState , CP0_DataHi )"		4225310	1					
ANR	4228041	CallExpression	"offsetof ( CPUMIPSState , CP0_DataHi )"		4225310	0					
ANR	4228042	Callee	offsetof		4225310	0					
ANR	4228043	Identifier	offsetof		4225310	0					
ANR	4228044	ArgumentList	CPUMIPSState		4225310	1					
ANR	4228045	Argument	CPUMIPSState		4225310	0					
ANR	4228046	Identifier	CPUMIPSState		4225310	0					
ANR	4228047	Argument	CP0_DataHi		4225310	1					
ANR	4228048	Identifier	CP0_DataHi		4225310	0					
ANR	4228049	ExpressionStatement	"rn = ""DataHi"""	1301:12:20369:20382	4225310	12	True				
ANR	4228050	AssignmentExpression	"rn = ""DataHi"""		4225310	0		=			
ANR	4228051	Identifier	rn		4225310	0					
ANR	4228052	PrimaryExpression	"""DataHi"""		4225310	1					
ANR	4228053	BreakStatement	break ;	1303:12:20397:20402	4225310	13	True				
ANR	4228054	Label	default :	1305:8:20413:20420	4225310	14	True				
ANR	4228055	Identifier	default		4225310	0					
ANR	4228056	GotoStatement	goto cp0_unimplemented ;	1307:12:20435:20457	4225310	15	True				
ANR	4228057	Identifier	cp0_unimplemented		4225310	0					
ANR	4228058	BreakStatement	break ;	1311:8:20479:20484	4225310	91	True				
ANR	4228059	Label	case 30 :	1313:4:20491:20498	4225310	92	True				
ANR	4228060	SwitchStatement	switch ( sel )		4225310	93					
ANR	4228061	Condition	sel	1315:16:20517:20519	4225310	0	True				
ANR	4228062	Identifier	sel		4225310	0					
ANR	4228063	CompoundStatement		1313:21:20452:20452	4225310	1					
ANR	4228064	Label	case 0 :	1317:8:20533:20539	4225310	0	True				
ANR	4228065	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_ErrorEPC ) )"	1319:12:20554:20619	4225310	1	True				
ANR	4228066	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_ErrorEPC ) )"		4225310	0					
ANR	4228067	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4228068	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4228069	ArgumentList	arg		4225310	1					
ANR	4228070	Argument	arg		4225310	0					
ANR	4228071	Identifier	arg		4225310	0					
ANR	4228072	Argument	cpu_env		4225310	1					
ANR	4228073	Identifier	cpu_env		4225310	0					
ANR	4228074	Argument	"offsetof ( CPUMIPSState , CP0_ErrorEPC )"		4225310	2					
ANR	4228075	CallExpression	"offsetof ( CPUMIPSState , CP0_ErrorEPC )"		4225310	0					
ANR	4228076	Callee	offsetof		4225310	0					
ANR	4228077	Identifier	offsetof		4225310	0					
ANR	4228078	ArgumentList	CPUMIPSState		4225310	1					
ANR	4228079	Argument	CPUMIPSState		4225310	0					
ANR	4228080	Identifier	CPUMIPSState		4225310	0					
ANR	4228081	Argument	CP0_ErrorEPC		4225310	1					
ANR	4228082	Identifier	CP0_ErrorEPC		4225310	0					
ANR	4228083	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	1321:12:20634:20661	4225310	2	True				
ANR	4228084	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4228085	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4228086	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4228087	ArgumentList	arg		4225310	1					
ANR	4228088	Argument	arg		4225310	0					
ANR	4228089	Identifier	arg		4225310	0					
ANR	4228090	Argument	arg		4225310	1					
ANR	4228091	Identifier	arg		4225310	0					
ANR	4228092	ExpressionStatement	"rn = ""ErrorEPC"""	1323:12:20676:20691	4225310	3	True				
ANR	4228093	AssignmentExpression	"rn = ""ErrorEPC"""		4225310	0		=			
ANR	4228094	Identifier	rn		4225310	0					
ANR	4228095	PrimaryExpression	"""ErrorEPC"""		4225310	1					
ANR	4228096	BreakStatement	break ;	1325:12:20706:20711	4225310	4	True				
ANR	4228097	Label	default :	1327:8:20722:20729	4225310	5	True				
ANR	4228098	Identifier	default		4225310	0					
ANR	4228099	GotoStatement	goto cp0_unimplemented ;	1329:12:20744:20766	4225310	6	True				
ANR	4228100	Identifier	cp0_unimplemented		4225310	0					
ANR	4228101	BreakStatement	break ;	1333:8:20788:20793	4225310	94	True				
ANR	4228102	Label	case 31 :	1335:4:20800:20807	4225310	95	True				
ANR	4228103	SwitchStatement	switch ( sel )		4225310	96					
ANR	4228104	Condition	sel	1337:16:20826:20828	4225310	0	True				
ANR	4228105	Identifier	sel		4225310	0					
ANR	4228106	CompoundStatement		1335:21:20761:20761	4225310	1					
ANR	4228107	Label	case 0 :	1339:8:20842:20848	4225310	0	True				
ANR	4228108	ExpressionStatement	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_DESAVE ) )"	1343:12:20896:20952	4225310	1	True				
ANR	4228109	CallExpression	"gen_mfc0_load32 ( arg , offsetof ( CPUMIPSState , CP0_DESAVE ) )"		4225310	0					
ANR	4228110	Callee	gen_mfc0_load32		4225310	0					
ANR	4228111	Identifier	gen_mfc0_load32		4225310	0					
ANR	4228112	ArgumentList	arg		4225310	1					
ANR	4228113	Argument	arg		4225310	0					
ANR	4228114	Identifier	arg		4225310	0					
ANR	4228115	Argument	"offsetof ( CPUMIPSState , CP0_DESAVE )"		4225310	1					
ANR	4228116	CallExpression	"offsetof ( CPUMIPSState , CP0_DESAVE )"		4225310	0					
ANR	4228117	Callee	offsetof		4225310	0					
ANR	4228118	Identifier	offsetof		4225310	0					
ANR	4228119	ArgumentList	CPUMIPSState		4225310	1					
ANR	4228120	Argument	CPUMIPSState		4225310	0					
ANR	4228121	Identifier	CPUMIPSState		4225310	0					
ANR	4228122	Argument	CP0_DESAVE		4225310	1					
ANR	4228123	Identifier	CP0_DESAVE		4225310	0					
ANR	4228124	ExpressionStatement	"rn = ""DESAVE"""	1345:12:20967:20980	4225310	2	True				
ANR	4228125	AssignmentExpression	"rn = ""DESAVE"""		4225310	0		=			
ANR	4228126	Identifier	rn		4225310	0					
ANR	4228127	PrimaryExpression	"""DESAVE"""		4225310	1					
ANR	4228128	BreakStatement	break ;	1347:12:20995:21000	4225310	3	True				
ANR	4228129	Statement	case	1349:8:21011:21014	4225310	4	True				
ANR	4228130	Statement	2	1349:13:21016:21016	4225310	5	True				
ANR	4228131	Statement	...	1349:15:21018:21020	4225310	6	True				
ANR	4228132	Label	7 :	1349:19:21022:21023	4225310	7	True				
ANR	4228133	ExpressionStatement	CP0_CHECK ( ctx -> kscrexist & ( 1 << sel ) )	1351:12:21038:21076	4225310	8	True				
ANR	4228134	CallExpression	CP0_CHECK ( ctx -> kscrexist & ( 1 << sel ) )		4225310	0					
ANR	4228135	Callee	CP0_CHECK		4225310	0					
ANR	4228136	Identifier	CP0_CHECK		4225310	0					
ANR	4228137	ArgumentList	ctx -> kscrexist & ( 1 << sel )		4225310	1					
ANR	4228138	Argument	ctx -> kscrexist & ( 1 << sel )		4225310	0					
ANR	4228139	BitAndExpression	ctx -> kscrexist & ( 1 << sel )		4225310	0		&			
ANR	4228140	PtrMemberAccess	ctx -> kscrexist		4225310	0					
ANR	4228141	Identifier	ctx		4225310	0					
ANR	4228142	Identifier	kscrexist		4225310	1					
ANR	4228143	ShiftExpression	1 << sel		4225310	1		<<			
ANR	4228144	PrimaryExpression	1		4225310	0					
ANR	4228145	Identifier	sel		4225310	1					
ANR	4228146	ExpressionStatement	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_KScratch [ sel - 2 ] ) )"	1353:12:21091:21190	4225310	9	True				
ANR	4228147	CallExpression	"tcg_gen_ld_tl ( arg , cpu_env , offsetof ( CPUMIPSState , CP0_KScratch [ sel - 2 ] ) )"		4225310	0					
ANR	4228148	Callee	tcg_gen_ld_tl		4225310	0					
ANR	4228149	Identifier	tcg_gen_ld_tl		4225310	0					
ANR	4228150	ArgumentList	arg		4225310	1					
ANR	4228151	Argument	arg		4225310	0					
ANR	4228152	Identifier	arg		4225310	0					
ANR	4228153	Argument	cpu_env		4225310	1					
ANR	4228154	Identifier	cpu_env		4225310	0					
ANR	4228155	Argument	"offsetof ( CPUMIPSState , CP0_KScratch [ sel - 2 ] )"		4225310	2					
ANR	4228156	CallExpression	"offsetof ( CPUMIPSState , CP0_KScratch [ sel - 2 ] )"		4225310	0					
ANR	4228157	Callee	offsetof		4225310	0					
ANR	4228158	Identifier	offsetof		4225310	0					
ANR	4228159	ArgumentList	CPUMIPSState		4225310	1					
ANR	4228160	Argument	CPUMIPSState		4225310	0					
ANR	4228161	Identifier	CPUMIPSState		4225310	0					
ANR	4228162	Argument	CP0_KScratch [ sel - 2 ]		4225310	1					
ANR	4228163	ArrayIndexing	CP0_KScratch [ sel - 2 ]		4225310	0					
ANR	4228164	Identifier	CP0_KScratch		4225310	0					
ANR	4228165	AdditiveExpression	sel - 2		4225310	1		-			
ANR	4228166	Identifier	sel		4225310	0					
ANR	4228167	PrimaryExpression	2		4225310	1					
ANR	4228168	ExpressionStatement	"tcg_gen_ext32s_tl ( arg , arg )"	1357:12:21205:21232	4225310	10	True				
ANR	4228169	CallExpression	"tcg_gen_ext32s_tl ( arg , arg )"		4225310	0					
ANR	4228170	Callee	tcg_gen_ext32s_tl		4225310	0					
ANR	4228171	Identifier	tcg_gen_ext32s_tl		4225310	0					
ANR	4228172	ArgumentList	arg		4225310	1					
ANR	4228173	Argument	arg		4225310	0					
ANR	4228174	Identifier	arg		4225310	0					
ANR	4228175	Argument	arg		4225310	1					
ANR	4228176	Identifier	arg		4225310	0					
ANR	4228177	ExpressionStatement	"rn = ""KScratch"""	1359:12:21247:21262	4225310	11	True				
ANR	4228178	AssignmentExpression	"rn = ""KScratch"""		4225310	0		=			
ANR	4228179	Identifier	rn		4225310	0					
ANR	4228180	PrimaryExpression	"""KScratch"""		4225310	1					
ANR	4228181	BreakStatement	break ;	1361:12:21277:21282	4225310	12	True				
ANR	4228182	Label	default :	1363:8:21293:21300	4225310	13	True				
ANR	4228183	Identifier	default		4225310	0					
ANR	4228184	GotoStatement	goto cp0_unimplemented ;	1365:12:21315:21337	4225310	14	True				
ANR	4228185	Identifier	cp0_unimplemented		4225310	0					
ANR	4228186	BreakStatement	break ;	1369:8:21359:21364	4225310	97	True				
ANR	4228187	Label	default :	1371:4:21371:21378	4225310	98	True				
ANR	4228188	Identifier	default		4225310	0					
ANR	4228189	GotoStatement	goto cp0_unimplemented ;	1373:7:21388:21410	4225310	99	True				
ANR	4228190	Identifier	cp0_unimplemented		4225310	0					
ANR	4228191	ExpressionStatement	"trace_mips_translate_c0 ( ""mfc0"" , rn , reg , sel )"	1377:4:21424:21469	4225310	3	True				
ANR	4228192	CallExpression	"trace_mips_translate_c0 ( ""mfc0"" , rn , reg , sel )"		4225310	0					
ANR	4228193	Callee	trace_mips_translate_c0		4225310	0					
ANR	4228194	Identifier	trace_mips_translate_c0		4225310	0					
ANR	4228195	ArgumentList	"""mfc0"""		4225310	1					
ANR	4228196	Argument	"""mfc0"""		4225310	0					
ANR	4228197	PrimaryExpression	"""mfc0"""		4225310	0					
ANR	4228198	Argument	rn		4225310	1					
ANR	4228199	Identifier	rn		4225310	0					
ANR	4228200	Argument	reg		4225310	2					
ANR	4228201	Identifier	reg		4225310	0					
ANR	4228202	Argument	sel		4225310	3					
ANR	4228203	Identifier	sel		4225310	0					
ANR	4228204	ReturnStatement	return ;	1379:4:21476:21482	4225310	4	True				
ANR	4228205	Label	cp0_unimplemented :	1383:0:21487:21504	4225310	5	True				
ANR	4228206	Identifier	cp0_unimplemented		4225310	0					
ANR	4228207	ExpressionStatement	"qemu_log_mask ( LOG_UNIMP , ""mfc0 %s (reg %d sel %d)\\n"" , rn , reg , sel )"	1385:4:21511:21578	4225310	6	True				
ANR	4228208	CallExpression	"qemu_log_mask ( LOG_UNIMP , ""mfc0 %s (reg %d sel %d)\\n"" , rn , reg , sel )"		4225310	0					
ANR	4228209	Callee	qemu_log_mask		4225310	0					
ANR	4228210	Identifier	qemu_log_mask		4225310	0					
ANR	4228211	ArgumentList	LOG_UNIMP		4225310	1					
ANR	4228212	Argument	LOG_UNIMP		4225310	0					
ANR	4228213	Identifier	LOG_UNIMP		4225310	0					
ANR	4228214	Argument	"""mfc0 %s (reg %d sel %d)\\n"""		4225310	1					
ANR	4228215	PrimaryExpression	"""mfc0 %s (reg %d sel %d)\\n"""		4225310	0					
ANR	4228216	Argument	rn		4225310	2					
ANR	4228217	Identifier	rn		4225310	0					
ANR	4228218	Argument	reg		4225310	3					
ANR	4228219	Identifier	reg		4225310	0					
ANR	4228220	Argument	sel		4225310	4					
ANR	4228221	Identifier	sel		4225310	0					
ANR	4228222	ExpressionStatement	"gen_mfc0_unimplemented ( ctx , arg )"	1387:4:21585:21617	4225310	7	True				
ANR	4228223	CallExpression	"gen_mfc0_unimplemented ( ctx , arg )"		4225310	0					
ANR	4228224	Callee	gen_mfc0_unimplemented		4225310	0					
ANR	4228225	Identifier	gen_mfc0_unimplemented		4225310	0					
ANR	4228226	ArgumentList	ctx		4225310	1					
ANR	4228227	Argument	ctx		4225310	0					
ANR	4228228	Identifier	ctx		4225310	0					
ANR	4228229	Argument	arg		4225310	1					
ANR	4228230	Identifier	arg		4225310	0					
ANR	4228231	ReturnType	static void		4225310	1					
ANR	4228232	Identifier	gen_mfc0		4225310	2					
ANR	4228233	ParameterList	"DisasContext * ctx , TCGv arg , int reg , int sel"		4225310	3					
ANR	4228234	Parameter	DisasContext * ctx	1:21:21:37	4225310	0	True				
ANR	4228235	ParameterType	DisasContext *		4225310	0					
ANR	4228236	Identifier	ctx		4225310	1					
ANR	4228237	Parameter	TCGv arg	1:40:40:47	4225310	1	True				
ANR	4228238	ParameterType	TCGv		4225310	0					
ANR	4228239	Identifier	arg		4225310	1					
ANR	4228240	Parameter	int reg	1:50:50:56	4225310	2	True				
ANR	4228241	ParameterType	int		4225310	0					
ANR	4228242	Identifier	reg		4225310	1					
ANR	4228243	Parameter	int sel	1:59:59:65	4225310	3	True				
ANR	4228244	ParameterType	int		4225310	0					
ANR	4228245	Identifier	sel		4225310	1					
ANR	4228246	CFGEntryNode	ENTRY		4225310		True				
ANR	4228247	CFGExitNode	EXIT		4225310		True				
ANR	4228248	Symbol	CP0_HWREna		4225310						
ANR	4228249	Symbol	CP0_Cause		4225310						
ANR	4228250	Symbol	* sel		4225310						
ANR	4228251	Symbol	CP0_CMGCRBase		4225310						
ANR	4228252	Symbol	CP0_Wired		4225310						
ANR	4228253	Symbol	ctx -> rxi		4225310						
ANR	4228254	Symbol	LOG_UNIMP		4225310						
ANR	4228255	Symbol	CP0_Index		4225310						
ANR	4228256	Symbol	CP0_SRSConf3		4225310						
ANR	4228257	Symbol	CP0_SRSConf2		4225310						
ANR	4228258	Symbol	CP0_SRSConf1		4225310						
ANR	4228259	Symbol	cpu_env		4225310						
ANR	4228260	Symbol	CP0_SRSConf0		4225310						
ANR	4228261	Symbol	ctx -> ulri		4225310						
ANR	4228262	Symbol	CP0_BadVAddr		4225310						
ANR	4228263	Symbol	CP0_VPESchedule		4225310						
ANR	4228264	Symbol	ctx -> pc		4225310						
ANR	4228265	Symbol	tmp		4225310						
ANR	4228266	Symbol	CP0_Status		4225310						
ANR	4228267	Symbol	CP0_DataHi		4225310						
ANR	4228268	Symbol	CP0_SRSConf4		4225310						
ANR	4228269	Symbol	CP0_Performance0		4225310						
ANR	4228270	Symbol	CP0_BadInstr		4225310						
ANR	4228271	Symbol	CP0_Config6		4225310						
ANR	4228272	Symbol	* CP0_KScratch		4225310						
ANR	4228273	Symbol	CP0_Config7		4225310						
ANR	4228274	Symbol	ctx		4225310						
ANR	4228275	Symbol	CP0_Config2		4225310						
ANR	4228276	Symbol	tcg_temp_new_i64		4225310						
ANR	4228277	Symbol	CP0_Config3		4225310						
ANR	4228278	Symbol	CPUMIPSState		4225310						
ANR	4228279	Symbol	CP0_Config4		4225310						
ANR	4228280	Symbol	CP0_Config5		4225310						
ANR	4228281	Symbol	CP0_Config0		4225310						
ANR	4228282	Symbol	CP0_Config1		4225310						
ANR	4228283	Symbol	CP0_IntCtl		4225310						
ANR	4228284	Symbol	CP0_Framemask		4225310						
ANR	4228285	Symbol	ctx -> kscrexist		4225310						
ANR	4228286	Symbol	rn		4225310						
ANR	4228287	Symbol	CP0_YQMask		4225310						
ANR	4228288	Symbol	ctx -> bi		4225310						
ANR	4228289	Symbol	arg		4225310						
ANR	4228290	Symbol	offsetof		4225310						
ANR	4228291	Symbol	sel		4225310						
ANR	4228292	Symbol	CP0_VPControl		4225310						
ANR	4228293	Symbol	CP0_ErrorEPC		4225310						
ANR	4228294	Symbol	CP0_TagHi		4225310						
ANR	4228295	Symbol	ISA_MIPS32		4225310						
ANR	4228296	Symbol	* ctx		4225310						
ANR	4228297	Symbol	mfc0_watchlo		4225310						
ANR	4228298	Symbol	active_tc		4225310						
ANR	4228299	Symbol	ctx -> bp		4225310						
ANR	4228300	Symbol	ctx -> sc		4225310						
ANR	4228301	Symbol	* * ctx		4225310						
ANR	4228302	Symbol	CP0_VPEConf1		4225310						
ANR	4228303	Symbol	CP0_VPEConf0		4225310						
ANR	4228304	Symbol	CP0_EPC		4225310						
ANR	4228305	Symbol	CP0_SegCtl2		4225310						
ANR	4228306	Symbol	ASE_MT		4225310						
ANR	4228307	Symbol	CP0_PageGrain		4225310						
ANR	4228308	Symbol	CP0_ErrCtl		4225310						
ANR	4228309	Symbol	CP0_Context		4225310						
ANR	4228310	Symbol	CP0_SegCtl0		4225310						
ANR	4228311	Symbol	CP0_SegCtl1		4225310						
ANR	4228312	Symbol	CP0_SRSCtl		4225310						
ANR	4228313	Symbol	CP0_DataLo		4225310						
ANR	4228314	Symbol	active_tc . CP0_UserLocal		4225310						
ANR	4228315	Symbol	ctx -> mrp		4225310						
ANR	4228316	Symbol	reg		4225310						
ANR	4228317	Symbol	CP0_EntryLo1		4225310						
ANR	4228318	Symbol	CP0_EntryLo0		4225310						
ANR	4228319	Symbol	ctx -> tb		4225310						
ANR	4228320	Symbol	CP0_EntryHi		4225310						
ANR	4228321	Symbol	CP0_TagLo		4225310						
ANR	4228322	Symbol	CP0_DESAVE		4225310						
ANR	4228323	Symbol	CP0_EBase		4225310						
ANR	4228324	Symbol	ISA_MIPS32R2		4225310						
ANR	4228325	Symbol	CP0_MAARI		4225310						
ANR	4228326	Symbol	CP0_PageMask		4225310						
ANR	4228327	Symbol	CP0_GlobalNumber		4225310						
ANR	4228328	Symbol	CP0_KScratch		4225310						
ANR	4228329	Symbol	ctx -> bstate		4225310						
ANR	4228330	Symbol	ISA_MIPS32R6		4225310						
ANR	4228331	Symbol	CF_USE_ICOUNT		4225310						
ANR	4228332	Symbol	CP0_VPEControl		4225310						
ANR	4228333	Symbol	CP0_DEPC		4225310						
ANR	4228334	Symbol	CP0_VPEOpt		4225310						
ANR	4228335	Symbol	ctx -> vp		4225310						
ANR	4228336	Symbol	CP0_PRid		4225310						
ANR	4228337	Symbol	CP0_SRSMap		4225310						
ANR	4228338	Symbol	ctx -> insn_flags		4225310						
ANR	4228339	Symbol	BS_EXCP		4225310						
ANR	4228340	Symbol	CP0EnLo_XI		4225310						
ANR	4228341	Symbol	* ctx -> tb		4225310						
ANR	4228342	Symbol	CP0_BadInstrP		4225310						
ANR	4228343	Symbol	ctx -> tb -> cflags		4225310						
ANR	4228344	Symbol	CP0_XContext		4225310						
ANR	4228345	Symbol	ctx -> cmgcr		4225310						
ANR	4228346	Symbol	CP0_VPEScheFBack		4225310						
ANR	4228347	Symbol	ISA_MIPS3		4225310						
ANR	4228348	Symbol	CP0_Compare		4225310						
ANR	4228349	Symbol	mfc0_watchhi		4225310						
