# do mux_4_1_1_bit.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:38 on Mar 07,2019
# vlog -work work mux_4_1_1_bit.vo 
# -- Compiling module mux_4_1_1_bit
# 
# Top level modules:
# 	mux_4_1_1_bit
# End time: 08:47:38 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:38 on Mar 07,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module mux_4_1_1_bit_vlg_vec_tst
# 
# Top level modules:
# 	mux_4_1_1_bit_vlg_vec_tst
# End time: 08:47:38 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mux_4_1_1_bit_vlg_vec_tst 
# Start time: 08:47:40 on Mar 07,2019
# Loading work.mux_4_1_1_bit_vlg_vec_tst
# Loading work.mux_4_1_1_bit
# after#23
# ** Note: $finish    : Waveform.vwf.vt(54)
#    Time: 320 ns  Iteration: 0  Instance: /mux_4_1_1_bit_vlg_vec_tst
# End time: 08:47:42 on Mar 07,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
