// Seed: 2646788156
module module_0 (
    input  wire id_0,
    output tri  id_1,
    input  tri1 id_2,
    output wor  id_3
);
  assign id_1 = -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    output logic id_7,
    output supply0 id_8,
    input tri0 id_9,
    output tri id_10
);
  initial begin : LABEL_0
    id_7 = id_1;
    for (id_7 = id_1; id_6; id_2 = 1) id_7 <= 1'd0;
  end
  module_0 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_8
  );
endmodule
