TimeQuest Timing Analyzer report for servo
Wed Apr 26 22:59:59 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_1mhz'
 13. Slow 1200mV 85C Model Setup: 'mclk'
 14. Slow 1200mV 85C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
 15. Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 16. Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 17. Slow 1200mV 85C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
 18. Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_1mhz'
 19. Slow 1200mV 85C Model Hold: 'mclk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'mclk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'
 57. Slow 1200mV 0C Model Setup: 'mclk'
 58. Slow 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
 59. Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 60. Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 61. Slow 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
 62. Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'
 63. Slow 1200mV 0C Model Hold: 'mclk'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'mclk'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Propagation Delay
 73. Minimum Propagation Delay
 74. MTBF Summary
 75. Synchronizer Summary
 76. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 94. Fast 1200mV 0C Model Setup Summary
 95. Fast 1200mV 0C Model Hold Summary
 96. Fast 1200mV 0C Model Recovery Summary
 97. Fast 1200mV 0C Model Removal Summary
 98. Fast 1200mV 0C Model Minimum Pulse Width Summary
 99. Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'
100. Fast 1200mV 0C Model Setup: 'mclk'
101. Fast 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
102. Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
103. Fast 1200mV 0C Model Hold: 'mclk'
104. Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
105. Fast 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
106. Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'mclk'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Propagation Delay
116. Minimum Propagation Delay
117. MTBF Summary
118. Synchronizer Summary
119. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
137. Multicorner Timing Analysis Summary
138. Setup Times
139. Hold Times
140. Clock to Output Times
141. Minimum Clock to Output Times
142. Propagation Delay
143. Minimum Propagation Delay
144. Board Trace Model Assignments
145. Input Transition Times
146. Signal Integrity Metrics (Slow 1200mv 0c Model)
147. Signal Integrity Metrics (Slow 1200mv 85c Model)
148. Signal Integrity Metrics (Fast 1200mv 0c Model)
149. Setup Transfers
150. Hold Transfers
151. Report TCCS
152. Report RSKM
153. Unconstrained Paths
154. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; servo                                              ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clk_200hz:clk_200hz|clk_200hz     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_200hz:clk_200hz|clk_200hz }     ;
; clock_100hz:clock_100hz|clk_100hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_100hz:clock_100hz|clk_100hz } ;
; clock_var:clock_var|clk_1mhz      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_var:clock_var|clk_1mhz }      ;
; mclk                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mclk }                              ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 168.38 MHz ; 168.38 MHz      ; clock_var:clock_var|clk_1mhz      ;                                                ;
; 228.52 MHz ; 228.52 MHz      ; mclk                              ;                                                ;
; 259.74 MHz ; 259.74 MHz      ; clk_200hz:clk_200hz|clk_200hz     ;                                                ;
; 275.56 MHz ; 270.78 MHz      ; clock_100hz:clock_100hz|clk_100hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_var:clock_var|clk_1mhz      ; -4.939 ; -155.032      ;
; mclk                              ; -3.376 ; -144.990      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.850 ; -85.273       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.629 ; -66.474       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.337 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.386 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.387 ; 0.000         ;
; mclk                              ; 0.391 ; 0.000         ;
+-----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -110.940      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.693 ; -76.922       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.693 ; -71.044       ;
; clock_var:clock_var|clk_1mhz      ; -1.285 ; -56.540       ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                       ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.939 ; motor:motor|control[4]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.859      ;
; -4.939 ; motor:motor|control[4]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.859      ;
; -4.939 ; motor:motor|control[4]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.859      ;
; -4.939 ; motor:motor|control[4]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.859      ;
; -4.939 ; motor:motor|control[4]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.859      ;
; -4.939 ; motor:motor|control[4]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.859      ;
; -4.939 ; motor:motor|control[4]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.859      ;
; -4.939 ; motor:motor|control[4]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.859      ;
; -4.939 ; motor:motor|control[4]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.859      ;
; -4.939 ; motor:motor|control[4]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.859      ;
; -4.924 ; motor:motor|control[1]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.844      ;
; -4.924 ; motor:motor|control[1]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.844      ;
; -4.924 ; motor:motor|control[1]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.844      ;
; -4.924 ; motor:motor|control[1]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.844      ;
; -4.924 ; motor:motor|control[1]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.844      ;
; -4.924 ; motor:motor|control[1]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.844      ;
; -4.924 ; motor:motor|control[1]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.844      ;
; -4.924 ; motor:motor|control[1]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.844      ;
; -4.924 ; motor:motor|control[1]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.844      ;
; -4.924 ; motor:motor|control[1]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.844      ;
; -4.862 ; motor:motor|control[9]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.782      ;
; -4.862 ; motor:motor|control[9]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.782      ;
; -4.862 ; motor:motor|control[9]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.782      ;
; -4.862 ; motor:motor|control[9]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.782      ;
; -4.862 ; motor:motor|control[9]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.782      ;
; -4.862 ; motor:motor|control[9]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.782      ;
; -4.862 ; motor:motor|control[9]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.782      ;
; -4.862 ; motor:motor|control[9]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.782      ;
; -4.862 ; motor:motor|control[9]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.782      ;
; -4.862 ; motor:motor|control[9]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.782      ;
; -4.799 ; motor:motor|control[8]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.471     ; 5.326      ;
; -4.799 ; motor:motor|control[8]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.471     ; 5.326      ;
; -4.799 ; motor:motor|control[8]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.471     ; 5.326      ;
; -4.799 ; motor:motor|control[8]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.471     ; 5.326      ;
; -4.799 ; motor:motor|control[8]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.471     ; 5.326      ;
; -4.799 ; motor:motor|control[8]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.471     ; 5.326      ;
; -4.799 ; motor:motor|control[8]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.471     ; 5.326      ;
; -4.799 ; motor:motor|control[8]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.471     ; 5.326      ;
; -4.799 ; motor:motor|control[8]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.471     ; 5.326      ;
; -4.799 ; motor:motor|control[8]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.471     ; 5.326      ;
; -4.797 ; motor:motor|control[2]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.717      ;
; -4.797 ; motor:motor|control[2]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.717      ;
; -4.797 ; motor:motor|control[2]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.717      ;
; -4.797 ; motor:motor|control[2]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.717      ;
; -4.797 ; motor:motor|control[2]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.717      ;
; -4.797 ; motor:motor|control[2]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.717      ;
; -4.797 ; motor:motor|control[2]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.717      ;
; -4.797 ; motor:motor|control[2]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.717      ;
; -4.797 ; motor:motor|control[2]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.717      ;
; -4.797 ; motor:motor|control[2]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.717      ;
; -4.736 ; motor:motor|control[3]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.656      ;
; -4.736 ; motor:motor|control[3]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.656      ;
; -4.736 ; motor:motor|control[3]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.656      ;
; -4.736 ; motor:motor|control[3]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.656      ;
; -4.736 ; motor:motor|control[3]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.656      ;
; -4.736 ; motor:motor|control[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.656      ;
; -4.736 ; motor:motor|control[3]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.656      ;
; -4.736 ; motor:motor|control[3]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.656      ;
; -4.736 ; motor:motor|control[3]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.656      ;
; -4.736 ; motor:motor|control[3]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.656      ;
; -4.703 ; motor:motor|control[5]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.623      ;
; -4.703 ; motor:motor|control[5]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.623      ;
; -4.703 ; motor:motor|control[5]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.623      ;
; -4.703 ; motor:motor|control[5]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.623      ;
; -4.703 ; motor:motor|control[5]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.623      ;
; -4.703 ; motor:motor|control[5]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.623      ;
; -4.703 ; motor:motor|control[5]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.623      ;
; -4.703 ; motor:motor|control[5]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.623      ;
; -4.703 ; motor:motor|control[5]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.623      ;
; -4.703 ; motor:motor|control[5]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.623      ;
; -4.697 ; motor:motor|control[6]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.617      ;
; -4.697 ; motor:motor|control[6]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.617      ;
; -4.697 ; motor:motor|control[6]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.617      ;
; -4.697 ; motor:motor|control[6]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.617      ;
; -4.697 ; motor:motor|control[6]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.617      ;
; -4.697 ; motor:motor|control[6]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.617      ;
; -4.697 ; motor:motor|control[6]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.617      ;
; -4.697 ; motor:motor|control[6]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.617      ;
; -4.697 ; motor:motor|control[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.617      ;
; -4.697 ; motor:motor|control[6]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.617      ;
; -4.689 ; motor:motor|control[7]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.609      ;
; -4.689 ; motor:motor|control[7]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.609      ;
; -4.689 ; motor:motor|control[7]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.609      ;
; -4.689 ; motor:motor|control[7]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.609      ;
; -4.689 ; motor:motor|control[7]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.609      ;
; -4.689 ; motor:motor|control[7]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.609      ;
; -4.689 ; motor:motor|control[7]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.609      ;
; -4.689 ; motor:motor|control[7]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.609      ;
; -4.689 ; motor:motor|control[7]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.609      ;
; -4.689 ; motor:motor|control[7]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.609      ;
; -4.652 ; motor:motor|control[11] ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.572      ;
; -4.652 ; motor:motor|control[11] ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.572      ;
; -4.652 ; motor:motor|control[11] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.572      ;
; -4.652 ; motor:motor|control[11] ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.572      ;
; -4.652 ; motor:motor|control[11] ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.572      ;
; -4.652 ; motor:motor|control[11] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.572      ;
; -4.652 ; motor:motor|control[11] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.572      ;
; -4.652 ; motor:motor|control[11] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.572      ;
; -4.652 ; motor:motor|control[11] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.572      ;
; -4.652 ; motor:motor|control[11] ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.078     ; 5.572      ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mclk'                                                                                                                           ;
+--------+-------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.376 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 4.295      ;
; -3.219 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 4.138      ;
; -3.132 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 4.051      ;
; -3.125 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 4.042      ;
; -3.068 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.986      ;
; -3.039 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.958      ;
; -3.038 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.955      ;
; -3.004 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.919      ;
; -2.994 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.912      ;
; -2.958 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.876      ;
; -2.957 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.875      ;
; -2.950 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.867      ;
; -2.927 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.845      ;
; -2.924 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.843      ;
; -2.920 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.839      ;
; -2.878 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.796      ;
; -2.869 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.786      ;
; -2.832 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.751      ;
; -2.831 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.748      ;
; -2.830 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.749      ;
; -2.830 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.748      ;
; -2.826 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.745      ;
; -2.814 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.729      ;
; -2.792 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.710      ;
; -2.788 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.705      ;
; -2.787 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.704      ;
; -2.780 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.698      ;
; -2.779 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.696      ;
; -2.778 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.696      ;
; -2.758 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.676      ;
; -2.714 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.631      ;
; -2.709 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.627      ;
; -2.707 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.669 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.587      ;
; -2.663 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.580      ;
; -2.661 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.578      ;
; -2.659 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.578      ;
; -2.634 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.553      ;
; -2.630 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[16]          ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.547      ;
; -2.629 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[13]          ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.546      ;
; -2.606 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.523      ;
; -2.602 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz             ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.519      ;
; -2.584 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz             ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.501      ;
; -2.579 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.496      ;
; -2.574 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz             ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.491      ;
; -2.557 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[16]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.474      ;
; -2.545 ; baudrate:uart_baud|tx_acc[6]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.508     ; 3.035      ;
; -2.520 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[18]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.435      ;
; -2.515 ; baudrate:uart_baud|tx_acc[5]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.077     ; 3.436      ;
; -2.513 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.431      ;
; -2.512 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.429      ;
; -2.507 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.422      ;
; -2.506 ; baudrate:uart_baud|tx_acc[7]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.077     ; 3.427      ;
; -2.504 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.421      ;
; -2.500 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.417      ;
; -2.498 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.415      ;
; -2.482 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[8]       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.400      ;
; -2.481 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[5]       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.399      ;
; -2.480 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz             ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.397      ;
; -2.477 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[15]          ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.395      ;
; -2.473 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[16]          ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.390      ;
; -2.472 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[13]          ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.389      ;
; -2.460 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.378      ;
; -2.459 ; baudrate:uart_baud|tx_acc[0]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.077     ; 3.380      ;
; -2.443 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[16]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.360      ;
; -2.431 ; baudrate:uart_baud|tx_acc[2]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.077     ; 3.352      ;
; -2.422 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.339      ;
; -2.418 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.335      ;
; -2.415 ; baudrate:uart_baud|tx_acc[8]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.509     ; 2.904      ;
; -2.409 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.324      ;
; -2.406 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.323      ;
; -2.402 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[15]          ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.320      ;
; -2.395 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.313      ;
; -2.393 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.310      ;
; -2.390 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[14]          ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.308      ;
; -2.386 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[16]          ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.303      ;
; -2.385 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[13]          ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.302      ;
; -2.378 ; baudrate:uart_baud|tx_acc[6]        ; transmitter:uart_Tx|state.TX_STATE_START ; mclk         ; mclk        ; 1.000        ; -0.511     ; 2.865      ;
; -2.369 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[25]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.284      ;
; -2.369 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[24]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.284      ;
; -2.368 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[8]       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.286      ;
; -2.367 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[5]       ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.285      ;
; -2.365 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[25]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.280      ;
; -2.357 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[15]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.272      ;
; -2.356 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[24]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.271      ;
; -2.355 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[16]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.272      ;
; -2.353 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[15]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.268      ;
; -2.351 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.266      ;
; -2.347 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[17]      ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.262      ;
; -2.343 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[3]           ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.261      ;
; -2.343 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[11]          ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.261      ;
; -2.342 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[6]           ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.260      ;
; -2.336 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[18]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.253      ;
; -2.328 ; baudrate:uart_baud|tx_acc[4]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.077     ; 3.249      ;
; -2.328 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.244      ;
; -2.327 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]       ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.243      ;
; -2.322 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[15]          ; mclk         ; mclk        ; 1.000        ; -0.080     ; 3.240      ;
; -2.321 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[25]          ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.237      ;
; -2.312 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[24]          ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.228      ;
; -2.309 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[14]          ; mclk         ; mclk        ; 1.000        ; -0.079     ; 3.228      ;
+--------+-------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.539     ; 3.309      ;
; -2.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.539     ; 3.309      ;
; -2.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.539     ; 3.309      ;
; -2.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.539     ; 3.309      ;
; -2.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.539     ; 3.309      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.697      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.697      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.697      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.697      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.697      ;
; -2.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.889      ;
; -2.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.889      ;
; -2.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.889      ;
; -2.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.889      ;
; -2.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.889      ;
; -2.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.889      ;
; -2.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.889      ;
; -2.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.889      ;
; -2.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.652      ;
; -2.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.652      ;
; -2.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.652      ;
; -2.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.652      ;
; -2.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.652      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.852      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.852      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.852      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.852      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.852      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.852      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.852      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.852      ;
; -2.712 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.539     ; 3.171      ;
; -2.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.539     ; 3.170      ;
; -2.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.539     ; 3.167      ;
; -2.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.539     ; 3.154      ;
; -2.666 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.582      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.581      ;
; -2.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.578      ;
; -2.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.560      ;
; -2.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.539     ; 3.083      ;
; -2.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.537      ;
; -2.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.536      ;
; -2.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.533      ;
; -2.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.531      ;
; -2.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.531      ;
; -2.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.531      ;
; -2.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.531      ;
; -2.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.531      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.725      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.725      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.725      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.725      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.725      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.725      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.725      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.725      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.515      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.083     ; 3.503      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.083     ; 3.503      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.083     ; 3.503      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.083     ; 3.503      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.083     ; 3.503      ;
; -2.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.083     ; 3.492      ;
; -2.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.083     ; 3.492      ;
; -2.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.083     ; 3.492      ;
; -2.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.083     ; 3.492      ;
; -2.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.083     ; 3.492      ;
; -2.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.490      ;
; -2.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.678      ;
; -2.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.678      ;
; -2.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.678      ;
; -2.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.678      ;
; -2.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.678      ;
; -2.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.678      ;
; -2.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.678      ;
; -2.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.678      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.675      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.675      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.675      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.675      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.675      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.675      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.675      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.675      ;
; -2.529 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.445      ;
; -2.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.416      ;
; -2.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.415      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.412      ;
; -2.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.406      ;
; -2.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.406      ;
; -2.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.406      ;
; -2.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.406      ;
; -2.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.406      ;
; -2.484 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.400      ;
; -2.484 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.400      ;
; -2.484 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.400      ;
; -2.484 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.400      ;
; -2.484 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.400      ;
; -2.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.609      ;
; -2.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.204      ; 3.609      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.629 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.546      ;
; -2.629 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.546      ;
; -2.628 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.545      ;
; -2.628 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.545      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.540      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.540      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.522      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.522      ;
; -2.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.518      ;
; -2.600 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.517      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.516      ;
; -2.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.512      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.505      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.505      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.505      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.505      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.505      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.505      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.481      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.481      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.481      ;
; -2.556 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.477      ;
; -2.556 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.477      ;
; -2.556 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.477      ;
; -2.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.397      ;
; -2.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.397      ;
; -2.474 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.391      ;
; -2.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.780      ;
; -2.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.780      ;
; -2.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.780      ;
; -2.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.780      ;
; -2.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.785      ;
; -2.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.785      ;
; -2.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.346      ;
; -2.428 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.345      ;
; -2.423 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.340      ;
; -2.423 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.756      ;
; -2.423 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.756      ;
; -2.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.761      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.752      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.752      ;
; -2.418 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.757      ;
; -2.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.309      ;
; -2.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.309      ;
; -2.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.309      ;
; -2.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.305      ;
; -2.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.305      ;
; -2.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.305      ;
; -2.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.299      ;
; -2.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.299      ;
; -2.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.299      ;
; -2.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.299      ;
; -2.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.299      ;
; -2.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.299      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.275      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.275      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.275      ;
; -2.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.271      ;
; -2.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.271      ;
; -2.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.271      ;
; -2.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.225      ;
; -2.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.224      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.219      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.215      ;
; -2.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.214      ;
; -2.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.214      ;
; -2.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.214      ;
; -2.292 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.209      ;
; -2.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.208      ;
; -2.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.203      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.614      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.614      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.197      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.618      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.184      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.184      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.184      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.170      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.170      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.174      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.174      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.174      ;
; -2.252 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.173      ;
; -2.252 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.173      ;
; -2.252 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.077     ; 3.173      ;
; -2.251 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.168      ;
; -2.251 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.083     ; 3.166      ;
; -2.251 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.168      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.083     ; 3.165      ;
; -2.248 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.165      ;
; -2.248 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.165      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.164      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.580      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.295      ; 3.580      ;
; -2.246 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.585      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.162      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.162      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.083     ; 3.160      ;
; -2.239 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.156      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.337 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.449      ; 1.008      ;
; 0.341 ; motor:motor|data_out[8]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.058      ; 1.641      ;
; 0.357 ; motor:motor|data_out[0]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.064      ; 1.663      ;
; 0.365 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.449      ; 1.036      ;
; 0.370 ; motor:motor|data_out[5]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.058      ; 1.670      ;
; 0.377 ; motor:motor|data_out[3]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.058      ; 1.677      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.449      ; 1.058      ;
; 0.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.449      ; 1.070      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.413 ; motor:motor|data_out[10]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.062      ; 1.717      ;
; 0.426 ; motor:motor|data_out[9]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.058      ; 1.726      ;
; 0.477 ; motor:motor|data_out[1]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.062      ; 1.781      ;
; 0.495 ; motor:motor|data_out[2]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.062      ; 1.799      ;
; 0.516 ; motor:motor|data_out[4]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.062      ; 1.820      ;
; 0.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.449      ; 1.254      ;
; 0.590 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.853      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 0.878      ;
; 0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.887      ;
; 0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.889      ;
; 0.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.893      ;
; 0.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.894      ;
; 0.628 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.895      ;
; 0.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.939      ;
; 0.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.940      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.942      ;
; 0.681 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.946      ;
; 0.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.447      ; 1.374      ;
; 0.709 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.974      ;
; 0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.978      ;
; 0.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.983      ;
; 0.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.449      ; 1.410      ;
; 0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.022      ;
; 0.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.034      ;
; 0.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.043      ;
; 0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.050      ;
; 0.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.072      ;
; 0.821 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.075      ; 1.082      ;
; 0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.089      ;
; 0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.115      ;
; 0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.118      ;
; 0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.132      ;
; 0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.449      ; 1.539      ;
; 0.877 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.144      ;
; 0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.083      ; 1.153      ;
; 0.890 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.157      ;
; 0.898 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.449      ; 1.569      ;
; 0.906 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.449      ; 1.577      ;
; 0.917 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.083      ; 1.186      ;
; 0.928 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.075      ; 1.189      ;
; 0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.201      ;
; 0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.206      ;
; 0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.206      ;
; 0.989 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.256      ;
; 1.004 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.269      ;
; 1.006 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.273      ;
; 1.027 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.065      ; 1.278      ;
; 1.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.296      ;
; 1.042 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.307      ;
; 1.045 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.310      ;
; 1.064 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.329      ;
; 1.073 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.338      ;
; 1.075 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.340      ;
; 1.082 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.094      ; 1.362      ;
; 1.085 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.352      ;
; 1.090 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.065      ; 1.341      ;
; 1.093 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.358      ;
; 1.103 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.368      ;
; 1.114 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.379      ;
; 1.116 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.096      ; 1.398      ;
; 1.117 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.382      ;
; 1.119 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.384      ;
; 1.122 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.083      ; 1.391      ;
; 1.130 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.096      ; 1.412      ;
; 1.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.096      ; 1.415      ;
; 1.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.398      ;
; 1.134 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.061      ; 1.381      ;
; 1.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.096      ; 1.437      ;
; 1.199 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.464      ;
; 1.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.469      ;
; 1.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.469      ;
; 1.231 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.496      ;
; 1.236 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.501      ;
; 1.236 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.501      ;
; 1.262 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.525      ;
; 1.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.083      ; 1.539      ;
; 1.283 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.061      ; 1.530      ;
; 1.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.572      ;
; 1.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.574      ;
; 1.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.061      ; 1.573      ;
; 1.328 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.591      ;
; 1.330 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.593      ;
; 1.337 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.455      ; 2.014      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.423 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.687      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.698      ;
; 0.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.732      ;
; 0.545 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.809      ;
; 0.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.847      ;
; 0.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 0.867      ;
; 0.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 0.885      ;
; 0.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.884      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.538      ; 1.359      ;
; 0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.925      ;
; 0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.942      ;
; 0.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.950      ;
; 0.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.950      ;
; 0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.952      ;
; 0.709 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 0.973      ;
; 0.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 0.989      ;
; 0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.324      ;
; 0.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.538      ; 1.462      ;
; 0.743 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.007      ;
; 0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.019      ;
; 0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.019      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.538      ; 1.490      ;
; 0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.046      ;
; 0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.043      ;
; 0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.374      ;
; 0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.386      ;
; 0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.067      ;
; 0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.065      ;
; 0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.108      ;
; 0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.122      ;
; 0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.123      ;
; 0.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.140      ;
; 0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.144      ;
; 0.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.156      ;
; 0.892 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.160      ;
; 0.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.195      ;
; 0.929 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.193      ;
; 0.943 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.207      ;
; 0.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.210      ;
; 0.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.211      ;
; 0.959 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.546      ;
; 0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.097      ; 1.259      ;
; 0.990 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.577      ;
; 1.014 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.280      ;
; 1.019 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.285      ;
; 1.048 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.362      ; 1.632      ;
; 1.071 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.363     ; 0.894      ;
; 1.092 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.360      ;
; 1.095 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.363      ;
; 1.139 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.407      ;
; 1.145 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.409      ;
; 1.147 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.734      ;
; 1.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.441      ;
; 1.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.076     ; 1.333      ;
; 1.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.458      ;
; 1.200 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.787      ;
; 1.201 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.465      ;
; 1.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.797      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.488      ;
; 1.227 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.491      ;
; 1.228 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.492      ;
; 1.244 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.536      ; 1.966      ;
; 1.290 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.363     ; 1.113      ;
; 1.294 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.363     ; 1.117      ;
; 1.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.588      ;
; 1.328 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.592      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.358      ; 1.888      ;
; 1.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.358      ; 1.888      ;
; 1.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.358      ; 1.888      ;
; 1.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.358      ; 1.888      ;
; 1.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.358      ; 1.888      ;
; 1.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.358      ; 1.888      ;
; 1.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.358      ; 1.888      ;
; 1.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.358      ; 1.888      ;
; 1.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.359     ; 1.183      ;
; 1.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.647      ;
; 1.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.651      ;
; 1.393 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.362      ; 1.977      ;
; 1.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.536      ; 2.311      ;
; 1.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.077     ; 1.748      ;
; 1.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.363     ; 1.482      ;
; 1.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.078      ; 1.936      ;
; 1.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.940      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                        ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.387 ; motor:motor|data_reg[7] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; motor:motor|data_reg[4] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; motor:motor|data_reg[3] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; motor:motor|data_reg[2] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; motor:motor|data_reg[1] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.096      ; 0.669      ;
; 0.642 ; motor:motor|counter[1]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 0.923      ;
; 0.659 ; motor:motor|counter[2]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; motor:motor|counter[13] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; motor:motor|counter[12] ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; motor:motor|counter[4]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; motor:motor|counter[3]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 0.924      ;
; 0.661 ; motor:motor|counter[7]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 0.925      ;
; 0.663 ; motor:motor|counter[8]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; motor:motor|counter[6]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 0.927      ;
; 0.668 ; motor:motor|counter[0]  ; motor:motor|counter[0]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 0.949      ;
; 0.914 ; motor:motor|counter[14] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.195      ;
; 0.972 ; motor:motor|counter[0]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.253      ;
; 0.977 ; motor:motor|counter[3]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.241      ;
; 0.978 ; motor:motor|counter[7]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.242      ;
; 0.986 ; motor:motor|counter[2]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.250      ;
; 0.987 ; motor:motor|counter[12] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.251      ;
; 0.990 ; motor:motor|counter[6]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.254      ;
; 0.991 ; motor:motor|counter[2]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.255      ;
; 0.992 ; motor:motor|counter[4]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.256      ;
; 0.995 ; motor:motor|counter[6]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.259      ;
; 1.011 ; motor:motor|data_reg[5] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.292      ;
; 1.019 ; motor:motor|counter[13] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.290      ;
; 1.024 ; motor:motor|counter[13] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.505      ; 1.715      ;
; 1.039 ; motor:motor|counter[12] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.505      ; 1.730      ;
; 1.103 ; motor:motor|counter[3]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.367      ;
; 1.113 ; motor:motor|counter[4]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.377      ;
; 1.117 ; motor:motor|counter[2]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.381      ;
; 1.118 ; motor:motor|counter[4]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.382      ;
; 1.121 ; motor:motor|counter[8]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.385      ;
; 1.157 ; motor:motor|data_reg[6] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.438      ;
; 1.175 ; motor:motor|data_reg[0] ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.095      ; 1.456      ;
; 1.224 ; motor:motor|counter[3]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.488      ;
; 1.229 ; motor:motor|counter[3]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.493      ;
; 1.230 ; motor:motor|counter[7]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.494      ;
; 1.238 ; motor:motor|counter[2]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.502      ;
; 1.242 ; motor:motor|counter[8]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.506      ;
; 1.243 ; motor:motor|counter[2]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.507      ;
; 1.247 ; motor:motor|counter[6]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.511      ;
; 1.251 ; motor:motor|control[10] ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.515      ;
; 1.267 ; motor:motor|counter[14] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.325     ; 1.128      ;
; 1.294 ; motor:motor|counter[8]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.505      ; 1.985      ;
; 1.351 ; motor:motor|control[11] ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.615      ;
; 1.351 ; motor:motor|counter[7]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.615      ;
; 1.368 ; motor:motor|counter[6]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.632      ;
; 1.370 ; motor:motor|counter[4]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.634      ;
; 1.386 ; motor:motor|counter[1]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.240      ;
; 1.403 ; motor:motor|counter[7]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.505      ; 2.094      ;
; 1.404 ; motor:motor|counter[0]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.258      ;
; 1.420 ; motor:motor|counter[6]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.505      ; 2.111      ;
; 1.471 ; motor:motor|data_reg[1] ; motor:motor|data_out[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.322     ; 1.335      ;
; 1.481 ; motor:motor|counter[3]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.745      ;
; 1.491 ; motor:motor|counter[4]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.755      ;
; 1.495 ; motor:motor|counter[11] ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.069      ; 1.750      ;
; 1.495 ; motor:motor|counter[2]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.759      ;
; 1.499 ; motor:motor|data_reg[3] ; motor:motor|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.322     ; 1.363      ;
; 1.507 ; motor:motor|counter[1]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.361      ;
; 1.512 ; motor:motor|counter[1]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.366      ;
; 1.525 ; motor:motor|counter[0]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.379      ;
; 1.530 ; motor:motor|counter[0]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.384      ;
; 1.543 ; motor:motor|counter[4]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.505      ; 2.234      ;
; 1.553 ; motor:motor|counter[12] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.824      ;
; 1.561 ; motor:motor|counter[11] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.076      ; 1.823      ;
; 1.568 ; motor:motor|control[10] ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.832      ;
; 1.576 ; motor:motor|control[3]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.840      ;
; 1.581 ; motor:motor|control[2]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.471      ; 2.238      ;
; 1.583 ; motor:motor|counter[10] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.076      ; 1.845      ;
; 1.585 ; motor:motor|counter[9]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.496      ; 2.267      ;
; 1.590 ; motor:motor|control[6]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.854      ;
; 1.591 ; motor:motor|counter[4]  ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.513      ; 2.290      ;
; 1.595 ; motor:motor|counter[11] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.069      ; 1.850      ;
; 1.600 ; motor:motor|counter[5]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.339     ; 1.447      ;
; 1.602 ; motor:motor|counter[3]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.866      ;
; 1.607 ; motor:motor|control[7]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.471      ; 2.264      ;
; 1.611 ; motor:motor|counter[9]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.069      ; 1.866      ;
; 1.616 ; motor:motor|counter[2]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.880      ;
; 1.618 ; motor:motor|counter[9]  ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.504      ; 2.308      ;
; 1.636 ; motor:motor|control[6]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.471      ; 2.293      ;
; 1.638 ; motor:motor|counter[1]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.492      ;
; 1.654 ; motor:motor|counter[3]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.505      ; 2.345      ;
; 1.656 ; motor:motor|counter[0]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.510      ;
; 1.659 ; motor:motor|data_reg[4] ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.318     ; 1.527      ;
; 1.663 ; motor:motor|control[10] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.508      ; 2.357      ;
; 1.668 ; motor:motor|counter[11] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.496      ; 2.350      ;
; 1.668 ; motor:motor|counter[2]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.505      ; 2.359      ;
; 1.673 ; motor:motor|control[7]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.937      ;
; 1.673 ; motor:motor|counter[10] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.496      ; 2.355      ;
; 1.675 ; motor:motor|data_reg[7] ; motor:motor|data_out[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.322     ; 1.539      ;
; 1.678 ; motor:motor|data_reg[0] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.112      ; 1.976      ;
; 1.681 ; motor:motor|control[3]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.471      ; 2.338      ;
; 1.682 ; motor:motor|control[10] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.508      ; 2.376      ;
; 1.689 ; motor:motor|data_reg[3] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.096      ; 1.971      ;
; 1.690 ; motor:motor|control[10] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.508      ; 2.384      ;
; 1.690 ; motor:motor|control[10] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.508      ; 2.384      ;
; 1.691 ; motor:motor|data_reg[6] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.112      ; 1.989      ;
; 1.691 ; motor:motor|control[10] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.508      ; 2.385      ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mclk'                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.391 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.097      ; 0.674      ;
; 0.403 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.674      ;
; 0.437 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.703      ;
; 0.441 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.708      ;
; 0.441 ; clk_200hz:clk_200hz|counter[25]          ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.708      ;
; 0.484 ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 3.070      ; 4.002      ;
; 0.586 ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 3.087      ; 4.121      ;
; 0.640 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.906      ;
; 0.642 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.908      ;
; 0.644 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.915      ;
; 0.655 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[12]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[10]          ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[2]           ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clk_200hz:clk_200hz|counter[18]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[8]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[5]           ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; clk_200hz:clk_200hz|counter[24]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; clk_200hz:clk_200hz|counter[4]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.927      ;
; 0.662 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.929      ;
; 0.663 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.079      ; 0.928      ;
; 0.679 ; clk_200hz:clk_200hz|counter[1]           ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.946      ;
; 0.686 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.953      ;
; 0.687 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.954      ;
; 0.687 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.954      ;
; 0.687 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.954      ;
; 0.687 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.954      ;
; 0.687 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 3.067      ; 4.202      ;
; 0.696 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.962      ;
; 0.697 ; clk_200hz:clk_200hz|counter[0]           ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.964      ;
; 0.712 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 0.978      ;
; 0.809 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.075      ;
; 0.813 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.079      ;
; 0.815 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.081      ;
; 0.828 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.095      ;
; 0.887 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.153      ;
; 0.954 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.220      ;
; 0.958 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.224      ;
; 0.960 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.226      ;
; 0.962 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.229      ;
; 0.971 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.238      ;
; 0.973 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[3]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.243      ;
; 0.977 ; clock_100hz:clock_100hz|counter[8]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; clk_200hz:clk_200hz|counter[11]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.244      ;
; 0.978 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.244      ;
; 0.979 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.246      ;
; 0.979 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.246      ;
; 0.979 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.245      ;
; 0.980 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.247      ;
; 0.984 ; clk_200hz:clk_200hz|counter[18]          ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; clk_200hz:clk_200hz|counter[8]           ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; clk_200hz:clk_200hz|counter[24]          ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.079      ; 1.250      ;
; 0.985 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.080      ; 1.251      ;
; 0.987 ; clock_100hz:clock_100hz|counter[13]      ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; clk_200hz:clk_200hz|counter[4]           ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.254      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mclk'                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.208  ; 0.443        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.208  ; 0.443        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.208  ; 0.443        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.208  ; 0.443        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.208  ; 0.443        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.208  ; 0.443        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.208  ; 0.443        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.208  ; 0.443        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.209  ; 0.444        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.151  ; 0.386        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.151  ; 0.386        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.153  ; 0.388        ; 0.235          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; 0.230  ; 0.450        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 3.692 ; 4.236 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.421 ; 3.904 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 6.270 ; 6.621 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.725 ; 5.183 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -2.142 ; -2.568 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -2.003 ; -2.361 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -1.434 ; -1.808 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -2.588 ; -3.062 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 12.777 ; 12.907 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 11.628 ; 11.568 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 10.635 ; 10.591 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.951  ; 9.001  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 8.649  ; 8.672  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 9.621  ; 9.481  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 10.635 ; 10.591 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 8.889  ; 8.829  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.954  ; 8.884  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 9.533  ; 9.461  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 9.580  ; 9.525  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 8.166  ; 8.239  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 9.435  ; 9.432  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 10.437 ; 10.173 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 9.019  ; 8.950  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 10.876 ; 10.991 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 9.042  ; 9.011  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 7.856  ; 7.923  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.611  ; 8.657  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 8.319  ; 8.340  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 9.252  ; 9.116  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 10.226 ; 10.182 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 8.550  ; 8.490  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.612  ; 8.544  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 9.170  ; 9.098  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 9.214  ; 9.160  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 7.856  ; 7.923  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 9.074  ; 9.070  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 10.122 ; 9.866  ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 8.706  ; 8.638  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 8.241 ;    ;    ; 8.625 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 7.960 ;    ;    ; 8.327 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.155         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.554       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.601       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.977         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.732       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.245       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.851         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.765       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.086       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.803         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.215       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.588       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.766         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.189       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.577       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.733         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.482       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.251       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.653         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.424       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.229       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.644         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.039       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.605       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.618         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.693       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -1.925       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.536         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.213       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.323       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.498         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.426       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.072       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.445         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.192       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.253       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.295         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.009       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.286       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.291         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.046       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.245       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.289         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.127        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.416       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.287         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.049       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.238       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.246         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.517       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.729       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.155         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.230       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -1.925       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 183.86 MHz ; 183.86 MHz      ; clock_var:clock_var|clk_1mhz      ;                                                ;
; 247.65 MHz ; 247.65 MHz      ; mclk                              ;                                                ;
; 284.9 MHz  ; 274.05 MHz      ; clk_200hz:clk_200hz|clk_200hz     ; limit due to minimum period restriction (tmin) ;
; 300.57 MHz ; 274.05 MHz      ; clock_100hz:clock_100hz|clk_100hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_var:clock_var|clk_1mhz      ; -4.439 ; -137.509      ;
; mclk                              ; -3.038 ; -123.486      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.510 ; -74.678       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.327 ; -57.388       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.316 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.337 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.339 ; 0.000         ;
; mclk                              ; 0.350 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -110.940      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.649 ; -76.526       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.649 ; -70.912       ;
; clock_var:clock_var|clk_1mhz      ; -1.285 ; -56.540       ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                        ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.439 ; motor:motor|control[4]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.367      ;
; -4.439 ; motor:motor|control[4]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.367      ;
; -4.439 ; motor:motor|control[4]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.367      ;
; -4.439 ; motor:motor|control[4]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.367      ;
; -4.439 ; motor:motor|control[4]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.367      ;
; -4.439 ; motor:motor|control[4]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.367      ;
; -4.439 ; motor:motor|control[4]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.367      ;
; -4.439 ; motor:motor|control[4]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.367      ;
; -4.439 ; motor:motor|control[4]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.367      ;
; -4.439 ; motor:motor|control[4]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.367      ;
; -4.423 ; motor:motor|control[1]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.351      ;
; -4.423 ; motor:motor|control[1]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.351      ;
; -4.423 ; motor:motor|control[1]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.351      ;
; -4.423 ; motor:motor|control[1]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.351      ;
; -4.423 ; motor:motor|control[1]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.351      ;
; -4.423 ; motor:motor|control[1]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.351      ;
; -4.423 ; motor:motor|control[1]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.351      ;
; -4.423 ; motor:motor|control[1]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.351      ;
; -4.423 ; motor:motor|control[1]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.351      ;
; -4.423 ; motor:motor|control[1]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.351      ;
; -4.366 ; motor:motor|control[9]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.294      ;
; -4.366 ; motor:motor|control[9]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.294      ;
; -4.366 ; motor:motor|control[9]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.294      ;
; -4.366 ; motor:motor|control[9]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.294      ;
; -4.366 ; motor:motor|control[9]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.294      ;
; -4.366 ; motor:motor|control[9]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.294      ;
; -4.366 ; motor:motor|control[9]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.294      ;
; -4.366 ; motor:motor|control[9]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.294      ;
; -4.366 ; motor:motor|control[9]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.294      ;
; -4.366 ; motor:motor|control[9]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.294      ;
; -4.317 ; motor:motor|control[8]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.430     ; 4.886      ;
; -4.317 ; motor:motor|control[8]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.430     ; 4.886      ;
; -4.317 ; motor:motor|control[8]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.430     ; 4.886      ;
; -4.317 ; motor:motor|control[8]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.430     ; 4.886      ;
; -4.317 ; motor:motor|control[8]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.430     ; 4.886      ;
; -4.317 ; motor:motor|control[8]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.430     ; 4.886      ;
; -4.317 ; motor:motor|control[8]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.430     ; 4.886      ;
; -4.317 ; motor:motor|control[8]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.430     ; 4.886      ;
; -4.317 ; motor:motor|control[8]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.430     ; 4.886      ;
; -4.317 ; motor:motor|control[8]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.430     ; 4.886      ;
; -4.265 ; motor:motor|control[3]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.193      ;
; -4.265 ; motor:motor|control[3]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.193      ;
; -4.265 ; motor:motor|control[3]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.193      ;
; -4.265 ; motor:motor|control[3]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.193      ;
; -4.265 ; motor:motor|control[3]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.193      ;
; -4.265 ; motor:motor|control[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.193      ;
; -4.265 ; motor:motor|control[3]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.193      ;
; -4.265 ; motor:motor|control[3]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.193      ;
; -4.265 ; motor:motor|control[3]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.193      ;
; -4.265 ; motor:motor|control[3]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.193      ;
; -4.226 ; motor:motor|control[2]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.154      ;
; -4.226 ; motor:motor|control[2]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.154      ;
; -4.226 ; motor:motor|control[2]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.154      ;
; -4.226 ; motor:motor|control[2]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.154      ;
; -4.226 ; motor:motor|control[2]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.154      ;
; -4.226 ; motor:motor|control[2]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.154      ;
; -4.226 ; motor:motor|control[2]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.154      ;
; -4.226 ; motor:motor|control[2]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.154      ;
; -4.226 ; motor:motor|control[2]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.154      ;
; -4.226 ; motor:motor|control[2]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.154      ;
; -4.222 ; motor:motor|control[5]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.150      ;
; -4.222 ; motor:motor|control[5]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.150      ;
; -4.222 ; motor:motor|control[5]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.150      ;
; -4.222 ; motor:motor|control[5]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.150      ;
; -4.222 ; motor:motor|control[5]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.150      ;
; -4.222 ; motor:motor|control[5]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.150      ;
; -4.222 ; motor:motor|control[5]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.150      ;
; -4.222 ; motor:motor|control[5]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.150      ;
; -4.222 ; motor:motor|control[5]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.150      ;
; -4.222 ; motor:motor|control[5]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.150      ;
; -4.220 ; motor:motor|control[6]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.148      ;
; -4.220 ; motor:motor|control[6]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.148      ;
; -4.220 ; motor:motor|control[6]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.148      ;
; -4.220 ; motor:motor|control[6]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.148      ;
; -4.220 ; motor:motor|control[6]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.148      ;
; -4.220 ; motor:motor|control[6]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.148      ;
; -4.220 ; motor:motor|control[6]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.148      ;
; -4.220 ; motor:motor|control[6]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.148      ;
; -4.220 ; motor:motor|control[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.148      ;
; -4.220 ; motor:motor|control[6]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.148      ;
; -4.208 ; motor:motor|control[7]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.136      ;
; -4.208 ; motor:motor|control[7]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.136      ;
; -4.208 ; motor:motor|control[7]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.136      ;
; -4.208 ; motor:motor|control[7]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.136      ;
; -4.208 ; motor:motor|control[7]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.136      ;
; -4.208 ; motor:motor|control[7]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.136      ;
; -4.208 ; motor:motor|control[7]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.136      ;
; -4.208 ; motor:motor|control[7]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.136      ;
; -4.208 ; motor:motor|control[7]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.136      ;
; -4.208 ; motor:motor|control[7]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.136      ;
; -4.185 ; motor:motor|control[11] ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.113      ;
; -4.185 ; motor:motor|control[11] ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.113      ;
; -4.185 ; motor:motor|control[11] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.113      ;
; -4.185 ; motor:motor|control[11] ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.113      ;
; -4.185 ; motor:motor|control[11] ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.113      ;
; -4.185 ; motor:motor|control[11] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.113      ;
; -4.185 ; motor:motor|control[11] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.113      ;
; -4.185 ; motor:motor|control[11] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.113      ;
; -4.185 ; motor:motor|control[11] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.113      ;
; -4.185 ; motor:motor|control[11] ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.071     ; 5.113      ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mclk'                                                                                                                            ;
+--------+-------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.038 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.967      ;
; -2.902 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.831      ;
; -2.807 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.732      ;
; -2.801 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.730      ;
; -2.749 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.678      ;
; -2.721 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.646      ;
; -2.716 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.644      ;
; -2.693 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.075     ; 3.617      ;
; -2.650 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.578      ;
; -2.650 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.578      ;
; -2.643 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.571      ;
; -2.638 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.567      ;
; -2.626 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.554      ;
; -2.620 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.545      ;
; -2.617 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.546      ;
; -2.558 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.487      ;
; -2.556 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.482      ;
; -2.545 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.473      ;
; -2.542 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.075     ; 3.466      ;
; -2.535 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.464      ;
; -2.522 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.448      ;
; -2.514 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.442      ;
; -2.505 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.430      ;
; -2.500 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.428      ;
; -2.496 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.421      ;
; -2.491 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.420      ;
; -2.486 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.414      ;
; -2.480 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.408      ;
; -2.445 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.373      ;
; -2.438 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.363      ;
; -2.424 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.349      ;
; -2.418 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.343      ;
; -2.414 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.342      ;
; -2.394 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.323      ;
; -2.385 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.313      ;
; -2.368 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.070     ; 3.297      ;
; -2.366 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.292      ;
; -2.364 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.290      ;
; -2.331 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[13]          ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.258      ;
; -2.331 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[16]          ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.258      ;
; -2.322 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz             ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.248      ;
; -2.303 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz             ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.229      ;
; -2.302 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.228      ;
; -2.294 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz             ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.220      ;
; -2.284 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.210      ;
; -2.270 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[16]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.196      ;
; -2.261 ; baudrate:uart_baud|tx_acc[6]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.462     ; 2.798      ;
; -2.233 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.159      ;
; -2.227 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.153      ;
; -2.213 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.139      ;
; -2.210 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz            ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.137      ;
; -2.209 ; baudrate:uart_baud|tx_acc[5]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.139      ;
; -2.208 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[8]       ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.135      ;
; -2.207 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[5]       ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.134      ;
; -2.205 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz             ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.131      ;
; -2.203 ; baudrate:uart_baud|tx_acc[7]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.133      ;
; -2.195 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[13]          ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.122      ;
; -2.195 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[16]          ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.122      ;
; -2.187 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[18]      ; mclk         ; mclk        ; 1.000        ; -0.075     ; 3.111      ;
; -2.185 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.111      ;
; -2.184 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[16]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.110      ;
; -2.173 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18]      ; mclk         ; mclk        ; 1.000        ; -0.075     ; 3.097      ;
; -2.164 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.089      ;
; -2.163 ; baudrate:uart_baud|tx_acc[0]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.068     ; 3.094      ;
; -2.156 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.081      ;
; -2.149 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[15]          ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.077      ;
; -2.143 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.070      ;
; -2.141 ; baudrate:uart_baud|tx_acc[2]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.069     ; 3.071      ;
; -2.141 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.066      ;
; -2.138 ; baudrate:uart_baud|tx_acc[8]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.463     ; 2.674      ;
; -2.122 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[8]       ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.049      ;
; -2.121 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.046      ;
; -2.121 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[5]       ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.048      ;
; -2.117 ; baudrate:uart_baud|tx_acc[6]        ; transmitter:uart_Tx|state.TX_STATE_START ; mclk         ; mclk        ; 1.000        ; -0.465     ; 2.651      ;
; -2.102 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.029      ;
; -2.094 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[13]          ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.021      ;
; -2.094 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[16]          ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.021      ;
; -2.094 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.020      ;
; -2.093 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.019      ;
; -2.093 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.019      ;
; -2.083 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[16]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.009      ;
; -2.074 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[15]          ; mclk         ; mclk        ; 1.000        ; -0.071     ; 3.002      ;
; -2.063 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[3]           ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.991      ;
; -2.063 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[6]           ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.991      ;
; -2.063 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[11]          ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.991      ;
; -2.063 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[14]          ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.991      ;
; -2.054 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[18]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 2.979      ;
; -2.042 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[13]          ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.969      ;
; -2.042 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[16]          ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.969      ;
; -2.035 ; baudrate:uart_baud|tx_acc[4]        ; transmitter:uart_Tx|Tx                   ; mclk         ; mclk        ; 1.000        ; -0.069     ; 2.965      ;
; -2.021 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[15]      ; mclk         ; mclk        ; 1.000        ; -0.075     ; 2.945      ;
; -2.021 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[14]          ; mclk         ; mclk        ; 1.000        ; -0.070     ; 2.950      ;
; -2.021 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[8]       ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.948      ;
; -2.021 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[15]          ; mclk         ; mclk        ; 1.000        ; -0.070     ; 2.950      ;
; -2.020 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[5]       ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.947      ;
; -2.019 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[24]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 2.944      ;
; -2.019 ; baudrate:uart_baud|tx_acc[0]        ; transmitter:uart_Tx|state.TX_STATE_START ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.947      ;
; -2.017 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[15]      ; mclk         ; mclk        ; 1.000        ; -0.075     ; 2.941      ;
; -2.014 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[15]          ; mclk         ; mclk        ; 1.000        ; -0.071     ; 2.942      ;
; -2.005 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[16]      ; mclk         ; mclk        ; 1.000        ; -0.074     ; 2.930      ;
+--------+-------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.510 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.495     ; 3.014      ;
; -2.510 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.495     ; 3.014      ;
; -2.510 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.495     ; 3.014      ;
; -2.510 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.495     ; 3.014      ;
; -2.510 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.495     ; 3.014      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.395      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.395      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.395      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.395      ;
; -2.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.395      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.560      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.560      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.560      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.560      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.560      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.560      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.560      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.560      ;
; -2.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.344      ;
; -2.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.344      ;
; -2.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.344      ;
; -2.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.344      ;
; -2.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.344      ;
; -2.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.509      ;
; -2.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.509      ;
; -2.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.509      ;
; -2.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.509      ;
; -2.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.509      ;
; -2.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.509      ;
; -2.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.509      ;
; -2.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.509      ;
; -2.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.495     ; 2.886      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.495     ; 2.885      ;
; -2.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.495     ; 2.882      ;
; -2.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.495     ; 2.870      ;
; -2.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.267      ;
; -2.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.266      ;
; -2.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.263      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.251      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.243      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.243      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.243      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.243      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.243      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.408      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.408      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.408      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.408      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.408      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.408      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.408      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.408      ;
; -2.292 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.216      ;
; -2.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.215      ;
; -2.290 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.495     ; 2.794      ;
; -2.288 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.212      ;
; -2.276 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.200      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.076     ; 3.194      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.076     ; 3.194      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.076     ; 3.194      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.076     ; 3.194      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.076     ; 3.194      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.076     ; 3.191      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.076     ; 3.191      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.076     ; 3.191      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.076     ; 3.191      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.076     ; 3.191      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.359      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.359      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.359      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.359      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.359      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.359      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.359      ;
; -2.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.359      ;
; -2.251 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.175      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.356      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.356      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.356      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.356      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.356      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.356      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.356      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.175      ; 3.356      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.128      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.128      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.128      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.128      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.128      ;
; -2.200 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.124      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.116      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.116      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.116      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.116      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.116      ;
; -2.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.115      ;
; -2.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.114      ;
; -2.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.075     ; 3.111      ;
; -2.186 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.293      ;
; -2.186 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.293      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.253      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.253      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.252      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.252      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.247      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.247      ;
; -2.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.233      ;
; -2.306 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.232      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.229      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.228      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.227      ;
; -2.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.223      ;
; -2.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.219      ;
; -2.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.219      ;
; -2.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.219      ;
; -2.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.219      ;
; -2.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.219      ;
; -2.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.219      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.199      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.199      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.199      ;
; -2.265 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.195      ;
; -2.265 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.195      ;
; -2.265 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.195      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.444      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.444      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.264      ; 3.449      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.444      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.444      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.264      ; 3.449      ;
; -2.149 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.075      ;
; -2.148 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.074      ;
; -2.143 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.069      ;
; -2.135 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.424      ;
; -2.135 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.424      ;
; -2.135 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.264      ; 3.429      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.420      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.420      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.264      ; 3.425      ;
; -2.130 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.056      ;
; -2.130 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.056      ;
; -2.124 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.050      ;
; -2.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.041      ;
; -2.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.041      ;
; -2.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.041      ;
; -2.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.023      ;
; -2.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.023      ;
; -2.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.023      ;
; -2.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.023      ;
; -2.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.023      ;
; -2.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.023      ;
; -2.092 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.022      ;
; -2.092 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.022      ;
; -2.092 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 3.022      ;
; -2.077 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.003      ;
; -2.077 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.003      ;
; -2.077 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 3.003      ;
; -2.073 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.999      ;
; -2.073 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.999      ;
; -2.073 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.999      ;
; -2.036 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.962      ;
; -2.035 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.961      ;
; -2.035 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.961      ;
; -2.034 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.960      ;
; -2.034 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.960      ;
; -2.033 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.959      ;
; -2.030 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.956      ;
; -2.029 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.955      ;
; -2.028 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.954      ;
; -1.998 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 2.928      ;
; -1.998 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 2.928      ;
; -1.998 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 2.928      ;
; -1.997 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 2.927      ;
; -1.997 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 2.927      ;
; -1.997 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 2.927      ;
; -1.996 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 2.926      ;
; -1.996 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 2.926      ;
; -1.996 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.069     ; 2.926      ;
; -1.991 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.917      ;
; -1.990 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.916      ;
; -1.988 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.075     ; 2.912      ;
; -1.987 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.075     ; 2.911      ;
; -1.985 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.911      ;
; -1.982 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.075     ; 2.906      ;
; -1.978 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.904      ;
; -1.978 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.904      ;
; -1.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.266      ;
; -1.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.266      ;
; -1.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.264      ; 3.271      ;
; -1.975 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.901      ;
; -1.975 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.901      ;
; -1.966 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.892      ;
; -1.966 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.892      ;
; -1.963 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.889      ;
; -1.963 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.889      ;
; -1.958 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.884      ;
; -1.958 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.247      ;
; -1.958 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.259      ; 3.247      ;
; -1.958 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.264      ; 3.252      ;
; -1.955 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.881      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.316 ; motor:motor|data_out[8]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.968      ; 1.505      ;
; 0.341 ; motor:motor|data_out[0]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.975      ; 1.537      ;
; 0.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.404      ; 0.948      ;
; 0.345 ; motor:motor|data_out[5]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.968      ; 1.534      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.357 ; motor:motor|data_out[3]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.968      ; 1.546      ;
; 0.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.404      ; 0.974      ;
; 0.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.404      ; 0.995      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.404      ; 1.008      ;
; 0.407 ; motor:motor|data_out[9]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.968      ; 1.596      ;
; 0.413 ; motor:motor|data_out[10]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.972      ; 1.606      ;
; 0.418 ; motor:motor|data_out[1]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.972      ; 1.611      ;
; 0.429 ; motor:motor|data_out[2]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.972      ; 1.622      ;
; 0.447 ; motor:motor|data_out[4]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.972      ; 1.640      ;
; 0.542 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.069      ; 0.782      ;
; 0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.404      ; 1.158      ;
; 0.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.069      ; 0.806      ;
; 0.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.818      ;
; 0.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.819      ;
; 0.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.821      ;
; 0.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.824      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.826      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.857      ;
; 0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.859      ;
; 0.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.861      ;
; 0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.864      ;
; 0.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.891      ;
; 0.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.895      ;
; 0.654 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.896      ;
; 0.664 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.402      ; 1.267      ;
; 0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.404      ; 1.302      ;
; 0.698 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.940      ;
; 0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.069      ; 0.955      ;
; 0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.969      ;
; 0.731 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.975      ;
; 0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.067      ; 0.975      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.993      ;
; 0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.009      ;
; 0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.030      ;
; 0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.034      ;
; 0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.033      ;
; 0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.075      ; 1.046      ;
; 0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.404      ; 1.408      ;
; 0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.046      ;
; 0.806 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.050      ;
; 0.809 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.404      ; 1.414      ;
; 0.823 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.075      ; 1.069      ;
; 0.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.087      ;
; 0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.404      ; 1.452      ;
; 0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.092      ;
; 0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.067      ; 1.088      ;
; 0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.093      ;
; 0.909 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.153      ;
; 0.913 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.155      ;
; 0.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.170      ;
; 0.943 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.185      ;
; 0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.195      ;
; 0.956 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.056      ; 1.183      ;
; 0.956 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.198      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.203      ;
; 0.965 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.207      ;
; 0.968 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.210      ;
; 0.997 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.090      ; 1.258      ;
; 0.998 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.240      ;
; 1.004 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.263      ;
; 1.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 1.254      ;
; 1.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.090      ; 1.271      ;
; 1.011 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.090      ; 1.272      ;
; 1.014 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.056      ; 1.241      ;
; 1.014 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.052      ; 1.237      ;
; 1.017 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.259      ;
; 1.017 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.259      ;
; 1.018 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.075      ; 1.264      ;
; 1.019 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.261      ;
; 1.022 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.264      ;
; 1.022 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.264      ;
; 1.031 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.090      ; 1.292      ;
; 1.099 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.341      ;
; 1.104 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.346      ;
; 1.105 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.347      ;
; 1.120 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.362      ;
; 1.125 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.069      ; 1.365      ;
; 1.125 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.367      ;
; 1.126 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.368      ;
; 1.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.075      ; 1.402      ;
; 1.163 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.069      ; 1.403      ;
; 1.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.069      ; 1.405      ;
; 1.170 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.052      ; 1.393      ;
; 1.179 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.069      ; 1.419      ;
; 1.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.069      ; 1.422      ;
; 1.203 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.052      ; 1.426      ;
; 1.211 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.091      ; 1.473      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.337 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.089      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.624      ;
; 0.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.642      ;
; 0.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.663      ;
; 0.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.735      ;
; 0.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.769      ;
; 0.549 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.792      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.813      ;
; 0.571 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.814      ;
; 0.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.493      ; 1.244      ;
; 0.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.845      ;
; 0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.860      ;
; 0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.867      ;
; 0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.867      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.868      ;
; 0.648 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.891      ;
; 0.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.917      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.493      ; 1.346      ;
; 0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.931      ;
; 0.703 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.947      ;
; 0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.493      ; 1.368      ;
; 0.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.229      ;
; 0.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.949      ;
; 0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.963      ;
; 0.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.075      ; 0.970      ;
; 0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.984      ;
; 0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.991      ;
; 0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.277      ;
; 0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.289      ;
; 0.780 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.023      ;
; 0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.034      ;
; 0.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.040      ;
; 0.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.050      ;
; 0.810 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.053      ;
; 0.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.075      ; 1.058      ;
; 0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.075      ; 1.060      ;
; 0.846 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.089      ;
; 0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.075      ; 1.093      ;
; 0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.091      ;
; 0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.094      ;
; 0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.095      ;
; 0.881 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.405      ;
; 0.887 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.089      ; 1.147      ;
; 0.904 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.428      ;
; 0.928 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.172      ;
; 0.930 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.174      ;
; 0.949 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.320      ; 1.470      ;
; 0.984 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.332     ; 0.823      ;
; 1.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.075      ; 1.255      ;
; 1.016 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.075      ; 1.262      ;
; 1.019 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.075      ; 1.265      ;
; 1.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.075      ; 1.290      ;
; 1.059 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.302      ;
; 1.072 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.596      ;
; 1.090 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.333      ;
; 1.104 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.347      ;
; 1.117 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.492      ; 1.780      ;
; 1.118 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.081     ; 1.238      ;
; 1.120 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.644      ;
; 1.122 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.365      ;
; 1.125 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.368      ;
; 1.126 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.369      ;
; 1.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.657      ;
; 1.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.332     ; 1.026      ;
; 1.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.332     ; 1.030      ;
; 1.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.439      ;
; 1.200 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.443      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.315      ; 1.704      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.315      ; 1.704      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.315      ; 1.704      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.315      ; 1.704      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.315      ; 1.704      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.315      ; 1.704      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.315      ; 1.704      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.315      ; 1.704      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.465      ;
; 1.238 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.329     ; 1.080      ;
; 1.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.506      ;
; 1.267 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.510      ;
; 1.278 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.320      ; 1.799      ;
; 1.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.492      ; 2.109      ;
; 1.498 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.083     ; 1.616      ;
; 1.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.746      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.749      ;
; 1.518 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.332     ; 1.357      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                         ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.339 ; motor:motor|data_reg[7] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; motor:motor|data_reg[4] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; motor:motor|data_reg[3] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; motor:motor|data_reg[2] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; motor:motor|data_reg[1] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.597      ;
; 0.587 ; motor:motor|counter[1]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.086      ; 0.844      ;
; 0.600 ; motor:motor|counter[2]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; motor:motor|counter[12] ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; motor:motor|counter[4]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.843      ;
; 0.603 ; motor:motor|counter[13] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; motor:motor|counter[3]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; motor:motor|counter[7]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; motor:motor|counter[8]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; motor:motor|counter[6]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 0.847      ;
; 0.610 ; motor:motor|counter[0]  ; motor:motor|counter[0]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.086      ; 0.867      ;
; 0.839 ; motor:motor|counter[14] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.086      ; 1.096      ;
; 0.877 ; motor:motor|counter[0]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.086      ; 1.134      ;
; 0.888 ; motor:motor|counter[2]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.130      ;
; 0.889 ; motor:motor|counter[12] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; motor:motor|counter[3]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; motor:motor|counter[7]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.133      ;
; 0.893 ; motor:motor|counter[6]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.135      ;
; 0.899 ; motor:motor|counter[2]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.141      ;
; 0.900 ; motor:motor|counter[4]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.142      ;
; 0.904 ; motor:motor|counter[6]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.146      ;
; 0.929 ; motor:motor|data_reg[5] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.086      ; 1.186      ;
; 0.933 ; motor:motor|counter[13] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 1.568      ;
; 0.943 ; motor:motor|counter[13] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.192      ;
; 0.943 ; motor:motor|counter[12] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 1.578      ;
; 0.999 ; motor:motor|counter[4]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.241      ;
; 1.000 ; motor:motor|counter[3]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.242      ;
; 1.009 ; motor:motor|counter[2]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.251      ;
; 1.010 ; motor:motor|counter[4]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.252      ;
; 1.014 ; motor:motor|counter[8]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.256      ;
; 1.074 ; motor:motor|data_reg[6] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.086      ; 1.331      ;
; 1.085 ; motor:motor|data_reg[0] ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.086      ; 1.342      ;
; 1.099 ; motor:motor|counter[3]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.341      ;
; 1.108 ; motor:motor|counter[2]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.350      ;
; 1.110 ; motor:motor|counter[3]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.352      ;
; 1.111 ; motor:motor|counter[7]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.353      ;
; 1.113 ; motor:motor|counter[8]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.355      ;
; 1.119 ; motor:motor|counter[2]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.361      ;
; 1.124 ; motor:motor|counter[6]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.366      ;
; 1.143 ; motor:motor|control[10] ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.385      ;
; 1.166 ; motor:motor|counter[14] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.300     ; 1.037      ;
; 1.167 ; motor:motor|counter[8]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 1.802      ;
; 1.210 ; motor:motor|counter[7]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.452      ;
; 1.223 ; motor:motor|counter[6]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.465      ;
; 1.230 ; motor:motor|counter[4]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.472      ;
; 1.247 ; motor:motor|control[11] ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.489      ;
; 1.264 ; motor:motor|counter[7]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 1.899      ;
; 1.267 ; motor:motor|counter[1]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.131      ;
; 1.277 ; motor:motor|counter[6]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 1.912      ;
; 1.281 ; motor:motor|counter[0]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.145      ;
; 1.327 ; motor:motor|data_reg[1] ; motor:motor|data_out[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.294     ; 1.204      ;
; 1.329 ; motor:motor|counter[4]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.571      ;
; 1.330 ; motor:motor|counter[3]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.572      ;
; 1.339 ; motor:motor|counter[2]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.581      ;
; 1.350 ; motor:motor|data_reg[3] ; motor:motor|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.294     ; 1.227      ;
; 1.366 ; motor:motor|counter[1]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.230      ;
; 1.377 ; motor:motor|counter[1]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.241      ;
; 1.380 ; motor:motor|counter[0]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.244      ;
; 1.382 ; motor:motor|counter[11] ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.062      ; 1.615      ;
; 1.383 ; motor:motor|counter[4]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 2.018      ;
; 1.391 ; motor:motor|counter[0]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.255      ;
; 1.414 ; motor:motor|counter[4]  ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.472      ; 2.057      ;
; 1.420 ; motor:motor|counter[12] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.078      ; 1.669      ;
; 1.423 ; motor:motor|counter[11] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.062      ; 1.656      ;
; 1.424 ; motor:motor|counter[11] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.069      ; 1.664      ;
; 1.429 ; motor:motor|counter[3]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.671      ;
; 1.430 ; motor:motor|control[10] ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.672      ;
; 1.436 ; motor:motor|control[7]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.430      ; 2.037      ;
; 1.438 ; motor:motor|counter[2]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.680      ;
; 1.441 ; motor:motor|counter[10] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.069      ; 1.681      ;
; 1.453 ; motor:motor|control[2]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.430      ; 2.054      ;
; 1.459 ; motor:motor|counter[9]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.455      ; 2.085      ;
; 1.460 ; motor:motor|control[3]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.702      ;
; 1.461 ; motor:motor|control[6]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.430      ; 2.062      ;
; 1.473 ; motor:motor|counter[5]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.314     ; 1.330      ;
; 1.474 ; motor:motor|control[6]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.716      ;
; 1.477 ; motor:motor|control[10] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 2.112      ;
; 1.483 ; motor:motor|counter[3]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 2.118      ;
; 1.484 ; motor:motor|counter[9]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.062      ; 1.717      ;
; 1.487 ; motor:motor|counter[1]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.351      ;
; 1.492 ; motor:motor|counter[2]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 2.127      ;
; 1.494 ; motor:motor|data_reg[4] ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.290     ; 1.375      ;
; 1.496 ; motor:motor|counter[9]  ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.463      ; 2.130      ;
; 1.498 ; motor:motor|control[10] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 2.133      ;
; 1.501 ; motor:motor|counter[0]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.365      ;
; 1.505 ; motor:motor|control[10] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 2.140      ;
; 1.505 ; motor:motor|control[10] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 2.140      ;
; 1.507 ; motor:motor|control[10] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.464      ; 2.142      ;
; 1.509 ; motor:motor|data_reg[7] ; motor:motor|data_out[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.294     ; 1.386      ;
; 1.514 ; motor:motor|counter[3]  ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.472      ; 2.157      ;
; 1.517 ; motor:motor|data_reg[0] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.101      ; 1.789      ;
; 1.523 ; motor:motor|counter[2]  ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.472      ; 2.166      ;
; 1.526 ; motor:motor|counter[5]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.314     ; 1.383      ;
; 1.527 ; motor:motor|counter[9]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.062      ; 1.760      ;
; 1.531 ; motor:motor|control[7]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.071      ; 1.773      ;
; 1.532 ; motor:motor|data_reg[6] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.101      ; 1.804      ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mclk'                                                                                                                                                      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.350 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.087      ; 0.608      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.608      ;
; 0.400 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; clk_200hz:clk_200hz|counter[25]          ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.643      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.646      ;
; 0.464 ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 2.787      ; 3.665      ;
; 0.553 ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 2.804      ; 3.771      ;
; 0.585 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.835      ;
; 0.598 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; clk_200hz:clk_200hz|counter[12]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clk_200hz:clk_200hz|counter[10]          ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_200hz:clk_200hz|counter[8]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_200hz:clk_200hz|counter[2]           ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clk_200hz:clk_200hz|counter[24]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clk_200hz:clk_200hz|counter[18]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_200hz:clk_200hz|counter[5]           ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_200hz:clk_200hz|counter[4]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.849      ;
; 0.621 ; clk_200hz:clk_200hz|counter[1]           ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.864      ;
; 0.626 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.870      ;
; 0.626 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.870      ;
; 0.628 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.872      ;
; 0.628 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.872      ;
; 0.629 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.873      ;
; 0.636 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.878      ;
; 0.637 ; clk_200hz:clk_200hz|counter[0]           ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.880      ;
; 0.644 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.886      ;
; 0.683 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 2.783      ; 3.880      ;
; 0.741 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.983      ;
; 0.745 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.987      ;
; 0.746 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 0.988      ;
; 0.768 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.012      ;
; 0.819 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 1.061      ;
; 0.871 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.114      ;
; 0.872 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.115      ;
; 0.876 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.123      ;
; 0.880 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.123      ;
; 0.883 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.071      ; 1.125      ;
; 0.886 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clk_200hz:clk_200hz|counter[8]           ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; clk_200hz:clk_200hz|counter[24]          ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[3]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_200hz:clk_200hz|counter[18]          ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_100hz:clock_100hz|counter[13]      ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_100hz:clock_100hz|counter[8]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; clk_200hz:clk_200hz|counter[11]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; clk_200hz:clk_200hz|counter[4]           ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; clk_200hz:clk_200hz|counter[6]           ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.136      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mclk'                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.221  ; 0.439        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.255  ; 0.488        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.255  ; 0.488        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.255  ; 0.488        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.255  ; 0.488        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.255  ; 0.488        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.255  ; 0.488        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.255  ; 0.488        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.255  ; 0.488        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.255  ; 0.488        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.210  ; 0.443        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.210  ; 0.443        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.211  ; 0.444        ; 0.233          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.254  ; 0.472        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.254  ; 0.472        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.254  ; 0.472        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.254  ; 0.472        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.254  ; 0.472        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.254  ; 0.472        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.254  ; 0.472        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.255  ; 0.473        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.255  ; 0.473        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.255  ; 0.473        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.255  ; 0.473        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.255  ; 0.473        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; 0.180  ; 0.398        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; 0.180  ; 0.398        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; 0.180  ; 0.398        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; 0.180  ; 0.398        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; 0.180  ; 0.398        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.185  ; 0.403        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; 0.200  ; 0.418        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.200  ; 0.418        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.200  ; 0.418        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.200  ; 0.418        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.200  ; 0.418        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.200  ; 0.418        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; 0.200  ; 0.418        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; 0.200  ; 0.418        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; 0.200  ; 0.418        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; 0.202  ; 0.420        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.389  ; 0.575        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 3.337 ; 3.665 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.108 ; 3.359 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 5.729 ; 5.857 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.238 ; 4.554 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -1.930 ; -2.153 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.816 ; -1.985 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -1.278 ; -1.503 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -2.325 ; -2.611 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 11.480 ; 11.777 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 10.429 ; 10.516 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 9.691  ; 9.492  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.104  ; 8.081  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 7.821  ; 7.766  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 8.726  ; 8.498  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 9.691  ; 9.492  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 8.052  ; 7.919  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.105  ; 7.968  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 8.664  ; 8.496  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 8.702  ; 8.553  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 7.379  ; 7.388  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 8.565  ; 8.445  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 9.303  ; 9.199  ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 8.208  ; 8.053  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+---------------+-----------------------------------+-------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 9.781 ; 10.003 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 8.094 ; 8.146  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 7.079 ; 7.087  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 7.777 ; 7.754  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 7.503 ; 7.449  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 8.372 ; 8.153  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 9.299 ; 9.107  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 7.725 ; 7.596  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 7.776 ; 7.644  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 8.314 ; 8.152  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 8.351 ; 8.206  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 7.079 ; 7.087  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 8.218 ; 8.103  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 9.004 ; 8.903  ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 7.907 ; 7.758  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+--------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 7.378 ;    ;    ; 7.609 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 7.110 ;    ;    ; 7.330 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.754         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.451       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.303       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.554         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.603       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -1.951       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.429         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.626       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -1.803       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.357         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.086       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.271       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.334         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.066       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.268       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.324         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.336       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -1.988       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.269         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.305       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -1.964       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.247         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.563       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -1.684       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.237         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.070        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.307       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.138         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.084       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.054       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.310       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.817       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.031         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.080       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -1.951       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.923         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.042        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.965       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.914         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.214        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.128       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.897         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.094        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -1.991       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.869         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.062        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.931       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.863         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.377       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.486       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.809         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.111       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -1.698       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_var:clock_var|clk_1mhz      ; -1.822 ; -51.975       ;
; mclk                              ; -1.111 ; -29.205       ;
; clk_200hz:clk_200hz|clk_200hz     ; -0.869 ; -24.527       ;
; clock_100hz:clock_100hz|clk_100hz ; -0.772 ; -15.267       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; mclk                              ; 0.031 ; 0.000         ;
; clock_100hz:clock_100hz|clk_100hz ; 0.093 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.174 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.175 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -92.407       ;
; clock_100hz:clock_100hz|clk_100hz ; -1.000 ; -52.000       ;
; clk_200hz:clk_200hz|clk_200hz     ; -1.000 ; -50.000       ;
; clock_var:clock_var|clk_1mhz      ; -1.000 ; -44.000       ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                        ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.822 ; motor:motor|control[2]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.769      ;
; -1.822 ; motor:motor|control[2]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.769      ;
; -1.822 ; motor:motor|control[2]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.769      ;
; -1.822 ; motor:motor|control[2]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.769      ;
; -1.822 ; motor:motor|control[2]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.769      ;
; -1.822 ; motor:motor|control[2]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.769      ;
; -1.822 ; motor:motor|control[2]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.769      ;
; -1.822 ; motor:motor|control[2]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.769      ;
; -1.822 ; motor:motor|control[2]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.769      ;
; -1.822 ; motor:motor|control[2]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.769      ;
; -1.804 ; motor:motor|control[4]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.751      ;
; -1.804 ; motor:motor|control[4]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.751      ;
; -1.804 ; motor:motor|control[4]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.751      ;
; -1.804 ; motor:motor|control[4]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.751      ;
; -1.804 ; motor:motor|control[4]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.751      ;
; -1.804 ; motor:motor|control[4]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.751      ;
; -1.804 ; motor:motor|control[4]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.751      ;
; -1.804 ; motor:motor|control[4]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.751      ;
; -1.804 ; motor:motor|control[4]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.751      ;
; -1.804 ; motor:motor|control[4]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.751      ;
; -1.801 ; motor:motor|control[8]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.226     ; 2.562      ;
; -1.801 ; motor:motor|control[8]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.226     ; 2.562      ;
; -1.801 ; motor:motor|control[8]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.226     ; 2.562      ;
; -1.801 ; motor:motor|control[8]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.226     ; 2.562      ;
; -1.801 ; motor:motor|control[8]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.226     ; 2.562      ;
; -1.801 ; motor:motor|control[8]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.226     ; 2.562      ;
; -1.801 ; motor:motor|control[8]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.226     ; 2.562      ;
; -1.801 ; motor:motor|control[8]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.226     ; 2.562      ;
; -1.801 ; motor:motor|control[8]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.226     ; 2.562      ;
; -1.801 ; motor:motor|control[8]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.226     ; 2.562      ;
; -1.797 ; motor:motor|control[1]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.744      ;
; -1.797 ; motor:motor|control[1]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.744      ;
; -1.797 ; motor:motor|control[1]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.744      ;
; -1.797 ; motor:motor|control[1]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.744      ;
; -1.797 ; motor:motor|control[1]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.744      ;
; -1.797 ; motor:motor|control[1]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.744      ;
; -1.797 ; motor:motor|control[1]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.744      ;
; -1.797 ; motor:motor|control[1]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.744      ;
; -1.797 ; motor:motor|control[1]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.744      ;
; -1.797 ; motor:motor|control[1]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.744      ;
; -1.776 ; motor:motor|control[9]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.723      ;
; -1.776 ; motor:motor|control[9]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.723      ;
; -1.776 ; motor:motor|control[9]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.723      ;
; -1.776 ; motor:motor|control[9]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.723      ;
; -1.776 ; motor:motor|control[9]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.723      ;
; -1.776 ; motor:motor|control[9]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.723      ;
; -1.776 ; motor:motor|control[9]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.723      ;
; -1.776 ; motor:motor|control[9]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.723      ;
; -1.776 ; motor:motor|control[9]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.723      ;
; -1.776 ; motor:motor|control[9]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.723      ;
; -1.699 ; motor:motor|control[3]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.646      ;
; -1.699 ; motor:motor|control[3]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.646      ;
; -1.699 ; motor:motor|control[3]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.646      ;
; -1.699 ; motor:motor|control[3]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.646      ;
; -1.699 ; motor:motor|control[3]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.646      ;
; -1.699 ; motor:motor|control[3]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.646      ;
; -1.699 ; motor:motor|control[3]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.646      ;
; -1.699 ; motor:motor|control[3]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.646      ;
; -1.699 ; motor:motor|control[3]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.646      ;
; -1.699 ; motor:motor|control[3]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.646      ;
; -1.695 ; motor:motor|control[6]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.642      ;
; -1.695 ; motor:motor|control[6]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.642      ;
; -1.695 ; motor:motor|control[6]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.642      ;
; -1.695 ; motor:motor|control[6]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.642      ;
; -1.695 ; motor:motor|control[6]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.642      ;
; -1.695 ; motor:motor|control[6]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.642      ;
; -1.695 ; motor:motor|control[6]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.642      ;
; -1.695 ; motor:motor|control[6]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.642      ;
; -1.695 ; motor:motor|control[6]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.642      ;
; -1.695 ; motor:motor|control[6]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.642      ;
; -1.694 ; motor:motor|control[5]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.641      ;
; -1.694 ; motor:motor|control[5]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.641      ;
; -1.694 ; motor:motor|control[5]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.641      ;
; -1.694 ; motor:motor|control[5]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.641      ;
; -1.694 ; motor:motor|control[5]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.641      ;
; -1.694 ; motor:motor|control[5]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.641      ;
; -1.694 ; motor:motor|control[5]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.641      ;
; -1.694 ; motor:motor|control[5]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.641      ;
; -1.694 ; motor:motor|control[5]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.641      ;
; -1.694 ; motor:motor|control[5]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.641      ;
; -1.688 ; motor:motor|control[7]  ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.635      ;
; -1.688 ; motor:motor|control[7]  ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.635      ;
; -1.688 ; motor:motor|control[7]  ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.635      ;
; -1.688 ; motor:motor|control[7]  ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.635      ;
; -1.688 ; motor:motor|control[7]  ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.635      ;
; -1.688 ; motor:motor|control[7]  ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.635      ;
; -1.688 ; motor:motor|control[7]  ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.635      ;
; -1.688 ; motor:motor|control[7]  ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.635      ;
; -1.688 ; motor:motor|control[7]  ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.635      ;
; -1.688 ; motor:motor|control[7]  ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.635      ;
; -1.660 ; motor:motor|control[11] ; motor:motor|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.607      ;
; -1.660 ; motor:motor|control[11] ; motor:motor|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.607      ;
; -1.660 ; motor:motor|control[11] ; motor:motor|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.607      ;
; -1.660 ; motor:motor|control[11] ; motor:motor|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.607      ;
; -1.660 ; motor:motor|control[11] ; motor:motor|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.607      ;
; -1.660 ; motor:motor|control[11] ; motor:motor|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.607      ;
; -1.660 ; motor:motor|control[11] ; motor:motor|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.607      ;
; -1.660 ; motor:motor|control[11] ; motor:motor|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.607      ;
; -1.660 ; motor:motor|control[11] ; motor:motor|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.607      ;
; -1.660 ; motor:motor|control[11] ; motor:motor|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.040     ; 2.607      ;
+--------+-------------------------+-------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mclk'                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.111 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 2.059      ;
; -1.035 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.983      ;
; -1.024 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.968      ;
; -0.996 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.940      ;
; -0.993 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.941      ;
; -0.990 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.937      ;
; -0.989 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.045     ; 1.931      ;
; -0.975 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.919      ;
; -0.961 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.908      ;
; -0.948 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.896      ;
; -0.916 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.863      ;
; -0.915 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.862      ;
; -0.903 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.847      ;
; -0.902 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.849      ;
; -0.901 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.045     ; 1.843      ;
; -0.899 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.847      ;
; -0.898 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.845      ;
; -0.895 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.839      ;
; -0.891 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.839      ;
; -0.890 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.838      ;
; -0.884 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.828      ;
; -0.881 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.829      ;
; -0.875 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.822      ;
; -0.860 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.807      ;
; -0.855 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.800      ;
; -0.854 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.798      ;
; -0.853 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.798      ;
; -0.845 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.790      ;
; -0.841 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.788      ;
; -0.840 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.784      ;
; -0.835 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.783      ;
; -0.835 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.780      ;
; -0.825 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.769      ;
; -0.822 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.766      ;
; -0.818 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.765      ;
; -0.816 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.763      ;
; -0.811 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.759      ;
; -0.796 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.743      ;
; -0.777 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.725      ;
; -0.775 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.719      ;
; -0.772 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.719      ;
; -0.771 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.715      ;
; -0.764 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.708      ;
; -0.737 ; clock_100hz:clock_100hz|counter[13] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.681      ;
; -0.735 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.679      ;
; -0.730 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.676      ;
; -0.730 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.676      ;
; -0.729 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.675      ;
; -0.728 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.673      ;
; -0.718 ; clock_100hz:clock_100hz|counter[15] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.663      ;
; -0.706 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.650      ;
; -0.704 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.045     ; 1.646      ;
; -0.703 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.650      ;
; -0.702 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.045     ; 1.644      ;
; -0.700 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.645      ;
; -0.698 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.642      ;
; -0.695 ; baudrate:uart_baud|tx_acc[5]        ; transmitter:uart_Tx|Tx              ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.643      ;
; -0.694 ; baudrate:uart_baud|tx_acc[7]        ; transmitter:uart_Tx|Tx              ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.642      ;
; -0.693 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.637      ;
; -0.693 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.636      ;
; -0.690 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.636      ;
; -0.690 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.637      ;
; -0.690 ; baudrate:uart_baud|tx_acc[6]        ; transmitter:uart_Tx|Tx              ; mclk         ; mclk        ; 1.000        ; -0.241     ; 1.436      ;
; -0.689 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.635      ;
; -0.689 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.633      ;
; -0.688 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.632      ;
; -0.683 ; baudrate:uart_baud|tx_acc[8]        ; transmitter:uart_Tx|Tx              ; mclk         ; mclk        ; 1.000        ; -0.242     ; 1.428      ;
; -0.681 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.624      ;
; -0.680 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.623      ;
; -0.679 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.624      ;
; -0.672 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.616      ;
; -0.670 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.614      ;
; -0.663 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.610      ;
; -0.662 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.608      ;
; -0.661 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.606      ;
; -0.661 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.607      ;
; -0.660 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.045     ; 1.602      ;
; -0.659 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.045     ; 1.601      ;
; -0.656 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.599      ;
; -0.655 ; clock_var:clock_var|counter[5]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.600      ;
; -0.655 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.599      ;
; -0.655 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.598      ;
; -0.654 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[13]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.600      ;
; -0.654 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.600      ;
; -0.654 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.598      ;
; -0.653 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[25]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.598      ;
; -0.650 ; baudrate:uart_baud|tx_acc[0]        ; transmitter:uart_Tx|Tx              ; mclk         ; mclk        ; 1.000        ; -0.038     ; 1.599      ;
; -0.649 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[24]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.594      ;
; -0.646 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.589      ;
; -0.644 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[24] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.587      ;
; -0.643 ; baudrate:uart_baud|tx_acc[2]        ; transmitter:uart_Tx|Tx              ; mclk         ; mclk        ; 1.000        ; -0.039     ; 1.591      ;
; -0.641 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.587      ;
; -0.640 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.586      ;
; -0.640 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[25]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.585      ;
; -0.635 ; clock_var:clock_var|counter[4]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.580      ;
; -0.628 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.573      ;
; -0.625 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.040     ; 1.572      ;
; -0.624 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.568      ;
; -0.622 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.566      ;
; -0.616 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.559      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.812      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.812      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.812      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.812      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.812      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.906      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.906      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.906      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.906      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.906      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.906      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.906      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.906      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.794      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.794      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.794      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.794      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.794      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.888      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.888      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.888      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.888      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.888      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.888      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.888      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.888      ;
; -0.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.761      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.760      ;
; -0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.757      ;
; -0.810 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.255     ; 1.542      ;
; -0.810 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.255     ; 1.542      ;
; -0.810 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.255     ; 1.542      ;
; -0.810 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.255     ; 1.542      ;
; -0.810 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.255     ; 1.542      ;
; -0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.747      ;
; -0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.743      ;
; -0.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.742      ;
; -0.796 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.739      ;
; -0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.735      ;
; -0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.729      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.829      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.829      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.829      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.829      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.829      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.829      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.829      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.097      ; 1.829      ;
; -0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.718      ;
; -0.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.713      ;
; -0.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.713      ;
; -0.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.713      ;
; -0.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.713      ;
; -0.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.713      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.707      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.707      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.707      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.707      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.707      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.807      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.807      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.807      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.807      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.807      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.807      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.807      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.807      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.700      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.801      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.801      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.801      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.801      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.801      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.801      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.801      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.095      ; 1.801      ;
; -0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.684      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.683      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.255     ; 1.469      ;
; -0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.680      ;
; -0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.255     ; 1.468      ;
; -0.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.255     ; 1.466      ;
; -0.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.670      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.255     ; 1.458      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.662      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.663      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.663      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.663      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.663      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.044     ; 1.663      ;
; -0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.661      ;
; -0.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.658      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.656      ;
; -0.714 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.655      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.652      ;
; -0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.046     ; 1.648      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.716      ;
; -0.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.715      ;
; -0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.713      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.712      ;
; -0.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.711      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.710      ;
; -0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.710      ;
; -0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.707      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.705      ;
; -0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.703      ;
; -0.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.702      ;
; -0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.697      ;
; -0.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.672      ;
; -0.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.672      ;
; -0.724 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.672      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.669      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.669      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.669      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.667      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.659      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.659      ;
; -0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.659      ;
; -0.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.649      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.648      ;
; -0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.643      ;
; -0.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.831      ;
; -0.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.831      ;
; -0.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.832      ;
; -0.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.617      ;
; -0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.616      ;
; -0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.828      ;
; -0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.828      ;
; -0.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.826      ;
; -0.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.826      ;
; -0.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.829      ;
; -0.668 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.827      ;
; -0.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.611      ;
; -0.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.818      ;
; -0.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.818      ;
; -0.660 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.819      ;
; -0.657 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.605      ;
; -0.657 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.605      ;
; -0.657 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.605      ;
; -0.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.582      ;
; -0.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.582      ;
; -0.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.582      ;
; -0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.579      ;
; -0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.579      ;
; -0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.579      ;
; -0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.577      ;
; -0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.577      ;
; -0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.577      ;
; -0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.573      ;
; -0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.573      ;
; -0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.573      ;
; -0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.569      ;
; -0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.569      ;
; -0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.569      ;
; -0.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.564      ;
; -0.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.563      ;
; -0.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.562      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.561      ;
; -0.616 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.560      ;
; -0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.559      ;
; -0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.558      ;
; -0.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.556      ;
; -0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.554      ;
; -0.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.764      ;
; -0.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.764      ;
; -0.606 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.765      ;
; -0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.548      ;
; -0.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.547      ;
; -0.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.543      ;
; -0.600 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.542      ;
; -0.598 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.542      ;
; -0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.540      ;
; -0.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.539      ;
; -0.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.537      ;
; -0.590 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.534      ;
; -0.590 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.534      ;
; -0.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.533      ;
; -0.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.529      ;
; -0.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.528      ;
; -0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.526      ;
; -0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.526      ;
; -0.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.524      ;
; -0.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.523      ;
; -0.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.521      ;
; -0.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.520      ;
; -0.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.732      ;
; -0.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.147      ; 1.732      ;
; -0.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.150      ; 1.733      ;
; -0.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.517      ;
; -0.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.517      ;
; -0.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.520      ;
; -0.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.520      ;
; -0.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.039     ; 1.520      ;
; -0.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.516      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mclk'                                                                                                                                                      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.031 ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 1.638      ; 1.888      ;
; 0.125 ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 1.653      ; 1.997      ;
; 0.178 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 1.634      ; 2.031      ;
; 0.181 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.314      ;
; 0.194 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.319      ;
; 0.199 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; clk_200hz:clk_200hz|counter[25]          ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.325      ;
; 0.292 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.417      ;
; 0.294 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clock_var:clock_var|counter[2]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.420      ;
; 0.299 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; clk_200hz:clk_200hz|counter[12]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_200hz:clk_200hz|counter[10]          ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_200hz:clk_200hz|counter[5]           ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_200hz:clk_200hz|counter[2]           ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[24]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[18]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[8]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clk_200hz:clk_200hz|counter[4]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.040      ; 0.427      ;
; 0.312 ; clk_200hz:clk_200hz|counter[1]           ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.437      ;
; 0.315 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.441      ;
; 0.315 ; clock_var:clock_var|counter[4]           ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.441      ;
; 0.318 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.443      ;
; 0.319 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.445      ;
; 0.319 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.445      ;
; 0.320 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.446      ;
; 0.321 ; clk_200hz:clk_200hz|counter[0]           ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.446      ;
; 0.328 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.453      ;
; 0.364 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.489      ;
; 0.367 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.492      ;
; 0.369 ; clock_var:clock_var|counter[5]           ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.495      ;
; 0.369 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.494      ;
; 0.407 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.532      ;
; 0.430 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.555      ;
; 0.441 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.566      ;
; 0.444 ; clk_200hz:clk_200hz|counter[21]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.569      ;
; 0.448 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_var:clock_var|counter[1]           ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; clk_200hz:clk_200hz|counter[19]          ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[9]           ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[17]          ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[7]           ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clk_200hz:clk_200hz|counter[3]           ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; clk_200hz:clk_200hz|counter[23]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; clock_100hz:clock_100hz|counter[8]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; clk_200hz:clk_200hz|counter[3]           ; clk_200hz:clk_200hz|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; clk_200hz:clk_200hz|counter[11]          ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.578      ;
; 0.455 ; clock_var:clock_var|counter[3]           ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; clk_200hz:clk_200hz|counter[6]           ; clk_200hz:clk_200hz|counter[6]           ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; clock_var:clock_var|counter[0]           ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; clk_200hz:clk_200hz|counter[20]          ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; clk_200hz:clk_200hz|counter[22]          ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; clock_100hz:clock_100hz|counter[16]      ; clock_100hz:clock_100hz|counter[16]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.040      ; 0.581      ;
; 0.458 ; clk_200hz:clk_200hz|counter[13]          ; clk_200hz:clk_200hz|counter[13]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; clk_200hz:clk_200hz|counter[11]          ; clk_200hz:clk_200hz|counter[11]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; clk_200hz:clk_200hz|counter[16]          ; clk_200hz:clk_200hz|counter[16]          ; mclk                              ; mclk        ; 0.000        ; 0.041      ; 0.584      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.093 ; motor:motor|data_out[8]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.574      ; 0.791      ;
; 0.094 ; motor:motor|data_out[0]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.576      ; 0.794      ;
; 0.105 ; motor:motor|data_out[3]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.574      ; 0.803      ;
; 0.105 ; motor:motor|data_out[5]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.574      ; 0.803      ;
; 0.127 ; motor:motor|data_out[9]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.574      ; 0.825      ;
; 0.133 ; motor:motor|data_out[10]                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.578      ; 0.835      ;
; 0.134 ; motor:motor|data_out[1]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.578      ; 0.836      ;
; 0.135 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.237      ; 0.476      ;
; 0.138 ; motor:motor|data_out[2]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.578      ; 0.840      ;
; 0.142 ; motor:motor|data_out[4]                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.578      ; 0.844      ;
; 0.151 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.237      ; 0.492      ;
; 0.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.237      ; 0.496      ;
; 0.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.237      ; 0.505      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.228 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.237      ; 0.569      ;
; 0.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.379      ;
; 0.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.389      ;
; 0.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.398      ;
; 0.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.398      ;
; 0.273 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.400      ;
; 0.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.400      ;
; 0.277 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.402      ;
; 0.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.237      ; 0.640      ;
; 0.310 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.435      ;
; 0.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.235      ; 0.651      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.437      ;
; 0.315 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.440      ;
; 0.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.449      ;
; 0.328 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.453      ;
; 0.330 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.455      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.455      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.466      ;
; 0.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.465      ;
; 0.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.471      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.480      ;
; 0.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.484      ;
; 0.365 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.037      ; 0.486      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.508      ;
; 0.385 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.510      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.511      ;
; 0.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.515      ;
; 0.391 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.520      ;
; 0.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.519      ;
; 0.393 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.237      ; 0.734      ;
; 0.397 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.237      ; 0.738      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.535      ;
; 0.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.037      ; 0.540      ;
; 0.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.566      ;
; 0.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.571      ;
; 0.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.571      ;
; 0.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.572      ;
; 0.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.572      ;
; 0.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.237      ; 0.792      ;
; 0.458 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.583      ;
; 0.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.596      ;
; 0.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.600      ;
; 0.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.602      ;
; 0.479 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.604      ;
; 0.481 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.026      ; 0.591      ;
; 0.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.056      ; 0.627      ;
; 0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.620      ;
; 0.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.625      ;
; 0.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.621      ;
; 0.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.627      ;
; 0.504 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.629      ;
; 0.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.026      ; 0.615      ;
; 0.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.630      ;
; 0.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.058      ; 0.648      ;
; 0.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.631      ;
; 0.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.058      ; 0.650      ;
; 0.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.633      ;
; 0.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.058      ; 0.654      ;
; 0.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.058      ; 0.657      ;
; 0.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.641      ;
; 0.518 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.643      ;
; 0.531 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.022      ; 0.637      ;
; 0.549 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.674      ;
; 0.555 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.680      ;
; 0.555 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.680      ;
; 0.563 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.688      ;
; 0.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.696      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.694      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.694      ;
; 0.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.697      ;
; 0.592 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.022      ; 0.698      ;
; 0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.719      ;
; 0.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.722      ;
; 0.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.726      ;
; 0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.728      ;
; 0.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.022      ; 0.715      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.022      ; 0.721      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.316      ;
; 0.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.339      ;
; 0.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.372      ;
; 0.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.391      ;
; 0.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.394      ;
; 0.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.399      ;
; 0.288 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.253      ; 0.625      ;
; 0.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.426      ;
; 0.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.436      ;
; 0.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.439      ;
; 0.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.439      ;
; 0.315 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.440      ;
; 0.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.444      ;
; 0.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.253      ; 0.660      ;
; 0.325 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.450      ;
; 0.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.454      ;
; 0.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.454      ;
; 0.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.461      ;
; 0.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.461      ;
; 0.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.253      ; 0.673      ;
; 0.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.468      ;
; 0.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.470      ;
; 0.345 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.181      ; 0.630      ;
; 0.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.483      ;
; 0.363 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.181      ; 0.648      ;
; 0.370 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.181      ; 0.655      ;
; 0.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.505      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.511      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.512      ;
; 0.391 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.516      ;
; 0.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.520      ;
; 0.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.527      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.530      ;
; 0.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.541      ;
; 0.421 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.546      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.181      ; 0.723      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.565      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.565      ;
; 0.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.568      ;
; 0.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.571      ;
; 0.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.572      ;
; 0.449 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.049      ; 0.582      ;
; 0.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.181      ; 0.740      ;
; 0.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.163     ; 0.407      ;
; 0.489 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.617      ;
; 0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.625      ;
; 0.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.624      ;
; 0.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.639      ;
; 0.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.044      ; 0.650      ;
; 0.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.661      ;
; 0.547 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.178      ; 0.829      ;
; 0.549 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.023     ; 0.630      ;
; 0.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.181      ; 0.835      ;
; 0.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.181      ; 0.844      ;
; 0.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.684      ;
; 0.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.690      ;
; 0.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.693      ;
; 0.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.181      ; 0.853      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.694      ;
; 0.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.163     ; 0.509      ;
; 0.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.163     ; 0.512      ;
; 0.598 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.252      ; 0.934      ;
; 0.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.732      ;
; 0.611 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.736      ;
; 0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.160     ; 0.538      ;
; 0.630 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.755      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.758      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.758      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.758      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.758      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.758      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.758      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.758      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.758      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.758      ;
; 0.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.759      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.177      ; 0.951      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.177      ; 0.951      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.177      ; 0.951      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.177      ; 0.951      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.177      ; 0.951      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.177      ; 0.951      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.177      ; 0.951      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.177      ; 0.951      ;
; 0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.178      ; 0.979      ;
; 0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.252      ; 1.084      ;
; 0.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; -0.025     ; 0.837      ;
; 0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.885      ;
; 0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.893      ;
; 0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.041      ; 0.895      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                         ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.175 ; motor:motor|data_reg[7] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; motor:motor|data_reg[4] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; motor:motor|data_reg[3] ; motor:motor|data_reg[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; motor:motor|data_reg[2] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; motor:motor|data_reg[1] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.307      ;
; 0.293 ; motor:motor|counter[1]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.425      ;
; 0.301 ; motor:motor|counter[13] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; motor:motor|counter[4]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; motor:motor|counter[2]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; motor:motor|counter[12] ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; motor:motor|counter[7]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; motor:motor|counter[6]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; motor:motor|counter[3]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; motor:motor|counter[8]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.427      ;
; 0.305 ; motor:motor|counter[0]  ; motor:motor|counter[0]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.437      ;
; 0.411 ; motor:motor|counter[14] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.543      ;
; 0.451 ; motor:motor|counter[3]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; motor:motor|counter[7]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; motor:motor|counter[0]  ; motor:motor|counter[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.584      ;
; 0.458 ; motor:motor|data_reg[5] ; motor:motor|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.047      ; 0.589      ;
; 0.459 ; motor:motor|counter[2]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.583      ;
; 0.460 ; motor:motor|counter[12] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; motor:motor|counter[6]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.584      ;
; 0.462 ; motor:motor|counter[4]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; motor:motor|counter[2]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.586      ;
; 0.463 ; motor:motor|counter[13] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.241      ; 0.788      ;
; 0.463 ; motor:motor|counter[6]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.587      ;
; 0.470 ; motor:motor|counter[13] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.596      ;
; 0.476 ; motor:motor|counter[12] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.241      ; 0.801      ;
; 0.517 ; motor:motor|counter[3]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.641      ;
; 0.518 ; motor:motor|data_reg[6] ; motor:motor|data_reg[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.047      ; 0.649      ;
; 0.525 ; motor:motor|counter[4]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.649      ;
; 0.528 ; motor:motor|counter[4]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.652      ;
; 0.528 ; motor:motor|counter[2]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.652      ;
; 0.530 ; motor:motor|data_reg[0] ; motor:motor|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.047      ; 0.661      ;
; 0.530 ; motor:motor|counter[8]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.654      ;
; 0.578 ; motor:motor|control[10] ; motor:motor|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.702      ;
; 0.580 ; motor:motor|counter[14] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.151     ; 0.513      ;
; 0.580 ; motor:motor|counter[3]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.704      ;
; 0.583 ; motor:motor|counter[3]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; motor:motor|counter[7]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.707      ;
; 0.591 ; motor:motor|counter[2]  ; motor:motor|counter[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.715      ;
; 0.593 ; motor:motor|counter[8]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.717      ;
; 0.594 ; motor:motor|counter[2]  ; motor:motor|counter[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.718      ;
; 0.595 ; motor:motor|counter[6]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.719      ;
; 0.606 ; motor:motor|control[11] ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.730      ;
; 0.609 ; motor:motor|counter[8]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.241      ; 0.934      ;
; 0.643 ; motor:motor|counter[1]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.574      ;
; 0.646 ; motor:motor|counter[7]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.770      ;
; 0.656 ; motor:motor|counter[0]  ; motor:motor|counter[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.587      ;
; 0.658 ; motor:motor|counter[6]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.782      ;
; 0.660 ; motor:motor|data_reg[1] ; motor:motor|data_out[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.147     ; 0.597      ;
; 0.660 ; motor:motor|counter[4]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.784      ;
; 0.662 ; motor:motor|counter[7]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.241      ; 0.987      ;
; 0.673 ; motor:motor|data_reg[3] ; motor:motor|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.147     ; 0.610      ;
; 0.674 ; motor:motor|counter[6]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.241      ; 0.999      ;
; 0.687 ; motor:motor|counter[11] ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.036      ; 0.807      ;
; 0.706 ; motor:motor|counter[1]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.637      ;
; 0.709 ; motor:motor|counter[1]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.640      ;
; 0.715 ; motor:motor|counter[3]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.839      ;
; 0.718 ; motor:motor|control[3]  ; motor:motor|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.842      ;
; 0.718 ; motor:motor|counter[12] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.844      ;
; 0.719 ; motor:motor|counter[0]  ; motor:motor|counter[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.650      ;
; 0.722 ; motor:motor|counter[0]  ; motor:motor|counter[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.653      ;
; 0.723 ; motor:motor|counter[4]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.847      ;
; 0.725 ; motor:motor|control[6]  ; motor:motor|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.849      ;
; 0.725 ; motor:motor|counter[9]  ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.239      ; 1.048      ;
; 0.725 ; motor:motor|counter[9]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.237      ; 1.046      ;
; 0.726 ; motor:motor|counter[2]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.850      ;
; 0.726 ; motor:motor|counter[11] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.038      ; 0.848      ;
; 0.727 ; motor:motor|control[10] ; motor:motor|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.851      ;
; 0.729 ; motor:motor|counter[5]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.155     ; 0.658      ;
; 0.730 ; motor:motor|control[2]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.226      ; 1.040      ;
; 0.733 ; motor:motor|counter[4]  ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.243      ; 1.060      ;
; 0.735 ; motor:motor|control[7]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.226      ; 1.045      ;
; 0.739 ; motor:motor|counter[4]  ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.241      ; 1.064      ;
; 0.741 ; motor:motor|counter[10] ; motor:motor|servo_reg    ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.038      ; 0.863      ;
; 0.747 ; motor:motor|counter[9]  ; motor:motor|counter[12]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.036      ; 0.867      ;
; 0.750 ; motor:motor|counter[11] ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.036      ; 0.870      ;
; 0.751 ; motor:motor|data_reg[4] ; motor:motor|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.143     ; 0.692      ;
; 0.751 ; motor:motor|control[6]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.226      ; 1.061      ;
; 0.756 ; motor:motor|data_reg[3] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.888      ;
; 0.761 ; motor:motor|data_reg[7] ; motor:motor|data_out[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.147     ; 0.698      ;
; 0.762 ; motor:motor|data_reg[1] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.894      ;
; 0.763 ; motor:motor|control[7]  ; motor:motor|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.887      ;
; 0.764 ; motor:motor|data_reg[2] ; motor:motor|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.048      ; 0.896      ;
; 0.766 ; motor:motor|counter[11] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.237      ; 1.087      ;
; 0.770 ; motor:motor|counter[10] ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.239      ; 1.093      ;
; 0.770 ; motor:motor|counter[10] ; motor:motor|counter[14]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.237      ; 1.091      ;
; 0.771 ; motor:motor|data_reg[0] ; motor:motor|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.905      ;
; 0.771 ; motor:motor|counter[11] ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.239      ; 1.094      ;
; 0.773 ; motor:motor|control[3]  ; motor:motor|control[8]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.226      ; 1.083      ;
; 0.775 ; motor:motor|counter[1]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.706      ;
; 0.777 ; motor:motor|data_reg[6] ; motor:motor|data_reg[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.911      ;
; 0.777 ; motor:motor|data_reg[0] ; motor:motor|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.911      ;
; 0.778 ; motor:motor|counter[3]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.902      ;
; 0.788 ; motor:motor|counter[3]  ; motor:motor|counter[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.243      ; 1.115      ;
; 0.788 ; motor:motor|counter[0]  ; motor:motor|counter[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.719      ;
; 0.789 ; motor:motor|data_reg[6] ; motor:motor|data_out[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.141     ; 0.732      ;
; 0.789 ; motor:motor|counter[2]  ; motor:motor|counter[13]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.040      ; 0.913      ;
+-------+-------------------------+--------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mclk'                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.081 ; 0.103        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.081 ; 0.103        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.081 ; 0.103        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.081 ; 0.103        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.081 ; 0.103        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.081 ; 0.103        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.081 ; 0.103        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.081 ; 0.103        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.158  ; 0.388        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.158  ; 0.388        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.158  ; 0.388        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.158  ; 0.388        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.158  ; 0.388        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.158  ; 0.388        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.158  ; 0.388        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.158  ; 0.388        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.158  ; 0.388        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[5]   ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[0]   ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[14]  ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[1]   ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[1]  ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[2]  ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[3]  ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[4]  ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[7]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[8]   ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[0]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[5]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_reg[6]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[2]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[3]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[4]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[5]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[6]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[7]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[9]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[10]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[11]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[9]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[3]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[5]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[8]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[9]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|servo_reg    ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[10] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[1]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[2]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[4]  ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[12]  ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[13]  ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[2]   ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[3]   ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[4]   ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[6]   ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[7]   ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|counter[8]   ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|data_out[0]  ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[10]  ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[11]  ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor:motor|control[1]   ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 1.793 ; 2.583 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 1.620 ; 2.396 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 2.991 ; 3.759 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 2.325 ; 3.011 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -1.044 ; -1.779 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.961 ; -1.640 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -0.725 ; -1.378 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -1.250 ; -1.979 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 6.838 ; 6.545 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 6.128 ; 5.898 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 5.430 ; 5.718 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.667 ; 4.872 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 4.462 ; 4.632 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 4.905 ; 5.102 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 5.430 ; 5.718 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 4.576 ; 4.748 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.596 ; 4.779 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 4.922 ; 5.128 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.949 ; 5.164 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 4.245 ; 4.408 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 4.841 ; 5.057 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 5.879 ; 5.582 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 4.743 ; 4.924 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 5.874 ; 5.633 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 4.845 ; 4.685 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 4.086 ; 4.243 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.495 ; 4.691 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 4.296 ; 4.459 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 4.720 ; 4.910 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 5.225 ; 5.501 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 4.405 ; 4.570 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.424 ; 4.600 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 4.738 ; 4.936 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.764 ; 4.970 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 4.086 ; 4.243 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 4.660 ; 4.866 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 5.709 ; 5.422 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 4.582 ; 4.756 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 4.326 ;    ;    ; 5.019 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 4.178 ;    ;    ; 4.860 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.579         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.180        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.759       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.474         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.116        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.590       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.413         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.098        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.511       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.368         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.404        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.772       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.363         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.238        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.601       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.349         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.417        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.766       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.299         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.139        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.438       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.289         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.308        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.597       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.287         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.482        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.769       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.212         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.308        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.520       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.205         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.404        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.609       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.167         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.429        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.596       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.134         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.481        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.615       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.123         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.495        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.618       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.123         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.234        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.357       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.119         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.570        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.689       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.093         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.507        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.600       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.033         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.412        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.445       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -4.939   ; 0.031 ; N/A      ; N/A     ; -3.000              ;
;  clk_200hz:clk_200hz|clk_200hz     ; -2.850   ; 0.174 ; N/A      ; N/A     ; -2.693              ;
;  clock_100hz:clock_100hz|clk_100hz ; -2.629   ; 0.093 ; N/A      ; N/A     ; -2.693              ;
;  clock_var:clock_var|clk_1mhz      ; -4.939   ; 0.175 ; N/A      ; N/A     ; -1.285              ;
;  mclk                              ; -3.376   ; 0.031 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                    ; -451.769 ; 0.0   ; 0.0      ; 0.0     ; -315.446            ;
;  clk_200hz:clk_200hz|clk_200hz     ; -85.273  ; 0.000 ; N/A      ; N/A     ; -76.922             ;
;  clock_100hz:clock_100hz|clk_100hz ; -66.474  ; 0.000 ; N/A      ; N/A     ; -71.044             ;
;  clock_var:clock_var|clk_1mhz      ; -155.032 ; 0.000 ; N/A      ; N/A     ; -56.540             ;
;  mclk                              ; -144.990 ; 0.000 ; N/A      ; N/A     ; -110.940            ;
+------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 3.692 ; 4.236 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.421 ; 3.904 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; 6.270 ; 6.621 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.725 ; 5.183 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -1.044 ; -1.779 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.961 ; -1.640 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; toggle    ; clock_var:clock_var|clk_1mhz      ; -0.725 ; -1.378 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -1.250 ; -1.979 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 12.777 ; 12.907 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 11.628 ; 11.568 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 10.635 ; 10.591 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.951  ; 9.001  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 8.649  ; 8.672  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 9.621  ; 9.481  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 10.635 ; 10.591 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 8.889  ; 8.829  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.954  ; 8.884  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 9.533  ; 9.461  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 9.580  ; 9.525  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 8.166  ; 8.239  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 9.435  ; 9.432  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 10.437 ; 10.173 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 9.019  ; 8.950  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 5.874 ; 5.633 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 4.845 ; 4.685 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 4.086 ; 4.243 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.495 ; 4.691 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 4.296 ; 4.459 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 4.720 ; 4.910 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 5.225 ; 5.501 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 4.405 ; 4.570 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.424 ; 4.600 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 4.738 ; 4.936 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.764 ; 4.970 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 4.086 ; 4.243 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; pwm           ; clock_var:clock_var|clk_1mhz      ; 4.660 ; 4.866 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 5.709 ; 5.422 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 4.582 ; 4.756 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 8.241 ;    ;    ; 8.625 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; toggle     ; servo[0]    ; 4.178 ;    ;    ; 4.860 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; servo[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; toggle                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_200hz:clk_200hz|clk_200hz     ; clk_200hz:clk_200hz|clk_200hz     ; 691      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_200hz:clk_200hz|clk_200hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 569      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_var:clock_var|clk_1mhz      ; 8083     ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; mclk                              ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; mclk                              ; mclk                              ; 1451     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_200hz:clk_200hz|clk_200hz     ; clk_200hz:clk_200hz|clk_200hz     ; 691      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_200hz:clk_200hz|clk_200hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 569      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_var:clock_var|clk_1mhz      ; 8083     ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; mclk                              ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; mclk                              ; mclk                              ; 1451     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 99    ; 99   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Apr 26 22:59:55 2023
Info: Command: quartus_sta servo -c servo
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_eeg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'servo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_var:clock_var|clk_1mhz clock_var:clock_var|clk_1mhz
    Info (332105): create_clock -period 1.000 -name mclk mclk
    Info (332105): create_clock -period 1.000 -name clk_200hz:clk_200hz|clk_200hz clk_200hz:clk_200hz|clk_200hz
    Info (332105): create_clock -period 1.000 -name clock_100hz:clock_100hz|clk_100hz clock_100hz:clock_100hz|clk_100hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.939
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.939            -155.032 clock_var:clock_var|clk_1mhz 
    Info (332119):    -3.376            -144.990 mclk 
    Info (332119):    -2.850             -85.273 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.629             -66.474 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.386               0.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):     0.387               0.000 clock_var:clock_var|clk_1mhz 
    Info (332119):     0.391               0.000 mclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.940 mclk 
    Info (332119):    -2.693             -76.922 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.693             -71.044 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.285             -56.540 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.439            -137.509 clock_var:clock_var|clk_1mhz 
    Info (332119):    -3.038            -123.486 mclk 
    Info (332119):    -2.510             -74.678 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.327             -57.388 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.316               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.337               0.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):     0.339               0.000 clock_var:clock_var|clk_1mhz 
    Info (332119):     0.350               0.000 mclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.940 mclk 
    Info (332119):    -2.649             -76.526 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.649             -70.912 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.285             -56.540 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.822             -51.975 clock_var:clock_var|clk_1mhz 
    Info (332119):    -1.111             -29.205 mclk 
    Info (332119):    -0.869             -24.527 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -0.772             -15.267 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.031               0.000 mclk 
    Info (332119):     0.093               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.174               0.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):     0.175               0.000 clock_var:clock_var|clk_1mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.407 mclk 
    Info (332119):    -1.000             -52.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.000             -50.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -1.000             -44.000 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Wed Apr 26 22:59:59 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


