Analysis & Synthesis report for control_signal_logic
Sun Jan 02 13:11:11 2022
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1.11 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Jan 02 13:11:11 2022           ;
; Quartus II Version          ; 9.0 Build 184 04/29/2009 SP 1.11 SJ Web Edition ;
; Revision Name               ; control_signal_logic                            ;
; Top-level Entity Name       ; control_signal_logic                            ;
; Family                      ; FLEX10K                                         ;
; Total logic elements        ; 14                                              ;
; Total pins                  ; 52                                              ;
; Total memory bits           ; 0                                               ;
+-----------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+--------------------------------------------------------------+----------------------+----------------------+
; Option                                                       ; Setting              ; Default Value        ;
+--------------------------------------------------------------+----------------------+----------------------+
; Device                                                       ; EPF10K10TI144-4      ;                      ;
; Top-level entity name                                        ; control_signal_logic ; control_signal_logic ;
; Family name                                                  ; FLEX10K              ; Stratix II           ;
; Use Generated Physical Constraints File                      ; Off                  ;                      ;
; Use smart compilation                                        ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                          ; Off                  ; Off                  ;
; Preserve fewer node names                                    ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                    ; Off                  ; Off                  ;
; Verilog Version                                              ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                 ; VHDL93               ; VHDL93               ;
; State Machine Processing                                     ; Auto                 ; Auto                 ;
; Safe State Machine                                           ; Off                  ; Off                  ;
; Extract Verilog State Machines                               ; On                   ; On                   ;
; Extract VHDL State Machines                                  ; On                   ; On                   ;
; Ignore Verilog initial constructs                            ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                   ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops               ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                   ; On                   ;
; Parallel Synthesis                                           ; Off                  ; Off                  ;
; NOT Gate Push-Back                                           ; On                   ; On                   ;
; Power-Up Don't Care                                          ; On                   ; On                   ;
; Remove Redundant Logic Cells                                 ; Off                  ; Off                  ;
; Remove Duplicate Registers                                   ; On                   ; On                   ;
; Ignore CARRY Buffers                                         ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                       ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                        ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                    ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                         ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                          ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                               ; Off                  ; Off                  ;
; Auto Implement in ROM                                        ; Off                  ; Off                  ;
; Optimization Technique                                       ; Area                 ; Area                 ;
; Carry Chain Length                                           ; 32                   ; 32                   ;
; Cascade Chain Length                                         ; 2                    ; 2                    ;
; Auto Carry Chains                                            ; On                   ; On                   ;
; Auto Open-Drain Pins                                         ; On                   ; On                   ;
; Auto ROM Replacement                                         ; On                   ; On                   ;
; Auto RAM Replacement                                         ; On                   ; On                   ;
; Auto Clock Enable Replacement                                ; On                   ; On                   ;
; Strict RAM Replacement                                       ; Off                  ; Off                  ;
; Auto Resource Sharing                                        ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                           ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                           ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing          ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives            ; Off                  ; Off                  ;
; Show Parameter Settings Tables in Synthesis Report           ; On                   ; On                   ;
; HDL message level                                            ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages              ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                  ; 100                  ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                  ; 100                  ;
; Block Design Naming                                          ; Auto                 ; Auto                 ;
; Synthesis Effort                                             ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                   ; On                   ;
; Analysis & Synthesis Message Level                           ; Medium               ; Medium               ;
+--------------------------------------------------------------+----------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                           ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------+
; control_signal_logic.v           ; yes             ; User Verilog HDL File  ; D:/Files/文档/大二上/数电模电/逻辑电路设计/control_signal_logic/control_signal_logic.v ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------------+------------+
; Resource                       ; Usage      ;
+--------------------------------+------------+
; Total logic elements           ; 14         ;
; Total combinational functions  ; 14         ;
;     -- Total 4-input functions ; 6          ;
;     -- Total 3-input functions ; 4          ;
;     -- Total 2-input functions ; 4          ;
;     -- Total 1-input functions ; 0          ;
;     -- Total 0-input functions ; 0          ;
; Total registers                ; 0          ;
; I/O pins                       ; 52         ;
; Maximum fan-out node           ; sm         ;
; Maximum fan-out                ; 6          ;
; Total fan-out                  ; 69         ;
; Average fan-out                ; 1.05       ;
+--------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name   ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------+--------------+
; |control_signal_logic      ; 14 (14)     ; 0            ; 0           ; 52   ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |control_signal_logic ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1.11 SJ Web Edition
    Info: Processing started: Sun Jan 02 13:11:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off control_signal_logic -c control_signal_logic
Info: Found 1 design units, including 1 entities, in source file control_signal_logic.v
    Info: Found entity 1: control_signal_logic
Info: Elaborating entity "control_signal_logic" for the top level hierarchy
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "nop"
Info: Implemented 66 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 25 output pins
    Info: Implemented 14 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Sun Jan 02 13:11:11 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


