
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035754                       # Number of seconds simulated
sim_ticks                                 35753825196                       # Number of ticks simulated
final_tick                               565318205133                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 279976                       # Simulator instruction rate (inst/s)
host_op_rate                                   353319                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2266812                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916320                       # Number of bytes of host memory used
host_seconds                                 15772.74                       # Real time elapsed on the host
sim_insts                                  4415992824                       # Number of instructions simulated
sim_ops                                    5572802551                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2716160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2925312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1011072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1733504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8392960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2787072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2787072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22854                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7899                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13543                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 65570                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21774                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21774                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75968375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46540                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     81818155                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        60861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28278708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46540                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     48484435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               234742995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46540                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        60861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46540                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             193322                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          77951715                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               77951715                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          77951715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75968375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46540                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     81818155                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        60861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28278708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46540                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     48484435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              312694710                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85740589                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31003479                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25433611                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016672                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13030755                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12092302                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157386                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87023                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32019669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170285440                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31003479                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15249688                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36591335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10804647                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6886754                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15664426                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84253536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.483737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.332717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47662201     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655207      4.34%     60.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194816      3.79%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439428      4.08%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3007882      3.57%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1569337      1.86%     74.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028884      1.22%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717232      3.23%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17978549     21.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84253536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361596                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.986054                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33681806                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6467941                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34807695                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546753                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8749332                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076227                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6468                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201959063                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50995                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8749332                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35355668                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2910267                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       857811                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33651531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2728919                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195100231                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11029                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1710620                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747082                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          125                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271020070                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909728034                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909728034                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102760811                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33947                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17925                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7237035                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19226330                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023706                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243314                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3132168                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183931783                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33933                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147784008                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282111                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61043484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186483993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1889                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84253536                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.754039                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909515                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30054597     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17864047     21.20%     56.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11933362     14.16%     71.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7625360      9.05%     80.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7556364      8.97%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4424666      5.25%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3393111      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746527      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655502      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84253536                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084543     70.11%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203257     13.14%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259015     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121575525     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017197      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15735488     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8439776      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147784008                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723618                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546854                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010467                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381650513                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245010256                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143639865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149330862                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262655                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7014201                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1082                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2282033                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8749332                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2151797                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165983                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183965716                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19226330                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023706                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17911                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8091                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1082                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363596                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145206428                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14789695                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577576                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22987299                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20584388                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8197604                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.693555                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143786004                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143639865                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93703808                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261775090                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.675284                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357955                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61547262                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041675                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75504204                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621392                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170707                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30195555     39.99%     39.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452711     27.09%     67.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8376314     11.09%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293127      5.69%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685462      4.88%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808510      2.40%     91.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1990180      2.64%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007038      1.33%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3695307      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75504204                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3695307                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255778079                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376695870                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1487053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857406                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857406                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166309                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166309                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655599137                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197041125                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189405224                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85740589                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30781496                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25045187                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2102447                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13006254                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12014066                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3251907                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89089                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30906809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170776434                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30781496                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15265973                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37568466                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11281339                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6386719                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15124602                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       888229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83994345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.511560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46425879     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3298205      3.93%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2687986      3.20%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6478194      7.71%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1756767      2.09%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2258613      2.69%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1634426      1.95%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          912794      1.09%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18541481     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83994345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359007                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991781                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32333688                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6197452                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36128188                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       244909                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9090099                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5239812                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42587                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204158469                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84682                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9090099                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34697346                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1424718                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1273481                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33951574                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3557119                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196967549                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        34594                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1472669                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1104976                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2943                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275786149                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919554007                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919554007                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169068319                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106717753                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40006                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22363                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9744970                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18370713                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9339975                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       147972                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3293909                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186242787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147938704                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       286248                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64311876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196542084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5725                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83994345                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761294                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884881                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29122746     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18049812     21.49%     56.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11975707     14.26%     70.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8762296     10.43%     80.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7495016      8.92%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3914853      4.66%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3333596      3.97%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627867      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       712452      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83994345                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         867309     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176424     14.48%     85.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174563     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123275854     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2106200      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16376      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14697633      9.93%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7842641      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147938704                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.725422                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1218303                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381376300                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250593792                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144187089                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149157007                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       556478                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7243870                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2803                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          654                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2381206                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9090099                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         580352                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81411                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186281266                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       464287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18370713                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9339975                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          654                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1258589                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2438604                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145610364                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13789357                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2328336                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21437575                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20538842                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7648218                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698266                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144283301                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144187089                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93981235                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265336277                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.681667                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354197                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99046089                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121638194                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64643812                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2106372                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74904246                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623916                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138756                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29116810     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20753236     27.71%     66.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8440540     11.27%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4744495      6.33%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3888651      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1584321      2.12%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1887389      2.52%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940582      1.26%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3548222      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74904246                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99046089                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121638194                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18085607                       # Number of memory references committed
system.switch_cpus1.commit.loads             11126839                       # Number of loads committed
system.switch_cpus1.commit.membars              16376                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17477075                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109600444                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2476364                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3548222                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257638030                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381660002                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1746244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99046089                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121638194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99046089                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865664                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865664                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.155183                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.155183                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655070710                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199318981                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188386008                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32752                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85740589                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32175052                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26251273                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2148825                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13662866                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12675648                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3329936                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94424                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33356168                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174824354                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32175052                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16005584                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37893961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11208738                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5106242                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16241406                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       831152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85398544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.531552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.337152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47504583     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3114807      3.65%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4638149      5.43%     64.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3230884      3.78%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2254053      2.64%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2204122      2.58%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1343941      1.57%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2857374      3.35%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18250631     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85398544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375260                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038992                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34300634                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5341565                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36187556                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       526903                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9041880                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5418354                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209404985                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1655                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9041880                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36219429                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         519499                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2050865                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34756336                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2810530                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203185156                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1171556                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       956758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    285031132                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    945842578                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    945842578                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175447972                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109583140                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36660                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17492                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8343799                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18631334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9535674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113816                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3162469                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         189351364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34917                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151261828                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302314                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63127131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193218759                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85398544                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.771246                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914774                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30611100     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16945043     19.84%     55.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12515577     14.66%     70.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8196306      9.60%     79.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8190042      9.59%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3965651      4.64%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3516753      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       656804      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       801268      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85398544                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         825462     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163500     14.12%     85.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       169095     14.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126533512     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1909878      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17428      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14871785      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7929225      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151261828                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764180                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1158057                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389382568                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252513815                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147076019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152419885                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       473615                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7230958                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6318                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2286139                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9041880                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         276581                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50410                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    189386283                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       654916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18631334                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9535674                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17489                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1310606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1167378                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2477984                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148482063                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13894087                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2779762                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21634297                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21099917                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7740210                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731759                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147139689                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147076019                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95294131                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        270759984                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715360                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351951                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102010085                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125741811                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63644706                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34856                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2166034                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76356664                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646769                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173378                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29291682     38.36%     38.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21825399     28.58%     66.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8243506     10.80%     77.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4616229      6.05%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3922441      5.14%     88.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1754964      2.30%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1680149      2.20%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1143117      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3879177      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76356664                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102010085                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125741811                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18649901                       # Number of memory references committed
system.switch_cpus2.commit.loads             11400366                       # Number of loads committed
system.switch_cpus2.commit.membars              17428                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18243768                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113200026                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2600696                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3879177                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261864004                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          387820682                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 342045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102010085                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125741811                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102010085                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840511                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840511                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189753                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189753                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       666861844                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204621858                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192445434                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34856                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85740589                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31153968                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25355130                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2081603                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13283995                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12281352                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3210329                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91956                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34434084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170131138                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31153968                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15491681                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35753952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10678707                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5539051                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16832682                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       836685                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84288883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.486063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48534931     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1933435      2.29%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2515801      2.98%     62.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3788285      4.49%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3677252      4.36%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2797255      3.32%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1662961      1.97%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2487135      2.95%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16891828     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84288883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363351                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.984254                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35570299                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5420170                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34468125                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268764                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8561524                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5274627                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203560539                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1348                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8561524                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37457068                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1044398                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1627224                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32806167                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2792496                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197640566                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          883                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1207861                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       876143                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275417884                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    920445581                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    920445581                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171271596                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104146254                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41900                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23726                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7880916                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18315950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9704077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       187766                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3023937                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183692408                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147986130                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       272796                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59703607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181543155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6436                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84288883                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755702                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898018                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29361572     34.83%     34.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18501234     21.95%     56.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11906191     14.13%     70.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8162868      9.68%     80.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7640978      9.07%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4069225      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3001687      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       897273      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       747855      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84288883                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         727051     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149165     14.18%     83.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175781     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123137076     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2090873      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16719      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14604058      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8137404      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147986130                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.725975                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1052002                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007109                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381585937                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243436705                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143833354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149038132                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       503062                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7013992                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2196                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          862                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2459970                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8561524                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         613720                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99055                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183732285                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1260765                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18315950                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9704077                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23154                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          862                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1275129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1171065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2446194                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145153182                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13747738                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2832944                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21702248                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20330749                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7954510                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.692934                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143871363                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143833354                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92412988                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259514638                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.677541                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356099                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100304791                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123278920                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60453647                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2116007                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75727359                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627931                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153489                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29246256     38.62%     38.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21731607     28.70%     67.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8013676     10.58%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4584732      6.05%     83.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3822598      5.05%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1860072      2.46%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1885102      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       802127      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3781189      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75727359                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100304791                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123278920                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18546063                       # Number of memory references committed
system.switch_cpus3.commit.loads             11301956                       # Number of loads committed
system.switch_cpus3.commit.membars              16718                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17681111                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111119183                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2515411                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3781189                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255678737                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          376031101                       # The number of ROB writes
system.switch_cpus3.timesIdled                  35547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1451706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100304791                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123278920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100304791                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.854801                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.854801                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.169864                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.169864                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       653204177                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198663575                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187997742                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33436                       # number of misc regfile writes
system.l2.replacements                          65577                       # number of replacements
system.l2.tagsinuse                      16383.980273                       # Cycle average of tags in use
system.l2.total_refs                          1464963                       # Total number of references to valid blocks.
system.l2.sampled_refs                          81961                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.873903                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            79.530508                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.163524                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4065.453399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.705318                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3418.286715                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.256618                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1510.189074                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.205293                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2634.249302                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1504.428484                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1287.499161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            685.833662                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1187.179217                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004854                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000132                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.248136                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000165                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.208636                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000199                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.092175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000196                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.160782                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.091823                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.078583                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.041860                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.072460                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        74460                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        49193                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        25783                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        38832                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  188268                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            58796                       # number of Writeback hits
system.l2.Writeback_hits::total                 58796                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        74460                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        49193                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        25783                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        38832                       # number of demand (read+write) hits
system.l2.demand_hits::total                   188268                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        74460                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        49193                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        25783                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        38832                       # number of overall hits
system.l2.overall_hits::total                  188268                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21220                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        22854                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7899                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13539                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 65566                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21220                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        22854                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7899                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13543                       # number of demand (read+write) misses
system.l2.demand_misses::total                  65570                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21220                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        22854                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7899                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13543                       # number of overall misses
system.l2.overall_misses::total                 65570                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       421718                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1176619052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       651628                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1203966968                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       744470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    435295161                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       513181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    722192610                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3540404788                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       249556                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        249556                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       421718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1176619052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       651628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1203966968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       744470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    435295161                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       513181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    722442166                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3540654344                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       421718                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1176619052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       651628                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1203966968                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       744470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    435295161                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       513181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    722442166                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3540654344                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95680                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        72047                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33682                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              253834                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        58796                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             58796                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95680                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        72047                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33682                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253838                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95680                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        72047                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33682                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253838                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.221781                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.317210                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.234517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.258521                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.258303                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.221781                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.317210                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.234517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.258578                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258314                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.221781                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.317210                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.234517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.258578                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258314                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        38338                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55448.588690                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50125.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52680.798460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43792.352941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55107.628940                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 39475.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53341.650787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53997.571729                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        62389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        62389                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        38338                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55448.588690                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50125.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52680.798460                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43792.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55107.628940                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 39475.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53344.322971                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53998.083636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        38338                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55448.588690                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50125.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52680.798460                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43792.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55107.628940                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 39475.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53344.322971                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53998.083636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                21774                       # number of writebacks
system.l2.writebacks::total                     21774                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21220                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        22854                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7899                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            65566                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        22854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             65570                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        22854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            65570                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       358126                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1055040281                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       577541                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1072030653                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       647506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    389665038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       437446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    643496296                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3162252887                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       226899                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       226899                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       358126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1055040281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       577541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1072030653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       647506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    389665038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       437446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    643723195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3162479786                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       358126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1055040281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       577541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1072030653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       647506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    389665038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       437446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    643723195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3162479786                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.221781                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.317210                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.234517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.258521                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.258303                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.221781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.317210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.234517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.258578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258314                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.221781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.317210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.234517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.258578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258314                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 32556.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49719.146136                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44426.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46907.790890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38088.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49330.932776                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 33649.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47529.086048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48230.071790                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 56724.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56724.750000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 32556.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49719.146136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44426.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46907.790890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38088.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49330.932776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 33649.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47531.802038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48230.589995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 32556.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49719.146136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44426.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46907.790890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38088.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49330.932776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 33649.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47531.802038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48230.589995                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996552                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015672075                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs                   1843325                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996552                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15664414                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15664414                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15664414                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15664414                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15664414                       # number of overall hits
system.cpu0.icache.overall_hits::total       15664414                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       511370                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       511370                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       511370                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       511370                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       511370                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       511370                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15664426                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15664426                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15664426                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15664426                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15664426                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15664426                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 42614.166667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42614.166667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 42614.166667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42614.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 42614.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42614.166667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       433388                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       433388                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       433388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       433388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       433388                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       433388                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39398.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 39398.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 39398.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 39398.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 39398.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 39398.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95680                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191887757                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95936                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2000.164245                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.501021                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.498979                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11623342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11623342                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17096                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17096                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19332817                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19332817                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19332817                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19332817                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359342                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359342                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359392                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359392                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359392                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359392                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11411525960                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11411525960                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2167385                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2167385                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11413693345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11413693345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11413693345                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11413693345                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11982684                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11982684                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19692209                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19692209                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19692209                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19692209                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029988                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029988                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018250                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018250                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018250                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018250                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31756.727463                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31756.727463                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 43347.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43347.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31758.340044                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31758.340044                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31758.340044                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31758.340044                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16233                       # number of writebacks
system.cpu0.dcache.writebacks::total            16233                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263662                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263662                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263712                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263712                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95680                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95680                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95680                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95680                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95680                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95680                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1905358647                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1905358647                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1905358647                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1905358647                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1905358647                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1905358647                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007985                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007985                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004859                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004859                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004859                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004859                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19913.865458                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19913.865458                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19913.865458                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19913.865458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19913.865458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19913.865458                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996940                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020205341                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056865.606855                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996940                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15124586                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15124586                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15124586                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15124586                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15124586                       # number of overall hits
system.cpu1.icache.overall_hits::total       15124586                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       836286                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       836286                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       836286                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       836286                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       836286                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       836286                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15124602                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15124602                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15124602                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15124602                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15124602                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15124602                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52267.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52267.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52267.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52267.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52267.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52267.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       671533                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       671533                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       671533                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       671533                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       671533                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       671533                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51656.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51656.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51656.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51656.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51656.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51656.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 72047                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181171624                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72303                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2505.727618                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.707940                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.292060                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901203                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098797                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10474036                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10474036                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6926016                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6926016                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21636                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21636                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16376                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16376                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17400052                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17400052                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17400052                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17400052                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154891                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154891                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154891                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154891                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154891                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5476963058                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5476963058                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5476963058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5476963058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5476963058                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5476963058                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10628927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10628927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6926016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6926016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17554943                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17554943                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17554943                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17554943                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014573                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014573                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008823                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008823                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008823                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35360.111679                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35360.111679                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35360.111679                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35360.111679                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35360.111679                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35360.111679                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12465                       # number of writebacks
system.cpu1.dcache.writebacks::total            12465                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82844                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82844                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82844                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82844                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        72047                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        72047                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        72047                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        72047                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        72047                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        72047                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1685506098                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1685506098                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1685506098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1685506098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1685506098                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1685506098                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23394.535484                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23394.535484                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23394.535484                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23394.535484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23394.535484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23394.535484                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.014911                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022591952                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208621.926566                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.014911                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025665                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740409                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16241387                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16241387                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16241387                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16241387                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16241387                       # number of overall hits
system.cpu2.icache.overall_hits::total       16241387                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       922304                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       922304                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       922304                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       922304                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       922304                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       922304                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16241406                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16241406                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16241406                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16241406                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16241406                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16241406                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48542.315789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48542.315789                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48542.315789                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48542.315789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48542.315789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48542.315789                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       798151                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       798151                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       798151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       798151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       798151                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       798151                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46950.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46950.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46950.058824                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46950.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46950.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46950.058824                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33682                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164965801                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33938                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4860.799134                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.020936                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.979064                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902426                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097574                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10575537                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10575537                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7214679                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7214679                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17455                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17455                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17428                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17428                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17790216                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17790216                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17790216                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17790216                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69485                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69485                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69485                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69485                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69485                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69485                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2141410161                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2141410161                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2141410161                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2141410161                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2141410161                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2141410161                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10645022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10645022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7214679                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7214679                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17428                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17428                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17859701                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17859701                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17859701                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17859701                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006527                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006527                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003891                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003891                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003891                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003891                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30818.308426                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30818.308426                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30818.308426                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30818.308426                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30818.308426                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30818.308426                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8329                       # number of writebacks
system.cpu2.dcache.writebacks::total             8329                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35803                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35803                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35803                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35803                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35803                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35803                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33682                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33682                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33682                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33682                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33682                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33682                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    682235056                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    682235056                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    682235056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    682235056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    682235056                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    682235056                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20255.182471                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20255.182471                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20255.182471                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20255.182471                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20255.182471                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20255.182471                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996902                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020056087                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056564.691532                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996902                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16832666                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16832666                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16832666                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16832666                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16832666                       # number of overall hits
system.cpu3.icache.overall_hits::total       16832666                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       689466                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       689466                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       689466                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       689466                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       689466                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       689466                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16832682                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16832682                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16832682                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16832682                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16832682                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16832682                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43091.625000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43091.625000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43091.625000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43091.625000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43091.625000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43091.625000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       528655                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       528655                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       528655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       528655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       528655                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       528655                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40665.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40665.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 40665.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40665.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 40665.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40665.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52375                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174166469                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52631                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3309.199312                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.226705                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.773295                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911042                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088958                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10456175                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10456175                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7206713                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7206713                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17702                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17702                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16718                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16718                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17662888                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17662888                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17662888                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17662888                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133826                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133826                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2947                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2947                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136773                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136773                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136773                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136773                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5175505167                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5175505167                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    177881966                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    177881966                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5353387133                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5353387133                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5353387133                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5353387133                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10590001                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10590001                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7209660                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7209660                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16718                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16718                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17799661                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17799661                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17799661                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17799661                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012637                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012637                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000409                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007684                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007684                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007684                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007684                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38673.390574                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38673.390574                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 60360.354937                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60360.354937                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39140.672011                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39140.672011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39140.672011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39140.672011                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       356906                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        32446                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21769                       # number of writebacks
system.cpu3.dcache.writebacks::total            21769                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81455                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81455                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2943                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2943                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84398                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84398                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84398                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84398                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52371                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52371                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52375                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52375                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52375                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52375                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1115279663                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1115279663                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       254226                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       254226                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1115533889                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1115533889                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1115533889                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1115533889                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21295.748850                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21295.748850                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 63556.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 63556.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21298.976401                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21298.976401                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21298.976401                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21298.976401                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
