
DM_final_PIO_solution.elf:     file format elf32-littlenios2
DM_final_PIO_solution.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000001b8

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x000037c4 memsz 0x000037c4 flags r-x
    LOAD off    0x000047e4 vaddr 0x000037e4 paddr 0x00005040 align 2**12
         filesz 0x0000185c memsz 0x0000185c flags rw-
    LOAD off    0x0000689c vaddr 0x0000689c paddr 0x0000689c align 2**12
         filesz 0x00000000 memsz 0x000002b4 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000198  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000034c8  000001b8  000001b8  000011b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000164  00003680  00003680  00004680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000185c  000037e4  00005040  000047e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002b4  0000689c  0000689c  0000689c  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000005b8  00000000  00000000  00006068  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000c44  00000000  00000000  00006620  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000c7f9  00000000  00000000  00007264  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002a3c  00000000  00000000  00013a5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000745c  00000000  00000000  00016499  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000c40  00000000  00000000  0001d8f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000c4c  00000000  00000000  0001e538  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001328  00000000  00000000  0001f184  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000020  00000000  00000000  000204ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000090  00000000  00000000  000204d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  000228a5  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  000228a8  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000228ab  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000228ac  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  000228ad  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  000228b1  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  000228b5  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  000228b9  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  000228c2  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  000228cb  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000b  00000000  00000000  000228d4  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000034  00000000  00000000  000228df  2**0
                  CONTENTS, READONLY
 29 .jdi          00004ecd  00000000  00000000  00022913  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     000a306d  00000000  00000000  000277e0  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
000001b8 l    d  .text	00000000 .text
00003680 l    d  .rodata	00000000 .rodata
000037e4 l    d  .rwdata	00000000 .rwdata
0000689c l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
000001f0 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 main.c
000037e4 l     O .rwdata	0000000a digit_data.1481
0000689c l     O .bss	00000001 digit3.1480
0000689d l     O .bss	00000001 digit2.1479
0000689e l     O .bss	00000001 digit1.1478
0000689f l     O .bss	00000001 playState.1473
00005010 l     O .rwdata	00000002 currentBPM.1472
000068a0 l     O .bss	00000004 currentBank.1471
00000000 l    df *ABS*	00000000 alt_load.c
00000700 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000037f0 l     O .rwdata	00001060 JTAG_UART
00004850 l     O .rwdata	0000002c Char_LCD_16x2
0000487c l     O .rwdata	0000002c IrDA
000048a8 l     O .rwdata	0000002c Expansion_JP5
000048d4 l     O .rwdata	0000002c Green_LEDs
00004900 l     O .rwdata	0000002c HEX3_HEX0
0000492c l     O .rwdata	0000002c HEX7_HEX4
00004958 l     O .rwdata	0000002c Pushbuttons
00004984 l     O .rwdata	0000002c Red_LEDs
000049b0 l     O .rwdata	0000002c Slider_Switches
000049dc l     O .rwdata	0000002c Serial_Port
00004a08 l     O .rwdata	00000034 USB
00004a3c l     O .rwdata	0000002c SD_Card
00000904 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00000b3c l     F .text	0000022c altera_avalon_jtag_uart_irq
00000d68 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
000013e4 l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_up_avalon_character_lcd.c
00000000 l    df *ABS*	00000000 altera_up_avalon_irda.c
00000000 l    df *ABS*	00000000 altera_up_avalon_parallel_port.c
00000000 l    df *ABS*	00000000 altera_up_avalon_rs232.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
000023cc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00002448 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00002528 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00002714 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00002a10 l     F .text	000000dc alt_file_locked
00002c74 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00004c10 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00003468 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
0000361c l     F .text	00000040 alt_sim_halt
0000076c g     F .text	0000006c alt_main
000068c0 g     O .bss	00000100 alt_irq
00005040 g       *ABS*	00000000 __flash_rwdata_start
0000155c g     F .text	00000034 alt_up_character_lcd_send_cmd
00002018 g     F .text	00000090 alt_up_rs232_read_fd
00000000  w      *UND*	00000000 __errno
000014e0 g     F .text	0000007c get_DDRAM_addr
00000000 g     F .entry	0000001c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
000068bc g     O .bss	00000004 errno
000068a8 g     O .bss	00000004 alt_argv
0000d010 g       *ABS*	00000000 _gp
00004a90 g     O .rwdata	00000180 alt_fd_list
00002650 g     F .text	00000094 alt_find_dev
00003220 g     F .text	000000a0 memcpy
000016f4 g     F .text	0000004c alt_up_character_lcd_write_fd
000027d8 g     F .text	00000078 alt_io_redirect
00003680 g       *ABS*	00000000 __DTOR_END__
00001cd4 g     F .text	00000090 alt_up_irda_write_fd
00001fa4 g     F .text	00000074 alt_up_rs232_read_data
00001abc g     F .text	0000003c alt_up_irda_get_used_space_in_read_FIFO
00000f80 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00001a64 g     F .text	00000058 alt_up_irda_disable_read_interrupt
000030d0 g     F .text	00000090 alt_icache_flush
00005024 g     O .rwdata	00000004 alt_max_fd
00001f0c g     F .text	00000050 alt_up_rs232_check_parity
00002850 g     F .text	000001c0 alt_irq_register
0000503c g     O .rwdata	00000004 _global_impure_ptr
00006b50 g       *ABS*	00000000 __bss_end
00002dcc g     F .text	0000010c alt_tick
0c000000 g       *ABS*	00000000 __alt_mem_Flash_flash_data
00002d34 g     F .text	00000098 alt_alarm_stop
000068b0 g     O .bss	00000004 alt_irq_active
00001af8 g     F .text	00000040 alt_up_irda_get_available_space_in_write_FIFO
000000ec g     F .exceptions	000000cc alt_irq_handler
00004a68 g     O .rwdata	00000028 alt_dev_null
000019dc g     F .text	00000034 alt_up_character_lcd_cursor_blink_on
00001da4 g     F .text	00000040 alt_up_parallel_port_open_dev
0000242c g     F .text	0000001c alt_dcache_flush_all
00005040 g       *ABS*	00000000 __ram_rwdata_end
0000501c g     O .rwdata	00000008 alt_dev_list
000037e4 g       *ABS*	00000000 __ram_rodata_end
000020a8 g     F .text	00000094 alt_up_rs232_write_fd
00000000 g       *ABS*	00000000 __alt_mem_SDRAM
00006b50 g       *ABS*	00000000 end
00001b38 g     F .text	00000050 alt_up_irda_check_parity
00000a84 g     F .text	000000b8 altera_avalon_jtag_uart_init
0000367c g       *ABS*	00000000 __CTOR_LIST__
08000000 g       *ABS*	00000000 __alt_stack_pointer
00001458 g     F .text	00000088 alt_avalon_timer_sc_init
000011a4 g     F .text	00000240 altera_avalon_jtag_uart_write
00001604 g     F .text	00000078 alt_up_character_lcd_write
0000346c g     F .text	000001b0 __call_exitprocs
000001b8 g     F .text	0000003c _start
000068b4 g     O .bss	00000004 _alt_tick_rate
000068b8 g     O .bss	00000004 _alt_nticks
0000080c g     F .text	000000f8 alt_sys_init
00001868 g     F .text	000000b0 alt_up_character_lcd_shift_display
00003334 g     F .text	00000134 __register_exitproc
00001ecc g     F .text	00000040 alt_up_rs232_get_available_space_in_write_FIFO
00001918 g     F .text	00000090 alt_up_character_lcd_erase_pos
00000e18 g     F .text	00000074 altera_avalon_jtag_uart_close
000037e4 g       *ABS*	00000000 __ram_rwdata_start
00003680 g       *ABS*	00000000 __ram_rodata_start
0000093c g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00003018 g     F .text	000000b8 alt_get_fd
000031ac g     F .text	00000074 memcmp
000009ec g     F .text	00000048 altera_avalon_jtag_uart_close_fd
00006b50 g       *ABS*	00000000 __alt_stack_base
00000a34 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
00001a10 g     F .text	00000054 alt_up_irda_enable_read_interrupt
000001f4 g     F .text	00000054 init
00001e38 g     F .text	00000058 alt_up_rs232_disable_read_interrupt
00002ef8 g     F .text	00000120 alt_find_file
00002474 g     F .text	000000b4 alt_dev_llist_insert
0000689c g       *ABS*	00000000 __bss_start
00000248 g     F .text	00000438 main
000068ac g     O .bss	00000004 alt_envp
00000994 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
000017b8 g     F .text	000000b0 alt_up_character_lcd_shift_cursor
000069c0 g     O .bss	00000190 _atexit0
00005028 g     O .rwdata	00000004 alt_errno
00001b88 g     F .text	00000048 alt_up_irda_write_data
000015c4 g     F .text	00000040 alt_up_character_lcd_open_dev
00003680 g       *ABS*	00000000 __CTOR_END__
00001590 g     F .text	00000034 alt_up_character_lcd_init
00003680 g       *ABS*	00000000 __flash_rodata_start
00003680 g       *ABS*	00000000 __DTOR_LIST__
0000213c g     F .text	00000040 alt_up_rs232_open_dev
000007d8 g     F .text	00000034 alt_irq_init
00002cd4 g     F .text	00000060 alt_release_fd
000019a8 g     F .text	00000034 alt_up_character_lcd_cursor_off
00003160 g     F .text	00000014 atexit
00005038 g     O .rwdata	00000004 _impure_ptr
000068a4 g     O .bss	00000004 alt_argc
000025ec g     F .text	00000064 _do_dtors
00000020 g       .exceptions	00000000 alt_irq_entry
00005014 g     O .rwdata	00000008 alt_fs_list
00001de4 g     F .text	00000054 alt_up_rs232_enable_read_interrupt
00001f5c g     F .text	00000048 alt_up_rs232_write_data
00000020 g       *ABS*	00000000 __ram_exceptions_start
00005040 g       *ABS*	00000000 _edata
00006b50 g       *ABS*	00000000 _end
000001b8 g       *ABS*	00000000 __ram_exceptions_end
00000e8c g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
00002ed8 g     F .text	00000020 altera_nios2_qsys_irq_init
00003174 g     F .text	00000038 exit
00001bd0 g     F .text	00000074 alt_up_irda_read_data
08000000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
0000167c g     F .text	00000078 alt_up_character_lcd_string
00001d64 g     F .text	00000040 alt_up_irda_open_dev
0000365c g     F .text	00000020 _exit
0000217c g     F .text	00000154 alt_alarm_start
000032c0 g     F .text	00000074 strlen
00002aec g     F .text	00000188 open
000026e4 g     F .text	00000030 alt_icache_flush_all
00001740 g     F .text	00000078 alt_up_character_lcd_set_cursor_pos
0000502c g     O .rwdata	00000004 alt_priority_mask
00001c44 g     F .text	00000090 alt_up_irda_read_fd
00005030 g     O .rwdata	00000008 alt_alarm_list
00002588 g     F .text	00000064 _do_ctors
00001e90 g     F .text	0000003c alt_up_rs232_get_used_space_in_read_FIFO
000022d0 g     F .text	000000fc close
00000680 g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08406e14 	ori	at,at,440
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  44:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  fc:	0005313a 	rdctl	r2,ipending
 100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 10c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 110:	00800044 	movi	r2,1
 114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 118:	e0ffff17 	ldw	r3,-4(fp)
 11c:	e0bffe17 	ldw	r2,-8(fp)
 120:	1884703a 	and	r2,r3,r2
 124:	1005003a 	cmpeq	r2,r2,zero
 128:	1000171e 	bne	r2,zero,188 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 12c:	e0bffd17 	ldw	r2,-12(fp)
 130:	00c00034 	movhi	r3,0
 134:	18da3004 	addi	r3,r3,26816
 138:	100490fa 	slli	r2,r2,3
 13c:	10c5883a 	add	r2,r2,r3
 140:	11800017 	ldw	r6,0(r2)
 144:	e0bffd17 	ldw	r2,-12(fp)
 148:	00c00034 	movhi	r3,0
 14c:	18da3004 	addi	r3,r3,26816
 150:	100490fa 	slli	r2,r2,3
 154:	10c5883a 	add	r2,r2,r3
 158:	10800104 	addi	r2,r2,4
 15c:	11000017 	ldw	r4,0(r2)
 160:	e17ffd17 	ldw	r5,-12(fp)
 164:	303ee83a 	callr	r6
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 168:	0005313a 	rdctl	r2,ipending
 16c:	e0bffb15 	stw	r2,-20(fp)

  return active;
 170:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 174:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 178:	e0bfff17 	ldw	r2,-4(fp)
 17c:	1004c03a 	cmpne	r2,r2,zero
 180:	103fe21e 	bne	r2,zero,10c <alt_irq_handler+0x20>
 184:	00000706 	br	1a4 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 188:	e0bffe17 	ldw	r2,-8(fp)
 18c:	1085883a 	add	r2,r2,r2
 190:	e0bffe15 	stw	r2,-8(fp)
      i++;
 194:	e0bffd17 	ldw	r2,-12(fp)
 198:	10800044 	addi	r2,r2,1
 19c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a0:	003fdd06 	br	118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a4:	e037883a 	mov	sp,fp
 1a8:	dfc00117 	ldw	ra,4(sp)
 1ac:	df000017 	ldw	fp,0(sp)
 1b0:	dec00204 	addi	sp,sp,8
 1b4:	f800283a 	ret

Disassembly of section .text:

000001b8 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     1b8:	06c20034 	movhi	sp,2048
    ori sp, sp, %lo(__alt_stack_pointer)
     1bc:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     1c0:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     1c4:	d6b40414 	ori	gp,gp,53264
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     1c8:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     1cc:	109a2714 	ori	r2,r2,26780

    movhi r3, %hi(__bss_end)
     1d0:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     1d4:	18dad414 	ori	r3,r3,27472

    beq r2, r3, 1f
     1d8:	10c00326 	beq	r2,r3,1e8 <_start+0x30>

0:
    stw zero, (r2)
     1dc:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1e0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1e4:	10fffd36 	bltu	r2,r3,1dc <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1e8:	00006800 	call	680 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1ec:	000076c0 	call	76c <alt_main>

000001f0 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1f0:	003fff06 	br	1f0 <alt_after_alt_main>

000001f4 <init>:


void init(
    alt_up_parallel_port_dev *PIO0,
    alt_up_parallel_port_dev *PIO1,
    alt_up_parallel_port_dev *PIO2) {
     1f4:	defffc04 	addi	sp,sp,-16
     1f8:	df000315 	stw	fp,12(sp)
     1fc:	df000304 	addi	fp,sp,12
     200:	e13ffd15 	stw	r4,-12(fp)
     204:	e17ffe15 	stw	r5,-8(fp)
     208:	e1bfff15 	stw	r6,-4(fp)

        alt_up_parallel_port_write_data(PIO0, 0x0000);
     20c:	e0bffd17 	ldw	r2,-12(fp)
     210:	10800a17 	ldw	r2,40(r2)
     214:	10000035 	stwio	zero,0(r2)
        alt_up_parallel_port_write_data(PIO0, 0x78);
     218:	e0bffd17 	ldw	r2,-12(fp)
     21c:	10800a17 	ldw	r2,40(r2)
     220:	1007883a 	mov	r3,r2
     224:	00801e04 	movi	r2,120
     228:	18800035 	stwio	r2,0(r3)
        alt_up_parallel_port_write_data(PIO0, 0x00);
     22c:	e0bffd17 	ldw	r2,-12(fp)
     230:	10800a17 	ldw	r2,40(r2)
     234:	10000035 	stwio	zero,0(r2)
}
     238:	e037883a 	mov	sp,fp
     23c:	df000017 	ldw	fp,0(sp)
     240:	dec00104 	addi	sp,sp,4
     244:	f800283a 	ret

00000248 <main>:


int main(void) {
     248:	deffee04 	addi	sp,sp,-72
     24c:	dfc01115 	stw	ra,68(sp)
     250:	df001015 	stw	fp,64(sp)
     254:	df001004 	addi	fp,sp,64
    alt_up_parallel_port_dev *greenLEDs, *redLEDs, *hex3to0, *hex7to4, *PIO0, *PIO1, *PIO2;

    static int currentBank = 0;
    static alt_u16 currentBPM = 120;
    static alt_u8 playState = 0; // Data which indicates if the maschine is generating an output signal
    alt_u8 keys = 0; // Data that contains the current loops pushbutton setting
     258:	e03ff405 	stb	zero,-48(fp)
    alt_u32 switches = 0; // Data that contains the current loops switch setting
     25c:	e03ff315 	stw	zero,-52(fp)
    alt_u32 pattern[4] = {0}; // Data which contains all Patterns, created from switches
     260:	e03ffc15 	stw	zero,-16(fp)
     264:	e03ffd15 	stw	zero,-12(fp)
     268:	e03ffe15 	stw	zero,-8(fp)
     26c:	e03fff15 	stw	zero,-4(fp)
    alt_u32 BPMData = 0; // Data that will be written to HEX3to0
     270:	e03ff215 	stw	zero,-56(fp)
    static unsigned char digit1 = 0, digit2 = 0, digit3 = 0; // Variables for computing Digit by Digit of the BPM Value
    static unsigned char digit_data[10] = {191, 134, 219, 207, 230, 237, 253, 135, 255, 239}; // Bit-Data for 7-Segment Digits

    // Initialization of HAL Ports
    greenLEDs = alt_up_parallel_port_open_dev(GREEN_LEDS_NAME);
     274:	01000034 	movhi	r4,0
     278:	210da004 	addi	r4,r4,13952
     27c:	0001da40 	call	1da4 <alt_up_parallel_port_open_dev>
     280:	e0bffb15 	stw	r2,-20(fp)
    redLEDs = alt_up_parallel_port_open_dev(RED_LEDS_NAME);
     284:	01000034 	movhi	r4,0
     288:	210da404 	addi	r4,r4,13968
     28c:	0001da40 	call	1da4 <alt_up_parallel_port_open_dev>
     290:	e0bffa15 	stw	r2,-24(fp)
    hex3to0 = alt_up_parallel_port_open_dev(HEX3_HEX0_NAME);
     294:	01000034 	movhi	r4,0
     298:	210da804 	addi	r4,r4,13984
     29c:	0001da40 	call	1da4 <alt_up_parallel_port_open_dev>
     2a0:	e0bff915 	stw	r2,-28(fp)
    hex7to4 = alt_up_parallel_port_open_dev(HEX7_HEX4_NAME);
     2a4:	01000034 	movhi	r4,0
     2a8:	210dac04 	addi	r4,r4,14000
     2ac:	0001da40 	call	1da4 <alt_up_parallel_port_open_dev>
     2b0:	e0bff815 	stw	r2,-32(fp)
    PIO0 = alt_up_parallel_port_open_dev(PIO_0_NAME);
     2b4:	01000034 	movhi	r4,0
     2b8:	210db004 	addi	r4,r4,14016
     2bc:	0001da40 	call	1da4 <alt_up_parallel_port_open_dev>
     2c0:	e0bff715 	stw	r2,-36(fp)
    PIO1 = alt_up_parallel_port_open_dev(PIO_1_NAME);
     2c4:	01000034 	movhi	r4,0
     2c8:	210db304 	addi	r4,r4,14028
     2cc:	0001da40 	call	1da4 <alt_up_parallel_port_open_dev>
     2d0:	e0bff615 	stw	r2,-40(fp)
    PIO2 = alt_up_parallel_port_open_dev(PIO_2_NAME);
     2d4:	01000034 	movhi	r4,0
     2d8:	210db604 	addi	r4,r4,14040
     2dc:	0001da40 	call	1da4 <alt_up_parallel_port_open_dev>
     2e0:	e0bff515 	stw	r2,-44(fp)
    //Initiating functions
    init(PIO0, PIO1, PIO2);
     2e4:	e13ff717 	ldw	r4,-36(fp)
     2e8:	e17ff617 	ldw	r5,-40(fp)
     2ec:	e1bff517 	ldw	r6,-44(fp)
     2f0:	00001f40 	call	1f4 <init>
    // MAIN LOOP //
    ///////////////

    while(1){
        //Grab Inputs
    	keys = IORD_ALT_UP_PARALLEL_PORT_DATA(PUSHBUTTONS_BASE);
     2f4:	00840034 	movhi	r2,4096
     2f8:	10801404 	addi	r2,r2,80
     2fc:	10800037 	ldwio	r2,0(r2)
     300:	e0bff405 	stb	r2,-48(fp)
        switches = IORD_ALT_UP_PARALLEL_PORT_DATA(SLIDER_SWITCHES_BASE);
     304:	00840034 	movhi	r2,4096
     308:	10801004 	addi	r2,r2,64
     30c:	10800037 	ldwio	r2,0(r2)
     310:	e0bff315 	stw	r2,-52(fp)

        //Play/Pause Button
        if(keys & (1<<1)){ // ^ => XOR
     314:	e0bff403 	ldbu	r2,-48(fp)
     318:	1080008c 	andi	r2,r2,2
     31c:	1005003a 	cmpeq	r2,r2,zero
     320:	1000111e 	bne	r2,zero,368 <main+0x120>
            if(playState != 0) playState = 0;
     324:	d0a623c3 	ldbu	r2,-26481(gp)
     328:	10803fcc 	andi	r2,r2,255
     32c:	1005003a 	cmpeq	r2,r2,zero
     330:	1000021e 	bne	r2,zero,33c <main+0xf4>
     334:	d02623c5 	stb	zero,-26481(gp)
     338:	00000706 	br	358 <main+0x110>
            else playState = 255;
     33c:	00bfffc4 	movi	r2,-1
     340:	d0a623c5 	stb	r2,-26481(gp)
            while(keys & (1<<1)){keys = IORD_ALT_UP_PARALLEL_PORT_DATA(PUSHBUTTONS_BASE);}
     344:	00000406 	br	358 <main+0x110>
     348:	00840034 	movhi	r2,4096
     34c:	10801404 	addi	r2,r2,80
     350:	10800037 	ldwio	r2,0(r2)
     354:	e0bff405 	stb	r2,-48(fp)
     358:	e0bff403 	ldbu	r2,-48(fp)
     35c:	1080008c 	andi	r2,r2,2
     360:	1004c03a 	cmpne	r2,r2,zero
     364:	103ff81e 	bne	r2,zero,348 <main+0x100>
        }

        //BPM Up/Down
        if (keys & (1<<2)){
     368:	e0bff403 	ldbu	r2,-48(fp)
     36c:	1080010c 	andi	r2,r2,4
     370:	1005003a 	cmpeq	r2,r2,zero
     374:	1000211e 	bne	r2,zero,3fc <main+0x1b4>
            if(switches & (1<<0)){
     378:	e0bff317 	ldw	r2,-52(fp)
     37c:	1080004c 	andi	r2,r2,1
     380:	10803fcc 	andi	r2,r2,255
     384:	1005003a 	cmpeq	r2,r2,zero
     388:	1000041e 	bne	r2,zero,39c <main+0x154>
                currentBPM = currentBPM + STEP_BPM;
     38c:	d0a0000b 	ldhu	r2,-32768(gp)
     390:	10800284 	addi	r2,r2,10
     394:	d0a0000d 	sth	r2,-32768(gp)
     398:	00000306 	br	3a8 <main+0x160>
            }
            else{
                currentBPM = currentBPM - STEP_BPM;
     39c:	d0a0000b 	ldhu	r2,-32768(gp)
     3a0:	10bffd84 	addi	r2,r2,-10
     3a4:	d0a0000d 	sth	r2,-32768(gp)
            }

            if(currentBPM >= (MAX_BPM + STEP_BPM)) currentBPM = MAX_BPM;
     3a8:	d0a0000b 	ldhu	r2,-32768(gp)
     3ac:	10bfffcc 	andi	r2,r2,65535
     3b0:	10803eb0 	cmpltui	r2,r2,250
     3b4:	1000021e 	bne	r2,zero,3c0 <main+0x178>
     3b8:	00803c04 	movi	r2,240
     3bc:	d0a0000d 	sth	r2,-32768(gp)
            if(currentBPM <= (MIN_BPM - STEP_BPM))  currentBPM = MIN_BPM;
     3c0:	d0a0000b 	ldhu	r2,-32768(gp)
     3c4:	10bfffcc 	andi	r2,r2,65535
     3c8:	10800ce8 	cmpgeui	r2,r2,51
     3cc:	1000071e 	bne	r2,zero,3ec <main+0x1a4>
     3d0:	00800f04 	movi	r2,60
     3d4:	d0a0000d 	sth	r2,-32768(gp)
            while(keys & (1<<2)){keys = IORD_ALT_UP_PARALLEL_PORT_DATA(PUSHBUTTONS_BASE);}
     3d8:	00000406 	br	3ec <main+0x1a4>
     3dc:	00840034 	movhi	r2,4096
     3e0:	10801404 	addi	r2,r2,80
     3e4:	10800037 	ldwio	r2,0(r2)
     3e8:	e0bff405 	stb	r2,-48(fp)
     3ec:	e0bff403 	ldbu	r2,-48(fp)
     3f0:	1080010c 	andi	r2,r2,4
     3f4:	1004c03a 	cmpne	r2,r2,zero
     3f8:	103ff81e 	bne	r2,zero,3dc <main+0x194>
        }

        //Process Bank Change and save pattern
        if(keys & (1<<3)){
     3fc:	e0bff403 	ldbu	r2,-48(fp)
     400:	1080020c 	andi	r2,r2,8
     404:	1005003a 	cmpeq	r2,r2,zero
     408:	1000181e 	bne	r2,zero,46c <main+0x224>
            pattern[currentBank] = switches;
     40c:	d0a62417 	ldw	r2,-26480(gp)
     410:	1085883a 	add	r2,r2,r2
     414:	1085883a 	add	r2,r2,r2
     418:	e0fff004 	addi	r3,fp,-64
     41c:	10c5883a 	add	r2,r2,r3
     420:	10c00c04 	addi	r3,r2,48
     424:	e0bff317 	ldw	r2,-52(fp)
     428:	18800015 	stw	r2,0(r3)
            currentBank++;
     42c:	d0a62417 	ldw	r2,-26480(gp)
     430:	10800044 	addi	r2,r2,1
     434:	d0a62415 	stw	r2,-26480(gp)
            if (currentBank > 3) currentBank = 0;
     438:	d0a62417 	ldw	r2,-26480(gp)
     43c:	10800110 	cmplti	r2,r2,4
     440:	1000061e 	bne	r2,zero,45c <main+0x214>
     444:	d0262415 	stw	zero,-26480(gp)
            while(keys & (1<<3)){keys = IORD_ALT_UP_PARALLEL_PORT_DATA(PUSHBUTTONS_BASE);}
     448:	00000406 	br	45c <main+0x214>
     44c:	00840034 	movhi	r2,4096
     450:	10801404 	addi	r2,r2,80
     454:	10800037 	ldwio	r2,0(r2)
     458:	e0bff405 	stb	r2,-48(fp)
     45c:	e0bff403 	ldbu	r2,-48(fp)
     460:	1080020c 	andi	r2,r2,8
     464:	1004c03a 	cmpne	r2,r2,zero
     468:	103ff81e 	bne	r2,zero,44c <main+0x204>

        /////////////////////////
        //    Output to RAM    //
        /////////////////////////

        int i = 0;
     46c:	e03ff115 	stw	zero,-60(fp)
        for(i = 0; i<=3; i++){
     470:	e03ff115 	stw	zero,-60(fp)
     474:	00001206 	br	4c0 <main+0x278>
            IOWR_ALT_UP_PARALLEL_PORT_DATA(SRAM_BASE + OFFSET_PATTERN + (i*16), pattern[i]);
     478:	e0bff117 	ldw	r2,-60(fp)
     47c:	1006913a 	slli	r3,r2,4
     480:	00820034 	movhi	r2,2048
     484:	1885883a 	add	r2,r3,r2
     488:	1009883a 	mov	r4,r2
     48c:	e0bff117 	ldw	r2,-60(fp)
     490:	1085883a 	add	r2,r2,r2
     494:	1085883a 	add	r2,r2,r2
     498:	e0fff004 	addi	r3,fp,-64
     49c:	10c5883a 	add	r2,r2,r3
     4a0:	10800c04 	addi	r2,r2,48
     4a4:	10800017 	ldw	r2,0(r2)
     4a8:	1007883a 	mov	r3,r2
     4ac:	2005883a 	mov	r2,r4
     4b0:	10c00035 	stwio	r3,0(r2)
        /////////////////////////
        //    Output to RAM    //
        /////////////////////////

        int i = 0;
        for(i = 0; i<=3; i++){
     4b4:	e0bff117 	ldw	r2,-60(fp)
     4b8:	10800044 	addi	r2,r2,1
     4bc:	e0bff115 	stw	r2,-60(fp)
     4c0:	e0bff117 	ldw	r2,-60(fp)
     4c4:	10800110 	cmplti	r2,r2,4
     4c8:	103feb1e 	bne	r2,zero,478 <main+0x230>
            IOWR_ALT_UP_PARALLEL_PORT_DATA(SRAM_BASE + OFFSET_PATTERN + (i*16), pattern[i]);
        }
        IOWR_ALT_UP_PARALLEL_PORT_DATA(SRAM_BASE + OFFSET_BPM, currentBPM);
     4cc:	d0a0000b 	ldhu	r2,-32768(gp)
     4d0:	10ffffcc 	andi	r3,r2,65535
     4d4:	00820034 	movhi	r2,2048
     4d8:	10801004 	addi	r2,r2,64
     4dc:	10c00035 	stwio	r3,0(r2)
        IOWR_ALT_UP_PARALLEL_PORT_DATA(SRAM_BASE + OFFSET_PLAYPAUSE, playState);
     4e0:	d0a623c3 	ldbu	r2,-26481(gp)
     4e4:	10c03fcc 	andi	r3,r2,255
     4e8:	00820034 	movhi	r2,2048
     4ec:	10801404 	addi	r2,r2,80
     4f0:	10c00035 	stwio	r3,0(r2)

        //Output pattern 1 to PIO
        alt_u16 test = pattern[0]>>2;
     4f4:	e0bffc17 	ldw	r2,-16(fp)
     4f8:	1004d0ba 	srli	r2,r2,2
     4fc:	e0bff00d 	sth	r2,-64(fp)
        IOWR_ALT_UP_PARALLEL_PORT_DATA(PIO_0_BASE, test);
     500:	e0fff00b 	ldhu	r3,-64(fp)
     504:	00840034 	movhi	r2,4096
     508:	10804804 	addi	r2,r2,288
     50c:	10c00035 	stwio	r3,0(r2)
        IOWR_ALT_UP_PARALLEL_PORT_DATA(PIO_1_BASE, currentBPM);
     510:	d0a0000b 	ldhu	r2,-32768(gp)
     514:	10ffffcc 	andi	r3,r2,65535
     518:	00840034 	movhi	r2,4096
     51c:	10804c04 	addi	r2,r2,304
     520:	10c00035 	stwio	r3,0(r2)
        IOWR_ALT_UP_PARALLEL_PORT_DATA(PIO_2_BASE, playState);
     524:	d0a623c3 	ldbu	r2,-26481(gp)
     528:	10c03fcc 	andi	r3,r2,255
     52c:	00840034 	movhi	r2,4096
     530:	10805004 	addi	r2,r2,320
     534:	10c00035 	stwio	r3,0(r2)


        //Output to red LEDs
        IOWR_ALT_UP_PARALLEL_PORT_DATA(RED_LEDS_BASE, pattern[currentBank]);
     538:	d0a62417 	ldw	r2,-26480(gp)
     53c:	1085883a 	add	r2,r2,r2
     540:	1085883a 	add	r2,r2,r2
     544:	e0fff004 	addi	r3,fp,-64
     548:	10c5883a 	add	r2,r2,r3
     54c:	10800c04 	addi	r2,r2,48
     550:	10800017 	ldw	r2,0(r2)
     554:	1007883a 	mov	r3,r2
     558:	00840034 	movhi	r2,4096
     55c:	10c00035 	stwio	r3,0(r2)


        //Output to green LEDs
        IOWR_ALT_UP_PARALLEL_PORT_DATA(GREEN_LEDS_BASE, playState);
     560:	d0a623c3 	ldbu	r2,-26481(gp)
     564:	10c03fcc 	andi	r3,r2,255
     568:	00840034 	movhi	r2,4096
     56c:	10800404 	addi	r2,r2,16
     570:	10c00035 	stwio	r3,0(r2)

        //Output to 7Segment Display
        digit1 = currentBPM / 100;
     574:	d0a0000b 	ldhu	r2,-32768(gp)
     578:	10ffffcc 	andi	r3,r2,65535
     57c:	00801904 	movi	r2,100
     580:	1885203a 	divu	r2,r3,r2
     584:	d0a62385 	stb	r2,-26482(gp)
        digit2 = (currentBPM % 100) / 10;
     588:	d0a0000b 	ldhu	r2,-32768(gp)
     58c:	10ffffcc 	andi	r3,r2,65535
     590:	00801904 	movi	r2,100
     594:	1885203a 	divu	r2,r3,r2
     598:	10801924 	muli	r2,r2,100
     59c:	1885c83a 	sub	r2,r3,r2
     5a0:	10ffffcc 	andi	r3,r2,65535
     5a4:	00800284 	movi	r2,10
     5a8:	1885203a 	divu	r2,r3,r2
     5ac:	d0a62345 	stb	r2,-26483(gp)
        digit3 = ((currentBPM % 100) % 10);
     5b0:	d0a0000b 	ldhu	r2,-32768(gp)
     5b4:	10ffffcc 	andi	r3,r2,65535
     5b8:	00801904 	movi	r2,100
     5bc:	1885203a 	divu	r2,r3,r2
     5c0:	10801924 	muli	r2,r2,100
     5c4:	1885c83a 	sub	r2,r3,r2
     5c8:	10ffffcc 	andi	r3,r2,65535
     5cc:	00800284 	movi	r2,10
     5d0:	1885203a 	divu	r2,r3,r2
     5d4:	108002a4 	muli	r2,r2,10
     5d8:	1885c83a 	sub	r2,r3,r2
     5dc:	d0a62305 	stb	r2,-26484(gp)

        BPMData = (digit_data[digit1]<<16) + (digit_data[digit2]<<8) + (digit_data[digit3]<<0);
     5e0:	d0a62383 	ldbu	r2,-26482(gp)
     5e4:	10c03fcc 	andi	r3,r2,255
     5e8:	00800034 	movhi	r2,0
     5ec:	108df904 	addi	r2,r2,14308
     5f0:	10c5883a 	add	r2,r2,r3
     5f4:	10800003 	ldbu	r2,0(r2)
     5f8:	10803fcc 	andi	r2,r2,255
     5fc:	1008943a 	slli	r4,r2,16
     600:	d0a62343 	ldbu	r2,-26483(gp)
     604:	10c03fcc 	andi	r3,r2,255
     608:	00800034 	movhi	r2,0
     60c:	108df904 	addi	r2,r2,14308
     610:	10c5883a 	add	r2,r2,r3
     614:	10800003 	ldbu	r2,0(r2)
     618:	10803fcc 	andi	r2,r2,255
     61c:	1004923a 	slli	r2,r2,8
     620:	2089883a 	add	r4,r4,r2
     624:	d0a62303 	ldbu	r2,-26484(gp)
     628:	10c03fcc 	andi	r3,r2,255
     62c:	00800034 	movhi	r2,0
     630:	108df904 	addi	r2,r2,14308
     634:	10c5883a 	add	r2,r2,r3
     638:	10800003 	ldbu	r2,0(r2)
     63c:	10803fcc 	andi	r2,r2,255
     640:	2085883a 	add	r2,r4,r2
     644:	e0bff215 	stw	r2,-56(fp)
        IOWR_ALT_UP_PARALLEL_PORT_DATA(HEX3_HEX0_BASE,BPMData);
     648:	e0fff217 	ldw	r3,-56(fp)
     64c:	00840034 	movhi	r2,4096
     650:	10800804 	addi	r2,r2,32
     654:	10c00035 	stwio	r3,0(r2)

        IOWR_ALT_UP_PARALLEL_PORT_DATA(HEX7_HEX4_BASE,digit_data[currentBank]<<0);
     658:	d0e62417 	ldw	r3,-26480(gp)
     65c:	00800034 	movhi	r2,0
     660:	108df904 	addi	r2,r2,14308
     664:	10c5883a 	add	r2,r2,r3
     668:	10800003 	ldbu	r2,0(r2)
     66c:	10c03fcc 	andi	r3,r2,255
     670:	00840034 	movhi	r2,4096
     674:	10800c04 	addi	r2,r2,48
     678:	10c00035 	stwio	r3,0(r2)
    }
     67c:	003f1d06 	br	2f4 <main+0xac>

00000680 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
     680:	defffe04 	addi	sp,sp,-8
     684:	dfc00115 	stw	ra,4(sp)
     688:	df000015 	stw	fp,0(sp)
     68c:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
     690:	01000034 	movhi	r4,0
     694:	21141004 	addi	r4,r4,20544
     698:	01400034 	movhi	r5,0
     69c:	294df904 	addi	r5,r5,14308
     6a0:	01800034 	movhi	r6,0
     6a4:	31941004 	addi	r6,r6,20544
     6a8:	00007000 	call	700 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
     6ac:	01000034 	movhi	r4,0
     6b0:	21000804 	addi	r4,r4,32
     6b4:	01400034 	movhi	r5,0
     6b8:	29400804 	addi	r5,r5,32
     6bc:	01800034 	movhi	r6,0
     6c0:	31806e04 	addi	r6,r6,440
     6c4:	00007000 	call	700 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
     6c8:	01000034 	movhi	r4,0
     6cc:	210da004 	addi	r4,r4,13952
     6d0:	01400034 	movhi	r5,0
     6d4:	294da004 	addi	r5,r5,13952
     6d8:	01800034 	movhi	r6,0
     6dc:	318df904 	addi	r6,r6,14308
     6e0:	00007000 	call	700 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     6e4:	000242c0 	call	242c <alt_dcache_flush_all>
  alt_icache_flush_all();
     6e8:	00026e40 	call	26e4 <alt_icache_flush_all>
}
     6ec:	e037883a 	mov	sp,fp
     6f0:	dfc00117 	ldw	ra,4(sp)
     6f4:	df000017 	ldw	fp,0(sp)
     6f8:	dec00204 	addi	sp,sp,8
     6fc:	f800283a 	ret

00000700 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
     700:	defffc04 	addi	sp,sp,-16
     704:	df000315 	stw	fp,12(sp)
     708:	df000304 	addi	fp,sp,12
     70c:	e13ffd15 	stw	r4,-12(fp)
     710:	e17ffe15 	stw	r5,-8(fp)
     714:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
     718:	e0fffe17 	ldw	r3,-8(fp)
     71c:	e0bffd17 	ldw	r2,-12(fp)
     720:	18800e26 	beq	r3,r2,75c <alt_load_section+0x5c>
  {
    while( to != end )
     724:	00000a06 	br	750 <alt_load_section+0x50>
    {
      *to++ = *from++;
     728:	e0bffd17 	ldw	r2,-12(fp)
     72c:	10c00017 	ldw	r3,0(r2)
     730:	e0bffe17 	ldw	r2,-8(fp)
     734:	10c00015 	stw	r3,0(r2)
     738:	e0bffe17 	ldw	r2,-8(fp)
     73c:	10800104 	addi	r2,r2,4
     740:	e0bffe15 	stw	r2,-8(fp)
     744:	e0bffd17 	ldw	r2,-12(fp)
     748:	10800104 	addi	r2,r2,4
     74c:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     750:	e0fffe17 	ldw	r3,-8(fp)
     754:	e0bfff17 	ldw	r2,-4(fp)
     758:	18bff31e 	bne	r3,r2,728 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
     75c:	e037883a 	mov	sp,fp
     760:	df000017 	ldw	fp,0(sp)
     764:	dec00104 	addi	sp,sp,4
     768:	f800283a 	ret

0000076c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     76c:	defffd04 	addi	sp,sp,-12
     770:	dfc00215 	stw	ra,8(sp)
     774:	df000115 	stw	fp,4(sp)
     778:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     77c:	0009883a 	mov	r4,zero
     780:	00007d80 	call	7d8 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     784:	000080c0 	call	80c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     788:	01000034 	movhi	r4,0
     78c:	210db904 	addi	r4,r4,14052
     790:	01400034 	movhi	r5,0
     794:	294db904 	addi	r5,r5,14052
     798:	01800034 	movhi	r6,0
     79c:	318db904 	addi	r6,r6,14052
     7a0:	00027d80 	call	27d8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
     7a4:	00025880 	call	2588 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
     7a8:	01000034 	movhi	r4,0
     7ac:	21097b04 	addi	r4,r4,9708
     7b0:	00031600 	call	3160 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     7b4:	d1262517 	ldw	r4,-26476(gp)
     7b8:	d1662617 	ldw	r5,-26472(gp)
     7bc:	d1a62717 	ldw	r6,-26468(gp)
     7c0:	00002480 	call	248 <main>
     7c4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
     7c8:	01000044 	movi	r4,1
     7cc:	00022d00 	call	22d0 <close>
  exit (result);
     7d0:	e13fff17 	ldw	r4,-4(fp)
     7d4:	00031740 	call	3174 <exit>

000007d8 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     7d8:	defffd04 	addi	sp,sp,-12
     7dc:	dfc00215 	stw	ra,8(sp)
     7e0:	df000115 	stw	fp,4(sp)
     7e4:	df000104 	addi	fp,sp,4
     7e8:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, CPU);
     7ec:	0002ed80 	call	2ed8 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     7f0:	00800044 	movi	r2,1
     7f4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     7f8:	e037883a 	mov	sp,fp
     7fc:	dfc00117 	ldw	ra,4(sp)
     800:	df000017 	ldw	fp,0(sp)
     804:	dec00204 	addi	sp,sp,8
     808:	f800283a 	ret

0000080c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     80c:	defffe04 	addi	sp,sp,-8
     810:	dfc00115 	stw	ra,4(sp)
     814:	df000015 	stw	fp,0(sp)
     818:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( INTERVAL_TIMER, Interval_Timer);
     81c:	01040034 	movhi	r4,4096
     820:	21080004 	addi	r4,r4,8192
     824:	000b883a 	mov	r5,zero
     828:	000d883a 	mov	r6,zero
     82c:	01c00204 	movi	r7,8
     830:	00014580 	call	1458 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, JTAG_UART);
     834:	01000034 	movhi	r4,0
     838:	210e0604 	addi	r4,r4,14360
     83c:	000b883a 	mov	r5,zero
     840:	01800204 	movi	r6,8
     844:	0000a840 	call	a84 <altera_avalon_jtag_uart_init>
     848:	01000034 	movhi	r4,0
     84c:	210dfc04 	addi	r4,r4,14320
     850:	00009040 	call	904 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    ALTERA_UP_AVALON_CHARACTER_LCD_INIT ( CHAR_LCD_16X2, Char_LCD_16x2);
     854:	01000034 	movhi	r4,0
     858:	21121404 	addi	r4,r4,18512
     85c:	00015900 	call	1590 <alt_up_character_lcd_init>
     860:	01000034 	movhi	r4,0
     864:	21121404 	addi	r4,r4,18512
     868:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_AVALON_IRDA_INIT ( IRDA, IrDA);
     86c:	01000034 	movhi	r4,0
     870:	21121f04 	addi	r4,r4,18556
     874:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( EXPANSION_JP5, Expansion_JP5);
     878:	01000034 	movhi	r4,0
     87c:	21122a04 	addi	r4,r4,18600
     880:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( GREEN_LEDS, Green_LEDs);
     884:	01000034 	movhi	r4,0
     888:	21123504 	addi	r4,r4,18644
     88c:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( HEX3_HEX0, HEX3_HEX0);
     890:	01000034 	movhi	r4,0
     894:	21124004 	addi	r4,r4,18688
     898:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( HEX7_HEX4, HEX7_HEX4);
     89c:	01000034 	movhi	r4,0
     8a0:	21124b04 	addi	r4,r4,18732
     8a4:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PUSHBUTTONS, Pushbuttons);
     8a8:	01000034 	movhi	r4,0
     8ac:	21125604 	addi	r4,r4,18776
     8b0:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( RED_LEDS, Red_LEDs);
     8b4:	01000034 	movhi	r4,0
     8b8:	21126104 	addi	r4,r4,18820
     8bc:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SLIDER_SWITCHES, Slider_Switches);
     8c0:	01000034 	movhi	r4,0
     8c4:	21126c04 	addi	r4,r4,18864
     8c8:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_AVALON_RS232_INIT ( SERIAL_PORT, Serial_Port);
     8cc:	01000034 	movhi	r4,0
     8d0:	21127704 	addi	r4,r4,18908
     8d4:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_AVALON_USB_INIT ( USB, USB);
     8d8:	01000034 	movhi	r4,0
     8dc:	21128204 	addi	r4,r4,18952
     8e0:	00009040 	call	904 <alt_dev_reg>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( SD_CARD, SD_Card);
     8e4:	01000034 	movhi	r4,0
     8e8:	21128f04 	addi	r4,r4,19004
     8ec:	00009040 	call	904 <alt_dev_reg>
}
     8f0:	e037883a 	mov	sp,fp
     8f4:	dfc00117 	ldw	ra,4(sp)
     8f8:	df000017 	ldw	fp,0(sp)
     8fc:	dec00204 	addi	sp,sp,8
     900:	f800283a 	ret

00000904 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
     904:	defffd04 	addi	sp,sp,-12
     908:	dfc00215 	stw	ra,8(sp)
     90c:	df000115 	stw	fp,4(sp)
     910:	df000104 	addi	fp,sp,4
     914:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     918:	e13fff17 	ldw	r4,-4(fp)
     91c:	01400034 	movhi	r5,0
     920:	29540704 	addi	r5,r5,20508
     924:	00024740 	call	2474 <alt_dev_llist_insert>
}
     928:	e037883a 	mov	sp,fp
     92c:	dfc00117 	ldw	ra,4(sp)
     930:	df000017 	ldw	fp,0(sp)
     934:	dec00204 	addi	sp,sp,8
     938:	f800283a 	ret

0000093c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
     93c:	defffa04 	addi	sp,sp,-24
     940:	dfc00515 	stw	ra,20(sp)
     944:	df000415 	stw	fp,16(sp)
     948:	df000404 	addi	fp,sp,16
     94c:	e13ffd15 	stw	r4,-12(fp)
     950:	e17ffe15 	stw	r5,-8(fp)
     954:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     958:	e0bffd17 	ldw	r2,-12(fp)
     95c:	10800017 	ldw	r2,0(r2)
     960:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
     964:	e0bffc17 	ldw	r2,-16(fp)
     968:	11000a04 	addi	r4,r2,40
     96c:	e0bffd17 	ldw	r2,-12(fp)
     970:	11c00217 	ldw	r7,8(r2)
     974:	e17ffe17 	ldw	r5,-8(fp)
     978:	e1bfff17 	ldw	r6,-4(fp)
     97c:	0000f800 	call	f80 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
     980:	e037883a 	mov	sp,fp
     984:	dfc00117 	ldw	ra,4(sp)
     988:	df000017 	ldw	fp,0(sp)
     98c:	dec00204 	addi	sp,sp,8
     990:	f800283a 	ret

00000994 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
     994:	defffa04 	addi	sp,sp,-24
     998:	dfc00515 	stw	ra,20(sp)
     99c:	df000415 	stw	fp,16(sp)
     9a0:	df000404 	addi	fp,sp,16
     9a4:	e13ffd15 	stw	r4,-12(fp)
     9a8:	e17ffe15 	stw	r5,-8(fp)
     9ac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     9b0:	e0bffd17 	ldw	r2,-12(fp)
     9b4:	10800017 	ldw	r2,0(r2)
     9b8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
     9bc:	e0bffc17 	ldw	r2,-16(fp)
     9c0:	11000a04 	addi	r4,r2,40
     9c4:	e0bffd17 	ldw	r2,-12(fp)
     9c8:	11c00217 	ldw	r7,8(r2)
     9cc:	e17ffe17 	ldw	r5,-8(fp)
     9d0:	e1bfff17 	ldw	r6,-4(fp)
     9d4:	00011a40 	call	11a4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
     9d8:	e037883a 	mov	sp,fp
     9dc:	dfc00117 	ldw	ra,4(sp)
     9e0:	df000017 	ldw	fp,0(sp)
     9e4:	dec00204 	addi	sp,sp,8
     9e8:	f800283a 	ret

000009ec <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
     9ec:	defffc04 	addi	sp,sp,-16
     9f0:	dfc00315 	stw	ra,12(sp)
     9f4:	df000215 	stw	fp,8(sp)
     9f8:	df000204 	addi	fp,sp,8
     9fc:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     a00:	e0bfff17 	ldw	r2,-4(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
     a0c:	e0bffe17 	ldw	r2,-8(fp)
     a10:	11000a04 	addi	r4,r2,40
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	11400217 	ldw	r5,8(r2)
     a1c:	0000e180 	call	e18 <altera_avalon_jtag_uart_close>
}
     a20:	e037883a 	mov	sp,fp
     a24:	dfc00117 	ldw	ra,4(sp)
     a28:	df000017 	ldw	fp,0(sp)
     a2c:	dec00204 	addi	sp,sp,8
     a30:	f800283a 	ret

00000a34 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
     a34:	defffa04 	addi	sp,sp,-24
     a38:	dfc00515 	stw	ra,20(sp)
     a3c:	df000415 	stw	fp,16(sp)
     a40:	df000404 	addi	fp,sp,16
     a44:	e13ffd15 	stw	r4,-12(fp)
     a48:	e17ffe15 	stw	r5,-8(fp)
     a4c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
     a50:	e0bffd17 	ldw	r2,-12(fp)
     a54:	10800017 	ldw	r2,0(r2)
     a58:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
     a5c:	e0bffc17 	ldw	r2,-16(fp)
     a60:	11000a04 	addi	r4,r2,40
     a64:	e17ffe17 	ldw	r5,-8(fp)
     a68:	e1bfff17 	ldw	r6,-4(fp)
     a6c:	0000e8c0 	call	e8c <altera_avalon_jtag_uart_ioctl>
}
     a70:	e037883a 	mov	sp,fp
     a74:	dfc00117 	ldw	ra,4(sp)
     a78:	df000017 	ldw	fp,0(sp)
     a7c:	dec00204 	addi	sp,sp,8
     a80:	f800283a 	ret

00000a84 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
     a84:	defffb04 	addi	sp,sp,-20
     a88:	dfc00415 	stw	ra,16(sp)
     a8c:	df000315 	stw	fp,12(sp)
     a90:	df000304 	addi	fp,sp,12
     a94:	e13ffd15 	stw	r4,-12(fp)
     a98:	e17ffe15 	stw	r5,-8(fp)
     a9c:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     aa0:	e0fffd17 	ldw	r3,-12(fp)
     aa4:	00800044 	movi	r2,1
     aa8:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
     aac:	e0bffd17 	ldw	r2,-12(fp)
     ab0:	10800017 	ldw	r2,0(r2)
     ab4:	11000104 	addi	r4,r2,4
     ab8:	e0bffd17 	ldw	r2,-12(fp)
     abc:	10800817 	ldw	r2,32(r2)
     ac0:	1007883a 	mov	r3,r2
     ac4:	2005883a 	mov	r2,r4
     ac8:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
     acc:	e13fff17 	ldw	r4,-4(fp)
     ad0:	e17ffd17 	ldw	r5,-12(fp)
     ad4:	01800034 	movhi	r6,0
     ad8:	3182cf04 	addi	r6,r6,2876
     adc:	00028500 	call	2850 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
     ae0:	e0bffd17 	ldw	r2,-12(fp)
     ae4:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
     ae8:	e0bffd17 	ldw	r2,-12(fp)
     aec:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
     af0:	00800034 	movhi	r2,0
     af4:	109a2d04 	addi	r2,r2,26804
     af8:	10800017 	ldw	r2,0(r2)
     afc:	100b883a 	mov	r5,r2
     b00:	01800034 	movhi	r6,0
     b04:	31835a04 	addi	r6,r6,3432
     b08:	e1fffd17 	ldw	r7,-12(fp)
     b0c:	000217c0 	call	217c <alt_alarm_start>
     b10:	1004403a 	cmpge	r2,r2,zero
     b14:	1000041e 	bne	r2,zero,b28 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
     b18:	e0fffd17 	ldw	r3,-12(fp)
     b1c:	00a00034 	movhi	r2,32768
     b20:	10bfffc4 	addi	r2,r2,-1
     b24:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
     b28:	e037883a 	mov	sp,fp
     b2c:	dfc00117 	ldw	ra,4(sp)
     b30:	df000017 	ldw	fp,0(sp)
     b34:	dec00204 	addi	sp,sp,8
     b38:	f800283a 	ret

00000b3c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
     b3c:	defff704 	addi	sp,sp,-36
     b40:	df000815 	stw	fp,32(sp)
     b44:	df000804 	addi	fp,sp,32
     b48:	e13ffe15 	stw	r4,-8(fp)
     b4c:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
     b50:	e0bffe17 	ldw	r2,-8(fp)
     b54:	e0bffd15 	stw	r2,-12(fp)
  unsigned int base = sp->base;
     b58:	e0bffd17 	ldw	r2,-12(fp)
     b5c:	10800017 	ldw	r2,0(r2)
     b60:	e0bffc15 	stw	r2,-16(fp)
     b64:	00000006 	br	b68 <altera_avalon_jtag_uart_irq+0x2c>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     b68:	e0bffc17 	ldw	r2,-16(fp)
     b6c:	10800104 	addi	r2,r2,4
     b70:	10800037 	ldwio	r2,0(r2)
     b74:	e0bffb15 	stw	r2,-20(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
     b78:	e0bffb17 	ldw	r2,-20(fp)
     b7c:	1080c00c 	andi	r2,r2,768
     b80:	1005003a 	cmpeq	r2,r2,zero
     b84:	1000741e 	bne	r2,zero,d58 <altera_avalon_jtag_uart_irq+0x21c>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
     b88:	e0bffb17 	ldw	r2,-20(fp)
     b8c:	1080400c 	andi	r2,r2,256
     b90:	1005003a 	cmpeq	r2,r2,zero
     b94:	1000351e 	bne	r2,zero,c6c <altera_avalon_jtag_uart_irq+0x130>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
     b98:	00800074 	movhi	r2,1
     b9c:	e0bffa15 	stw	r2,-24(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     ba0:	e0bffd17 	ldw	r2,-12(fp)
     ba4:	10800a17 	ldw	r2,40(r2)
     ba8:	10800044 	addi	r2,r2,1
     bac:	1081ffcc 	andi	r2,r2,2047
     bb0:	e0bff915 	stw	r2,-28(fp)
        if (next == sp->rx_out)
     bb4:	e0bffd17 	ldw	r2,-12(fp)
     bb8:	10c00b17 	ldw	r3,44(r2)
     bbc:	e0bff917 	ldw	r2,-28(fp)
     bc0:	18801626 	beq	r3,r2,c1c <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
     bc4:	e0bffc17 	ldw	r2,-16(fp)
     bc8:	10800037 	ldwio	r2,0(r2)
     bcc:	e0bffa15 	stw	r2,-24(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
     bd0:	e0bffa17 	ldw	r2,-24(fp)
     bd4:	10a0000c 	andi	r2,r2,32768
     bd8:	1005003a 	cmpeq	r2,r2,zero
     bdc:	10000f1e 	bne	r2,zero,c1c <altera_avalon_jtag_uart_irq+0xe0>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
     be0:	e0bffd17 	ldw	r2,-12(fp)
     be4:	10c00a17 	ldw	r3,40(r2)
     be8:	e0bffa17 	ldw	r2,-24(fp)
     bec:	1009883a 	mov	r4,r2
     bf0:	e0bffd17 	ldw	r2,-12(fp)
     bf4:	1885883a 	add	r2,r3,r2
     bf8:	10800e04 	addi	r2,r2,56
     bfc:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     c00:	e0bffd17 	ldw	r2,-12(fp)
     c04:	10800a17 	ldw	r2,40(r2)
     c08:	10800044 	addi	r2,r2,1
     c0c:	10c1ffcc 	andi	r3,r2,2047
     c10:	e0bffd17 	ldw	r2,-12(fp)
     c14:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
     c18:	003fe106 	br	ba0 <altera_avalon_jtag_uart_irq+0x64>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
     c1c:	e0bffa17 	ldw	r2,-24(fp)
     c20:	10bfffec 	andhi	r2,r2,65535
     c24:	1005003a 	cmpeq	r2,r2,zero
     c28:	1000101e 	bne	r2,zero,c6c <altera_avalon_jtag_uart_irq+0x130>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     c2c:	e0bffd17 	ldw	r2,-12(fp)
     c30:	10c00817 	ldw	r3,32(r2)
     c34:	00bfff84 	movi	r2,-2
     c38:	1886703a 	and	r3,r3,r2
     c3c:	e0bffd17 	ldw	r2,-12(fp)
     c40:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
     c44:	e0bffc17 	ldw	r2,-16(fp)
     c48:	11000104 	addi	r4,r2,4
     c4c:	e0bffd17 	ldw	r2,-12(fp)
     c50:	10800817 	ldw	r2,32(r2)
     c54:	1007883a 	mov	r3,r2
     c58:	2005883a 	mov	r2,r4
     c5c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     c60:	e0bffc17 	ldw	r2,-16(fp)
     c64:	10800104 	addi	r2,r2,4
     c68:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
     c6c:	e0bffb17 	ldw	r2,-20(fp)
     c70:	1080800c 	andi	r2,r2,512
     c74:	1005003a 	cmpeq	r2,r2,zero
     c78:	103fbb1e 	bne	r2,zero,b68 <altera_avalon_jtag_uart_irq+0x2c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
     c7c:	e0bffb17 	ldw	r2,-20(fp)
     c80:	10bfffec 	andhi	r2,r2,65535
     c84:	1004d43a 	srli	r2,r2,16
     c88:	e0bff815 	stw	r2,-32(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
     c8c:	00001506 	br	ce4 <altera_avalon_jtag_uart_irq+0x1a8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
     c90:	e13ffc17 	ldw	r4,-16(fp)
     c94:	e0bffd17 	ldw	r2,-12(fp)
     c98:	10c00d17 	ldw	r3,52(r2)
     c9c:	e0bffd17 	ldw	r2,-12(fp)
     ca0:	1885883a 	add	r2,r3,r2
     ca4:	10820e04 	addi	r2,r2,2104
     ca8:	10800003 	ldbu	r2,0(r2)
     cac:	10c03fcc 	andi	r3,r2,255
     cb0:	18c0201c 	xori	r3,r3,128
     cb4:	18ffe004 	addi	r3,r3,-128
     cb8:	2005883a 	mov	r2,r4
     cbc:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     cc0:	e0bffd17 	ldw	r2,-12(fp)
     cc4:	10800d17 	ldw	r2,52(r2)
     cc8:	10800044 	addi	r2,r2,1
     ccc:	10c1ffcc 	andi	r3,r2,2047
     cd0:	e0bffd17 	ldw	r2,-12(fp)
     cd4:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
     cd8:	e0bff817 	ldw	r2,-32(fp)
     cdc:	10bfffc4 	addi	r2,r2,-1
     ce0:	e0bff815 	stw	r2,-32(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
     ce4:	e0bff817 	ldw	r2,-32(fp)
     ce8:	1005003a 	cmpeq	r2,r2,zero
     cec:	1000051e 	bne	r2,zero,d04 <altera_avalon_jtag_uart_irq+0x1c8>
     cf0:	e0bffd17 	ldw	r2,-12(fp)
     cf4:	10c00d17 	ldw	r3,52(r2)
     cf8:	e0bffd17 	ldw	r2,-12(fp)
     cfc:	10800c17 	ldw	r2,48(r2)
     d00:	18bfe31e 	bne	r3,r2,c90 <altera_avalon_jtag_uart_irq+0x154>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
     d04:	e0bff817 	ldw	r2,-32(fp)
     d08:	1005003a 	cmpeq	r2,r2,zero
     d0c:	103f961e 	bne	r2,zero,b68 <altera_avalon_jtag_uart_irq+0x2c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     d10:	e0bffd17 	ldw	r2,-12(fp)
     d14:	10c00817 	ldw	r3,32(r2)
     d18:	00bfff44 	movi	r2,-3
     d1c:	1886703a 	and	r3,r3,r2
     d20:	e0bffd17 	ldw	r2,-12(fp)
     d24:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     d28:	e0bffd17 	ldw	r2,-12(fp)
     d2c:	10800017 	ldw	r2,0(r2)
     d30:	11000104 	addi	r4,r2,4
     d34:	e0bffd17 	ldw	r2,-12(fp)
     d38:	10800817 	ldw	r2,32(r2)
     d3c:	1007883a 	mov	r3,r2
     d40:	2005883a 	mov	r2,r4
     d44:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     d48:	e0bffc17 	ldw	r2,-16(fp)
     d4c:	10800104 	addi	r2,r2,4
     d50:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
     d54:	003f8406 	br	b68 <altera_avalon_jtag_uart_irq+0x2c>
}
     d58:	e037883a 	mov	sp,fp
     d5c:	df000017 	ldw	fp,0(sp)
     d60:	dec00104 	addi	sp,sp,4
     d64:	f800283a 	ret

00000d68 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
     d68:	defffc04 	addi	sp,sp,-16
     d6c:	df000315 	stw	fp,12(sp)
     d70:	df000304 	addi	fp,sp,12
     d74:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
     d78:	e0bfff17 	ldw	r2,-4(fp)
     d7c:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
     d80:	e0bffe17 	ldw	r2,-8(fp)
     d84:	10800017 	ldw	r2,0(r2)
     d88:	10800104 	addi	r2,r2,4
     d8c:	10800037 	ldwio	r2,0(r2)
     d90:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
     d94:	e0bffd17 	ldw	r2,-12(fp)
     d98:	1081000c 	andi	r2,r2,1024
     d9c:	1005003a 	cmpeq	r2,r2,zero
     da0:	10000c1e 	bne	r2,zero,dd4 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
     da4:	e0bffe17 	ldw	r2,-8(fp)
     da8:	10800017 	ldw	r2,0(r2)
     dac:	11000104 	addi	r4,r2,4
     db0:	e0bffe17 	ldw	r2,-8(fp)
     db4:	10800817 	ldw	r2,32(r2)
     db8:	10810014 	ori	r2,r2,1024
     dbc:	1007883a 	mov	r3,r2
     dc0:	2005883a 	mov	r2,r4
     dc4:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
     dc8:	e0bffe17 	ldw	r2,-8(fp)
     dcc:	10000915 	stw	zero,36(r2)
     dd0:	00000a06 	br	dfc <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
     dd4:	e0bffe17 	ldw	r2,-8(fp)
     dd8:	10c00917 	ldw	r3,36(r2)
     ddc:	00a00034 	movhi	r2,32768
     de0:	10bfff04 	addi	r2,r2,-4
     de4:	10c00536 	bltu	r2,r3,dfc <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
     de8:	e0bffe17 	ldw	r2,-8(fp)
     dec:	10800917 	ldw	r2,36(r2)
     df0:	10c00044 	addi	r3,r2,1
     df4:	e0bffe17 	ldw	r2,-8(fp)
     df8:	10c00915 	stw	r3,36(r2)
     dfc:	00800034 	movhi	r2,0
     e00:	109a2d04 	addi	r2,r2,26804
     e04:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
     e08:	e037883a 	mov	sp,fp
     e0c:	df000017 	ldw	fp,0(sp)
     e10:	dec00104 	addi	sp,sp,4
     e14:	f800283a 	ret

00000e18 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
     e18:	defffc04 	addi	sp,sp,-16
     e1c:	df000315 	stw	fp,12(sp)
     e20:	df000304 	addi	fp,sp,12
     e24:	e13ffd15 	stw	r4,-12(fp)
     e28:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     e2c:	00000706 	br	e4c <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
     e30:	e0bffe17 	ldw	r2,-8(fp)
     e34:	1090000c 	andi	r2,r2,16384
     e38:	1005003a 	cmpeq	r2,r2,zero
     e3c:	1000031e 	bne	r2,zero,e4c <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
     e40:	00bffd44 	movi	r2,-11
     e44:	e0bfff15 	stw	r2,-4(fp)
     e48:	00000b06 	br	e78 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     e4c:	e0bffd17 	ldw	r2,-12(fp)
     e50:	10c00d17 	ldw	r3,52(r2)
     e54:	e0bffd17 	ldw	r2,-12(fp)
     e58:	10800c17 	ldw	r2,48(r2)
     e5c:	18800526 	beq	r3,r2,e74 <altera_avalon_jtag_uart_close+0x5c>
     e60:	e0bffd17 	ldw	r2,-12(fp)
     e64:	10c00917 	ldw	r3,36(r2)
     e68:	e0bffd17 	ldw	r2,-12(fp)
     e6c:	10800117 	ldw	r2,4(r2)
     e70:	18bfef36 	bltu	r3,r2,e30 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
     e74:	e03fff15 	stw	zero,-4(fp)
     e78:	e0bfff17 	ldw	r2,-4(fp)
}
     e7c:	e037883a 	mov	sp,fp
     e80:	df000017 	ldw	fp,0(sp)
     e84:	dec00104 	addi	sp,sp,4
     e88:	f800283a 	ret

00000e8c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
     e8c:	defff804 	addi	sp,sp,-32
     e90:	df000715 	stw	fp,28(sp)
     e94:	df000704 	addi	fp,sp,28
     e98:	e13ffb15 	stw	r4,-20(fp)
     e9c:	e17ffc15 	stw	r5,-16(fp)
     ea0:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
     ea4:	00bff9c4 	movi	r2,-25
     ea8:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
     eac:	e0bffc17 	ldw	r2,-16(fp)
     eb0:	e0bfff15 	stw	r2,-4(fp)
     eb4:	e0ffff17 	ldw	r3,-4(fp)
     eb8:	189a8060 	cmpeqi	r2,r3,27137
     ebc:	1000041e 	bne	r2,zero,ed0 <altera_avalon_jtag_uart_ioctl+0x44>
     ec0:	e0ffff17 	ldw	r3,-4(fp)
     ec4:	189a80a0 	cmpeqi	r2,r3,27138
     ec8:	10001b1e 	bne	r2,zero,f38 <altera_avalon_jtag_uart_ioctl+0xac>
     ecc:	00002706 	br	f6c <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
     ed0:	e0bffb17 	ldw	r2,-20(fp)
     ed4:	10c00117 	ldw	r3,4(r2)
     ed8:	00a00034 	movhi	r2,32768
     edc:	10bfffc4 	addi	r2,r2,-1
     ee0:	18802226 	beq	r3,r2,f6c <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
     ee4:	e0bffd17 	ldw	r2,-12(fp)
     ee8:	10800017 	ldw	r2,0(r2)
     eec:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
     ef0:	e0bff917 	ldw	r2,-28(fp)
     ef4:	10800090 	cmplti	r2,r2,2
     ef8:	1000071e 	bne	r2,zero,f18 <altera_avalon_jtag_uart_ioctl+0x8c>
     efc:	e0fff917 	ldw	r3,-28(fp)
     f00:	00a00034 	movhi	r2,32768
     f04:	10bfffc4 	addi	r2,r2,-1
     f08:	18800326 	beq	r3,r2,f18 <altera_avalon_jtag_uart_ioctl+0x8c>
     f0c:	e0bff917 	ldw	r2,-28(fp)
     f10:	e0bffe15 	stw	r2,-8(fp)
     f14:	00000306 	br	f24 <altera_avalon_jtag_uart_ioctl+0x98>
     f18:	00e00034 	movhi	r3,32768
     f1c:	18ffff84 	addi	r3,r3,-2
     f20:	e0fffe15 	stw	r3,-8(fp)
     f24:	e0bffb17 	ldw	r2,-20(fp)
     f28:	e0fffe17 	ldw	r3,-8(fp)
     f2c:	10c00115 	stw	r3,4(r2)
      rc = 0;
     f30:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
     f34:	00000d06 	br	f6c <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
     f38:	e0bffb17 	ldw	r2,-20(fp)
     f3c:	10c00117 	ldw	r3,4(r2)
     f40:	00a00034 	movhi	r2,32768
     f44:	10bfffc4 	addi	r2,r2,-1
     f48:	18800826 	beq	r3,r2,f6c <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
     f4c:	e13ffd17 	ldw	r4,-12(fp)
     f50:	e0bffb17 	ldw	r2,-20(fp)
     f54:	10c00917 	ldw	r3,36(r2)
     f58:	e0bffb17 	ldw	r2,-20(fp)
     f5c:	10800117 	ldw	r2,4(r2)
     f60:	1885803a 	cmpltu	r2,r3,r2
     f64:	20800015 	stw	r2,0(r4)
      rc = 0;
     f68:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
     f6c:	e0bffa17 	ldw	r2,-24(fp)
}
     f70:	e037883a 	mov	sp,fp
     f74:	df000017 	ldw	fp,0(sp)
     f78:	dec00104 	addi	sp,sp,4
     f7c:	f800283a 	ret

00000f80 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
     f80:	defff204 	addi	sp,sp,-56
     f84:	dfc00d15 	stw	ra,52(sp)
     f88:	df000c15 	stw	fp,48(sp)
     f8c:	df000c04 	addi	fp,sp,48
     f90:	e13ffb15 	stw	r4,-20(fp)
     f94:	e17ffc15 	stw	r5,-16(fp)
     f98:	e1bffd15 	stw	r6,-12(fp)
     f9c:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
     fa0:	e0bffc17 	ldw	r2,-16(fp)
     fa4:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
     fa8:	00004806 	br	10cc <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
     fac:	e0bffb17 	ldw	r2,-20(fp)
     fb0:	10800a17 	ldw	r2,40(r2)
     fb4:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
     fb8:	e0bffb17 	ldw	r2,-20(fp)
     fbc:	10800b17 	ldw	r2,44(r2)
     fc0:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
     fc4:	e0fff717 	ldw	r3,-36(fp)
     fc8:	e0bff617 	ldw	r2,-40(fp)
     fcc:	18800536 	bltu	r3,r2,fe4 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
     fd0:	e0bff717 	ldw	r2,-36(fp)
     fd4:	e0fff617 	ldw	r3,-40(fp)
     fd8:	10c5c83a 	sub	r2,r2,r3
     fdc:	e0bff815 	stw	r2,-32(fp)
     fe0:	00000406 	br	ff4 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
     fe4:	00820004 	movi	r2,2048
     fe8:	e0fff617 	ldw	r3,-40(fp)
     fec:	10c5c83a 	sub	r2,r2,r3
     ff0:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
     ff4:	e0bff817 	ldw	r2,-32(fp)
     ff8:	1005003a 	cmpeq	r2,r2,zero
     ffc:	10001f1e 	bne	r2,zero,107c <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
    1000:	e0fffd17 	ldw	r3,-12(fp)
    1004:	e0bff817 	ldw	r2,-32(fp)
    1008:	1880022e 	bgeu	r3,r2,1014 <altera_avalon_jtag_uart_read+0x94>
        n = space;
    100c:	e0bffd17 	ldw	r2,-12(fp)
    1010:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
    1014:	e0bffb17 	ldw	r2,-20(fp)
    1018:	10c00e04 	addi	r3,r2,56
    101c:	e0bff617 	ldw	r2,-40(fp)
    1020:	1887883a 	add	r3,r3,r2
    1024:	e0bffa17 	ldw	r2,-24(fp)
    1028:	1009883a 	mov	r4,r2
    102c:	180b883a 	mov	r5,r3
    1030:	e1bff817 	ldw	r6,-32(fp)
    1034:	00032200 	call	3220 <memcpy>
      ptr   += n;
    1038:	e0fff817 	ldw	r3,-32(fp)
    103c:	e0bffa17 	ldw	r2,-24(fp)
    1040:	10c5883a 	add	r2,r2,r3
    1044:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
    1048:	e0fffd17 	ldw	r3,-12(fp)
    104c:	e0bff817 	ldw	r2,-32(fp)
    1050:	1885c83a 	sub	r2,r3,r2
    1054:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1058:	e0fff617 	ldw	r3,-40(fp)
    105c:	e0bff817 	ldw	r2,-32(fp)
    1060:	1885883a 	add	r2,r3,r2
    1064:	10c1ffcc 	andi	r3,r2,2047
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
    1070:	e0bffd17 	ldw	r2,-12(fp)
    1074:	10800048 	cmpgei	r2,r2,1
    1078:	103fcc1e 	bne	r2,zero,fac <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
    107c:	e0fffa17 	ldw	r3,-24(fp)
    1080:	e0bffc17 	ldw	r2,-16(fp)
    1084:	1880141e 	bne	r3,r2,10d8 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    1088:	e0bffe17 	ldw	r2,-8(fp)
    108c:	1090000c 	andi	r2,r2,16384
    1090:	1004c03a 	cmpne	r2,r2,zero
    1094:	1000101e 	bne	r2,zero,10d8 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    1098:	e0bffb17 	ldw	r2,-20(fp)
    109c:	10c00a17 	ldw	r3,40(r2)
    10a0:	e0bff717 	ldw	r2,-36(fp)
    10a4:	1880051e 	bne	r3,r2,10bc <altera_avalon_jtag_uart_read+0x13c>
    10a8:	e0bffb17 	ldw	r2,-20(fp)
    10ac:	10c00917 	ldw	r3,36(r2)
    10b0:	e0bffb17 	ldw	r2,-20(fp)
    10b4:	10800117 	ldw	r2,4(r2)
    10b8:	18bff736 	bltu	r3,r2,1098 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    10bc:	e0bffb17 	ldw	r2,-20(fp)
    10c0:	10c00a17 	ldw	r3,40(r2)
    10c4:	e0bff717 	ldw	r2,-36(fp)
    10c8:	18800326 	beq	r3,r2,10d8 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    10cc:	e0bffd17 	ldw	r2,-12(fp)
    10d0:	10800048 	cmpgei	r2,r2,1
    10d4:	103fb51e 	bne	r2,zero,fac <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    10d8:	e0fffa17 	ldw	r3,-24(fp)
    10dc:	e0bffc17 	ldw	r2,-16(fp)
    10e0:	18801926 	beq	r3,r2,1148 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    10e4:	0005303a 	rdctl	r2,status
    10e8:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    10ec:	e0fff517 	ldw	r3,-44(fp)
    10f0:	00bfff84 	movi	r2,-2
    10f4:	1884703a 	and	r2,r3,r2
    10f8:	1001703a 	wrctl	status,r2
  
  return context;
    10fc:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    1100:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    1104:	e0bffb17 	ldw	r2,-20(fp)
    1108:	10800817 	ldw	r2,32(r2)
    110c:	10c00054 	ori	r3,r2,1
    1110:	e0bffb17 	ldw	r2,-20(fp)
    1114:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1118:	e0bffb17 	ldw	r2,-20(fp)
    111c:	10800017 	ldw	r2,0(r2)
    1120:	11000104 	addi	r4,r2,4
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800817 	ldw	r2,32(r2)
    112c:	1007883a 	mov	r3,r2
    1130:	2005883a 	mov	r2,r4
    1134:	10c00035 	stwio	r3,0(r2)
    1138:	e0bff917 	ldw	r2,-28(fp)
    113c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1140:	e0bff417 	ldw	r2,-48(fp)
    1144:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    1148:	e0fffa17 	ldw	r3,-24(fp)
    114c:	e0bffc17 	ldw	r2,-16(fp)
    1150:	18800526 	beq	r3,r2,1168 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
    1154:	e0fffa17 	ldw	r3,-24(fp)
    1158:	e0bffc17 	ldw	r2,-16(fp)
    115c:	1887c83a 	sub	r3,r3,r2
    1160:	e0ffff15 	stw	r3,-4(fp)
    1164:	00000906 	br	118c <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
    1168:	e0bffe17 	ldw	r2,-8(fp)
    116c:	1090000c 	andi	r2,r2,16384
    1170:	1005003a 	cmpeq	r2,r2,zero
    1174:	1000031e 	bne	r2,zero,1184 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
    1178:	00bffd44 	movi	r2,-11
    117c:	e0bfff15 	stw	r2,-4(fp)
    1180:	00000206 	br	118c <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
    1184:	00bffec4 	movi	r2,-5
    1188:	e0bfff15 	stw	r2,-4(fp)
    118c:	e0bfff17 	ldw	r2,-4(fp)
}
    1190:	e037883a 	mov	sp,fp
    1194:	dfc00117 	ldw	ra,4(sp)
    1198:	df000017 	ldw	fp,0(sp)
    119c:	dec00204 	addi	sp,sp,8
    11a0:	f800283a 	ret

000011a4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    11a4:	defff204 	addi	sp,sp,-56
    11a8:	dfc00d15 	stw	ra,52(sp)
    11ac:	df000c15 	stw	fp,48(sp)
    11b0:	df000c04 	addi	fp,sp,48
    11b4:	e13ffb15 	stw	r4,-20(fp)
    11b8:	e17ffc15 	stw	r5,-16(fp)
    11bc:	e1bffd15 	stw	r6,-12(fp)
    11c0:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    11c4:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    11c8:	e0bffc17 	ldw	r2,-16(fp)
    11cc:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    11d0:	00003a06 	br	12bc <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    11d4:	e0bffb17 	ldw	r2,-20(fp)
    11d8:	10800c17 	ldw	r2,48(r2)
    11dc:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
    11e0:	e0bffb17 	ldw	r2,-20(fp)
    11e4:	10800d17 	ldw	r2,52(r2)
    11e8:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
    11ec:	e0fffa17 	ldw	r3,-24(fp)
    11f0:	e0bff917 	ldw	r2,-28(fp)
    11f4:	1880062e 	bgeu	r3,r2,1210 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    11f8:	e0fff917 	ldw	r3,-28(fp)
    11fc:	e0bffa17 	ldw	r2,-24(fp)
    1200:	1885c83a 	sub	r2,r3,r2
    1204:	10bfffc4 	addi	r2,r2,-1
    1208:	e0bff815 	stw	r2,-32(fp)
    120c:	00000c06 	br	1240 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
    1210:	e0bff917 	ldw	r2,-28(fp)
    1214:	1005003a 	cmpeq	r2,r2,zero
    1218:	1000051e 	bne	r2,zero,1230 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    121c:	00820004 	movi	r2,2048
    1220:	e0fffa17 	ldw	r3,-24(fp)
    1224:	10c5c83a 	sub	r2,r2,r3
    1228:	e0bff815 	stw	r2,-32(fp)
    122c:	00000406 	br	1240 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    1230:	0081ffc4 	movi	r2,2047
    1234:	e0fffa17 	ldw	r3,-24(fp)
    1238:	10c5c83a 	sub	r2,r2,r3
    123c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
    1240:	e0bff817 	ldw	r2,-32(fp)
    1244:	1005003a 	cmpeq	r2,r2,zero
    1248:	10001f1e 	bne	r2,zero,12c8 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
    124c:	e0fffd17 	ldw	r3,-12(fp)
    1250:	e0bff817 	ldw	r2,-32(fp)
    1254:	1880022e 	bgeu	r3,r2,1260 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
    1258:	e0bffd17 	ldw	r2,-12(fp)
    125c:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    1260:	e0bffb17 	ldw	r2,-20(fp)
    1264:	10c20e04 	addi	r3,r2,2104
    1268:	e0bffa17 	ldw	r2,-24(fp)
    126c:	1885883a 	add	r2,r3,r2
    1270:	e0fffc17 	ldw	r3,-16(fp)
    1274:	1009883a 	mov	r4,r2
    1278:	180b883a 	mov	r5,r3
    127c:	e1bff817 	ldw	r6,-32(fp)
    1280:	00032200 	call	3220 <memcpy>
      ptr   += n;
    1284:	e0fff817 	ldw	r3,-32(fp)
    1288:	e0bffc17 	ldw	r2,-16(fp)
    128c:	10c5883a 	add	r2,r2,r3
    1290:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
    1294:	e0fffd17 	ldw	r3,-12(fp)
    1298:	e0bff817 	ldw	r2,-32(fp)
    129c:	1885c83a 	sub	r2,r3,r2
    12a0:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    12a4:	e0fffa17 	ldw	r3,-24(fp)
    12a8:	e0bff817 	ldw	r2,-32(fp)
    12ac:	1885883a 	add	r2,r3,r2
    12b0:	10c1ffcc 	andi	r3,r2,2047
    12b4:	e0bffb17 	ldw	r2,-20(fp)
    12b8:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    12bc:	e0bffd17 	ldw	r2,-12(fp)
    12c0:	10800048 	cmpgei	r2,r2,1
    12c4:	103fc31e 	bne	r2,zero,11d4 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    12c8:	0005303a 	rdctl	r2,status
    12cc:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    12d0:	e0fff517 	ldw	r3,-44(fp)
    12d4:	00bfff84 	movi	r2,-2
    12d8:	1884703a 	and	r2,r3,r2
    12dc:	1001703a 	wrctl	status,r2
  
  return context;
    12e0:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    12e4:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    12e8:	e0bffb17 	ldw	r2,-20(fp)
    12ec:	10800817 	ldw	r2,32(r2)
    12f0:	10c00094 	ori	r3,r2,2
    12f4:	e0bffb17 	ldw	r2,-20(fp)
    12f8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    12fc:	e0bffb17 	ldw	r2,-20(fp)
    1300:	10800017 	ldw	r2,0(r2)
    1304:	11000104 	addi	r4,r2,4
    1308:	e0bffb17 	ldw	r2,-20(fp)
    130c:	10800817 	ldw	r2,32(r2)
    1310:	1007883a 	mov	r3,r2
    1314:	2005883a 	mov	r2,r4
    1318:	10c00035 	stwio	r3,0(r2)
    131c:	e0bff717 	ldw	r2,-36(fp)
    1320:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1324:	e0bff417 	ldw	r2,-48(fp)
    1328:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    132c:	e0bffd17 	ldw	r2,-12(fp)
    1330:	10800050 	cmplti	r2,r2,1
    1334:	1000111e 	bne	r2,zero,137c <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
    1338:	e0bffe17 	ldw	r2,-8(fp)
    133c:	1090000c 	andi	r2,r2,16384
    1340:	1004c03a 	cmpne	r2,r2,zero
    1344:	1000101e 	bne	r2,zero,1388 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    1348:	e0bffb17 	ldw	r2,-20(fp)
    134c:	10c00d17 	ldw	r3,52(r2)
    1350:	e0bff917 	ldw	r2,-28(fp)
    1354:	1880051e 	bne	r3,r2,136c <altera_avalon_jtag_uart_write+0x1c8>
    1358:	e0bffb17 	ldw	r2,-20(fp)
    135c:	10c00917 	ldw	r3,36(r2)
    1360:	e0bffb17 	ldw	r2,-20(fp)
    1364:	10800117 	ldw	r2,4(r2)
    1368:	18bff736 	bltu	r3,r2,1348 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
    136c:	e0bffb17 	ldw	r2,-20(fp)
    1370:	10c00d17 	ldw	r3,52(r2)
    1374:	e0bff917 	ldw	r2,-28(fp)
    1378:	18800326 	beq	r3,r2,1388 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
    137c:	e0bffd17 	ldw	r2,-12(fp)
    1380:	10800048 	cmpgei	r2,r2,1
    1384:	103fcd1e 	bne	r2,zero,12bc <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    1388:	e0fffc17 	ldw	r3,-16(fp)
    138c:	e0bff617 	ldw	r2,-40(fp)
    1390:	18800526 	beq	r3,r2,13a8 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
    1394:	e0fffc17 	ldw	r3,-16(fp)
    1398:	e0bff617 	ldw	r2,-40(fp)
    139c:	1887c83a 	sub	r3,r3,r2
    13a0:	e0ffff15 	stw	r3,-4(fp)
    13a4:	00000906 	br	13cc <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
    13a8:	e0bffe17 	ldw	r2,-8(fp)
    13ac:	1090000c 	andi	r2,r2,16384
    13b0:	1005003a 	cmpeq	r2,r2,zero
    13b4:	1000031e 	bne	r2,zero,13c4 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
    13b8:	00bffd44 	movi	r2,-11
    13bc:	e0bfff15 	stw	r2,-4(fp)
    13c0:	00000206 	br	13cc <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    13c4:	00bffec4 	movi	r2,-5
    13c8:	e0bfff15 	stw	r2,-4(fp)
    13cc:	e0bfff17 	ldw	r2,-4(fp)
}
    13d0:	e037883a 	mov	sp,fp
    13d4:	dfc00117 	ldw	ra,4(sp)
    13d8:	df000017 	ldw	fp,0(sp)
    13dc:	dec00204 	addi	sp,sp,8
    13e0:	f800283a 	ret

000013e4 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    13e4:	defff904 	addi	sp,sp,-28
    13e8:	dfc00615 	stw	ra,24(sp)
    13ec:	df000515 	stw	fp,20(sp)
    13f0:	df000504 	addi	fp,sp,20
    13f4:	e13ffe15 	stw	r4,-8(fp)
    13f8:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    13fc:	e0bffe17 	ldw	r2,-8(fp)
    1400:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    1404:	e0bffe17 	ldw	r2,-8(fp)
    1408:	10800104 	addi	r2,r2,4
    140c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1410:	0005303a 	rdctl	r2,status
    1414:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1418:	e0fffc17 	ldw	r3,-16(fp)
    141c:	00bfff84 	movi	r2,-2
    1420:	1884703a 	and	r2,r3,r2
    1424:	1001703a 	wrctl	status,r2
  
  return context;
    1428:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    142c:	e0bffd15 	stw	r2,-12(fp)
  alt_tick ();
    1430:	0002dcc0 	call	2dcc <alt_tick>
    1434:	e0bffd17 	ldw	r2,-12(fp)
    1438:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    143c:	e0bffb17 	ldw	r2,-20(fp)
    1440:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    1444:	e037883a 	mov	sp,fp
    1448:	dfc00117 	ldw	ra,4(sp)
    144c:	df000017 	ldw	fp,0(sp)
    1450:	dec00204 	addi	sp,sp,8
    1454:	f800283a 	ret

00001458 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    1458:	defff904 	addi	sp,sp,-28
    145c:	dfc00615 	stw	ra,24(sp)
    1460:	df000515 	stw	fp,20(sp)
    1464:	df000504 	addi	fp,sp,20
    1468:	e13ffc15 	stw	r4,-16(fp)
    146c:	e17ffd15 	stw	r5,-12(fp)
    1470:	e1bffe15 	stw	r6,-8(fp)
    1474:	e1ffff15 	stw	r7,-4(fp)
    1478:	e0bfff17 	ldw	r2,-4(fp)
    147c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    1480:	00800034 	movhi	r2,0
    1484:	109a2d04 	addi	r2,r2,26804
    1488:	10800017 	ldw	r2,0(r2)
    148c:	1004c03a 	cmpne	r2,r2,zero
    1490:	1000041e 	bne	r2,zero,14a4 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
    1494:	00c00034 	movhi	r3,0
    1498:	18da2d04 	addi	r3,r3,26804
    149c:	e0bffb17 	ldw	r2,-20(fp)
    14a0:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    14a4:	e0bffc17 	ldw	r2,-16(fp)
    14a8:	10800104 	addi	r2,r2,4
    14ac:	1007883a 	mov	r3,r2
    14b0:	008001c4 	movi	r2,7
    14b4:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
    14b8:	e13ffe17 	ldw	r4,-8(fp)
    14bc:	e17ffc17 	ldw	r5,-16(fp)
    14c0:	01800034 	movhi	r6,0
    14c4:	3184f904 	addi	r6,r6,5092
    14c8:	00028500 	call	2850 <alt_irq_register>
#endif  
}
    14cc:	e037883a 	mov	sp,fp
    14d0:	dfc00117 	ldw	ra,4(sp)
    14d4:	df000017 	ldw	fp,0(sp)
    14d8:	dec00204 	addi	sp,sp,8
    14dc:	f800283a 	ret

000014e0 <get_DDRAM_addr>:
 * @sa the datasheet for the LCD Display Controller on the DE2 Board
 * @note the function requires that the input are in the valid range
 *
 **/
unsigned char get_DDRAM_addr(unsigned x_pos, unsigned y_pos)
{
    14e0:	defffc04 	addi	sp,sp,-16
    14e4:	df000315 	stw	fp,12(sp)
    14e8:	df000304 	addi	fp,sp,12
    14ec:	e13ffe15 	stw	r4,-8(fp)
    14f0:	e17fff15 	stw	r5,-4(fp)
	//assume valid inputs
	unsigned char addr = 0x00000000;
    14f4:	e03ffd05 	stb	zero,-12(fp)
	if (y_pos == 0)
    14f8:	e0bfff17 	ldw	r2,-4(fp)
    14fc:	1004c03a 	cmpne	r2,r2,zero
    1500:	1000061e 	bne	r2,zero,151c <get_DDRAM_addr+0x3c>
	{
		addr |= x_pos;
    1504:	e0bffe17 	ldw	r2,-8(fp)
    1508:	1007883a 	mov	r3,r2
    150c:	e0bffd03 	ldbu	r2,-12(fp)
    1510:	10c4b03a 	or	r2,r2,r3
    1514:	e0bffd05 	stb	r2,-12(fp)
    1518:	00000806 	br	153c <get_DDRAM_addr+0x5c>
	}
	else
	{
		addr |= x_pos;
    151c:	e0bffe17 	ldw	r2,-8(fp)
    1520:	1007883a 	mov	r3,r2
    1524:	e0bffd03 	ldbu	r2,-12(fp)
    1528:	10c4b03a 	or	r2,r2,r3
    152c:	e0bffd05 	stb	r2,-12(fp)
		addr |= 0x00000040;
    1530:	e0bffd03 	ldbu	r2,-12(fp)
    1534:	10801014 	ori	r2,r2,64
    1538:	e0bffd05 	stb	r2,-12(fp)
	}
	// b_7 is always 1 for DDRAM address, see datasheet
	return (addr | 0x00000080);
    153c:	e0fffd03 	ldbu	r3,-12(fp)
    1540:	00bfe004 	movi	r2,-128
    1544:	1884b03a 	or	r2,r3,r2
    1548:	10803fcc 	andi	r2,r2,255
}
    154c:	e037883a 	mov	sp,fp
    1550:	df000017 	ldw	fp,0(sp)
    1554:	dec00104 	addi	sp,sp,4
    1558:	f800283a 	ret

0000155c <alt_up_character_lcd_send_cmd>:
 * @param cmd -- the command bits 
 *
 * @return nothing
 **/
void alt_up_character_lcd_send_cmd(alt_up_character_lcd_dev *lcd, unsigned char cmd)
{
    155c:	defffd04 	addi	sp,sp,-12
    1560:	df000215 	stw	fp,8(sp)
    1564:	df000204 	addi	fp,sp,8
    1568:	e13ffe15 	stw	r4,-8(fp)
    156c:	e17fff05 	stb	r5,-4(fp)
 	// NOTE: We use the term Instruction Register and Control Register interchangeably
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, cmd);
    1570:	e0bffe17 	ldw	r2,-8(fp)
    1574:	10800a17 	ldw	r2,40(r2)
    1578:	e0ffff03 	ldbu	r3,-4(fp)
    157c:	10c00025 	stbio	r3,0(r2)
}
    1580:	e037883a 	mov	sp,fp
    1584:	df000017 	ldw	fp,0(sp)
    1588:	dec00104 	addi	sp,sp,4
    158c:	f800283a 	ret

00001590 <alt_up_character_lcd_init>:
 * file for a detailed description of each function
 */
////////////////////////////////////////////////////////////////////////////

void alt_up_character_lcd_init(alt_up_character_lcd_dev *lcd)
{
    1590:	defffe04 	addi	sp,sp,-8
    1594:	df000115 	stw	fp,4(sp)
    1598:	df000104 	addi	fp,sp,4
    159c:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, ALT_UP_CHARACTER_LCD_COMM_CLEAR_DISPLAY);
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800a17 	ldw	r2,40(r2)
    15a8:	1007883a 	mov	r3,r2
    15ac:	00800044 	movi	r2,1
    15b0:	18800025 	stbio	r2,0(r3)
	// register the device 
	// see "Developing Device Drivers for the HAL" in "Nios II Software Developer's Handbook"
}
    15b4:	e037883a 	mov	sp,fp
    15b8:	df000017 	ldw	fp,0(sp)
    15bc:	dec00104 	addi	sp,sp,4
    15c0:	f800283a 	ret

000015c4 <alt_up_character_lcd_open_dev>:

alt_up_character_lcd_dev* alt_up_character_lcd_open_dev(const char* name)
{
    15c4:	defffc04 	addi	sp,sp,-16
    15c8:	dfc00315 	stw	ra,12(sp)
    15cc:	df000215 	stw	fp,8(sp)
    15d0:	df000204 	addi	fp,sp,8
    15d4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_character_lcd_dev *dev = (alt_up_character_lcd_dev*)alt_find_dev(name, &alt_dev_list);
    15d8:	e13fff17 	ldw	r4,-4(fp)
    15dc:	01400034 	movhi	r5,0
    15e0:	29540704 	addi	r5,r5,20508
    15e4:	00026500 	call	2650 <alt_find_dev>
    15e8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    15ec:	e0bffe17 	ldw	r2,-8(fp)
}
    15f0:	e037883a 	mov	sp,fp
    15f4:	dfc00117 	ldw	ra,4(sp)
    15f8:	df000017 	ldw	fp,0(sp)
    15fc:	dec00204 	addi	sp,sp,8
    1600:	f800283a 	ret

00001604 <alt_up_character_lcd_write>:

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
    1604:	defffb04 	addi	sp,sp,-20
    1608:	df000415 	stw	fp,16(sp)
    160c:	df000404 	addi	fp,sp,16
    1610:	e13ffd15 	stw	r4,-12(fp)
    1614:	e17ffe15 	stw	r5,-8(fp)
    1618:	e1bfff15 	stw	r6,-4(fp)
	unsigned int i;
	for (i = 0; i < len; i++)
    161c:	e03ffc15 	stw	zero,-16(fp)
    1620:	00000f06 	br	1660 <alt_up_character_lcd_write+0x5c>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
    1624:	e0bffd17 	ldw	r2,-12(fp)
    1628:	10800a17 	ldw	r2,40(r2)
    162c:	11000044 	addi	r4,r2,1
    1630:	e0fffc17 	ldw	r3,-16(fp)
    1634:	e0bffe17 	ldw	r2,-8(fp)
    1638:	1885883a 	add	r2,r3,r2
    163c:	10800003 	ldbu	r2,0(r2)
    1640:	10c03fcc 	andi	r3,r2,255
    1644:	18c0201c 	xori	r3,r3,128
    1648:	18ffe004 	addi	r3,r3,-128
    164c:	2005883a 	mov	r2,r4
    1650:	10c00025 	stbio	r3,0(r2)
}

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
	unsigned int i;
	for (i = 0; i < len; i++)
    1654:	e0bffc17 	ldw	r2,-16(fp)
    1658:	10800044 	addi	r2,r2,1
    165c:	e0bffc15 	stw	r2,-16(fp)
    1660:	e0fffc17 	ldw	r3,-16(fp)
    1664:	e0bfff17 	ldw	r2,-4(fp)
    1668:	18bfee36 	bltu	r3,r2,1624 <alt_up_character_lcd_write+0x20>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
	}
}
    166c:	e037883a 	mov	sp,fp
    1670:	df000017 	ldw	fp,0(sp)
    1674:	dec00104 	addi	sp,sp,4
    1678:	f800283a 	ret

0000167c <alt_up_character_lcd_string>:

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
    167c:	defffd04 	addi	sp,sp,-12
    1680:	df000215 	stw	fp,8(sp)
    1684:	df000204 	addi	fp,sp,8
    1688:	e13ffe15 	stw	r4,-8(fp)
    168c:	e17fff15 	stw	r5,-4(fp)
	while ( *ptr )
    1690:	00000d06 	br	16c8 <alt_up_character_lcd_string+0x4c>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
    1694:	e0bffe17 	ldw	r2,-8(fp)
    1698:	10800a17 	ldw	r2,40(r2)
    169c:	11000044 	addi	r4,r2,1
    16a0:	e0bfff17 	ldw	r2,-4(fp)
    16a4:	10800003 	ldbu	r2,0(r2)
    16a8:	10c03fcc 	andi	r3,r2,255
    16ac:	18c0201c 	xori	r3,r3,128
    16b0:	18ffe004 	addi	r3,r3,-128
    16b4:	2005883a 	mov	r2,r4
    16b8:	10c00025 	stbio	r3,0(r2)
		++ptr;
    16bc:	e0bfff17 	ldw	r2,-4(fp)
    16c0:	10800044 	addi	r2,r2,1
    16c4:	e0bfff15 	stw	r2,-4(fp)
	}
}

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
	while ( *ptr )
    16c8:	e0bfff17 	ldw	r2,-4(fp)
    16cc:	10800003 	ldbu	r2,0(r2)
    16d0:	10803fcc 	andi	r2,r2,255
    16d4:	1080201c 	xori	r2,r2,128
    16d8:	10bfe004 	addi	r2,r2,-128
    16dc:	1004c03a 	cmpne	r2,r2,zero
    16e0:	103fec1e 	bne	r2,zero,1694 <alt_up_character_lcd_string+0x18>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
		++ptr;
	}
}
    16e4:	e037883a 	mov	sp,fp
    16e8:	df000017 	ldw	fp,0(sp)
    16ec:	dec00104 	addi	sp,sp,4
    16f0:	f800283a 	ret

000016f4 <alt_up_character_lcd_write_fd>:

// this function isn't used, and is included for future upgrades
int alt_up_character_lcd_write_fd(alt_fd *fd, const char *ptr, int len)
{
    16f4:	defffb04 	addi	sp,sp,-20
    16f8:	dfc00415 	stw	ra,16(sp)
    16fc:	df000315 	stw	fp,12(sp)
    1700:	df000304 	addi	fp,sp,12
    1704:	e13ffd15 	stw	r4,-12(fp)
    1708:	e17ffe15 	stw	r5,-8(fp)
    170c:	e1bfff15 	stw	r6,-4(fp)
	alt_up_character_lcd_write( (alt_up_character_lcd_dev *) fd->dev, ptr, (unsigned int) len);
    1710:	e0bffd17 	ldw	r2,-12(fp)
    1714:	10800017 	ldw	r2,0(r2)
    1718:	1009883a 	mov	r4,r2
    171c:	e1bfff17 	ldw	r6,-4(fp)
    1720:	e17ffe17 	ldw	r5,-8(fp)
    1724:	00016040 	call	1604 <alt_up_character_lcd_write>
	return 0;
    1728:	0005883a 	mov	r2,zero
}
    172c:	e037883a 	mov	sp,fp
    1730:	dfc00117 	ldw	ra,4(sp)
    1734:	df000017 	ldw	fp,0(sp)
    1738:	dec00204 	addi	sp,sp,8
    173c:	f800283a 	ret

00001740 <alt_up_character_lcd_set_cursor_pos>:

int alt_up_character_lcd_set_cursor_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, 
	 unsigned y_pos)
{
    1740:	defff904 	addi	sp,sp,-28
    1744:	dfc00615 	stw	ra,24(sp)
    1748:	df000515 	stw	fp,20(sp)
    174c:	df000504 	addi	fp,sp,20
    1750:	e13ffc15 	stw	r4,-16(fp)
    1754:	e17ffd15 	stw	r5,-12(fp)
    1758:	e1bffe15 	stw	r6,-8(fp)
	//boundary check
	if (x_pos > 39 || y_pos > 1 )
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10800a28 	cmpgeui	r2,r2,40
    1764:	1000031e 	bne	r2,zero,1774 <alt_up_character_lcd_set_cursor_pos+0x34>
    1768:	e0bffe17 	ldw	r2,-8(fp)
    176c:	108000b0 	cmpltui	r2,r2,2
    1770:	1000031e 	bne	r2,zero,1780 <alt_up_character_lcd_set_cursor_pos+0x40>
		// invalid argument
		return -1;
    1774:	00bfffc4 	movi	r2,-1
    1778:	e0bfff15 	stw	r2,-4(fp)
    177c:	00000806 	br	17a0 <alt_up_character_lcd_set_cursor_pos+0x60>
	// calculate address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    1780:	e13ffd17 	ldw	r4,-12(fp)
    1784:	e17ffe17 	ldw	r5,-8(fp)
    1788:	00014e00 	call	14e0 <get_DDRAM_addr>
    178c:	e0bffb05 	stb	r2,-20(fp)
	// set the cursor
	alt_up_character_lcd_send_cmd(lcd, addr);
    1790:	e17ffb03 	ldbu	r5,-20(fp)
    1794:	e13ffc17 	ldw	r4,-16(fp)
    1798:	000155c0 	call	155c <alt_up_character_lcd_send_cmd>
	return 0;
    179c:	e03fff15 	stw	zero,-4(fp)
    17a0:	e0bfff17 	ldw	r2,-4(fp)
}
    17a4:	e037883a 	mov	sp,fp
    17a8:	dfc00117 	ldw	ra,4(sp)
    17ac:	df000017 	ldw	fp,0(sp)
    17b0:	dec00204 	addi	sp,sp,8
    17b4:	f800283a 	ret

000017b8 <alt_up_character_lcd_shift_cursor>:

void alt_up_character_lcd_shift_cursor(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    17b8:	defff904 	addi	sp,sp,-28
    17bc:	dfc00615 	stw	ra,24(sp)
    17c0:	df000515 	stw	fp,20(sp)
    17c4:	df000504 	addi	fp,sp,20
    17c8:	e13ffc15 	stw	r4,-16(fp)
    17cc:	e17ffd15 	stw	r5,-12(fp)
	if (x_right_shift_offset == 0) 
    17d0:	e0bffd17 	ldw	r2,-12(fp)
    17d4:	1005003a 	cmpeq	r2,r2,zero
    17d8:	10001e1e 	bne	r2,zero,1854 <alt_up_character_lcd_shift_cursor+0x9c>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
    17dc:	e0bffd17 	ldw	r2,-12(fp)
    17e0:	10800050 	cmplti	r2,r2,1
    17e4:	1000031e 	bne	r2,zero,17f4 <alt_up_character_lcd_shift_cursor+0x3c>
    17e8:	00800504 	movi	r2,20
    17ec:	e0bfff05 	stb	r2,-4(fp)
    17f0:	00000206 	br	17fc <alt_up_character_lcd_shift_cursor+0x44>
    17f4:	00c00404 	movi	r3,16
    17f8:	e0ffff05 	stb	r3,-4(fp)
    17fc:	e0bfff03 	ldbu	r2,-4(fp)
    1800:	e0bffb45 	stb	r2,-19(fp)
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
    1804:	e0fffd17 	ldw	r3,-12(fp)
    1808:	e0fffe15 	stw	r3,-8(fp)
    180c:	e0fffe17 	ldw	r3,-8(fp)
    1810:	1804403a 	cmpge	r2,r3,zero
    1814:	1000031e 	bne	r2,zero,1824 <alt_up_character_lcd_shift_cursor+0x6c>
    1818:	e0bffe17 	ldw	r2,-8(fp)
    181c:	0085c83a 	sub	r2,zero,r2
    1820:	e0bffe15 	stw	r2,-8(fp)
    1824:	e0fffe17 	ldw	r3,-8(fp)
    1828:	e0fffb05 	stb	r3,-20(fp)
	// do the shift
	while (num_offset-- > 0)
    182c:	00000306 	br	183c <alt_up_character_lcd_shift_cursor+0x84>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    1830:	e17ffb43 	ldbu	r5,-19(fp)
    1834:	e13ffc17 	ldw	r4,-16(fp)
    1838:	000155c0 	call	155c <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    183c:	e0bffb03 	ldbu	r2,-20(fp)
    1840:	10bfffc4 	addi	r2,r2,-1
    1844:	e0bffb05 	stb	r2,-20(fp)
    1848:	e0bffb03 	ldbu	r2,-20(fp)
    184c:	10803fd8 	cmpnei	r2,r2,255
    1850:	103ff71e 	bne	r2,zero,1830 <alt_up_character_lcd_shift_cursor+0x78>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    1854:	e037883a 	mov	sp,fp
    1858:	dfc00117 	ldw	ra,4(sp)
    185c:	df000017 	ldw	fp,0(sp)
    1860:	dec00204 	addi	sp,sp,8
    1864:	f800283a 	ret

00001868 <alt_up_character_lcd_shift_display>:

void alt_up_character_lcd_shift_display(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    1868:	defff904 	addi	sp,sp,-28
    186c:	dfc00615 	stw	ra,24(sp)
    1870:	df000515 	stw	fp,20(sp)
    1874:	df000504 	addi	fp,sp,20
    1878:	e13ffc15 	stw	r4,-16(fp)
    187c:	e17ffd15 	stw	r5,-12(fp)
	if (x_right_shift_offset == 0) 
    1880:	e0bffd17 	ldw	r2,-12(fp)
    1884:	1005003a 	cmpeq	r2,r2,zero
    1888:	10001e1e 	bne	r2,zero,1904 <alt_up_character_lcd_shift_display+0x9c>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
    188c:	e0bffd17 	ldw	r2,-12(fp)
    1890:	10800050 	cmplti	r2,r2,1
    1894:	1000031e 	bne	r2,zero,18a4 <alt_up_character_lcd_shift_display+0x3c>
    1898:	00800704 	movi	r2,28
    189c:	e0bfff05 	stb	r2,-4(fp)
    18a0:	00000206 	br	18ac <alt_up_character_lcd_shift_display+0x44>
    18a4:	00c00604 	movi	r3,24
    18a8:	e0ffff05 	stb	r3,-4(fp)
    18ac:	e0bfff03 	ldbu	r2,-4(fp)
    18b0:	e0bffb45 	stb	r2,-19(fp)
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
    18b4:	e0fffd17 	ldw	r3,-12(fp)
    18b8:	e0fffe15 	stw	r3,-8(fp)
    18bc:	e0fffe17 	ldw	r3,-8(fp)
    18c0:	1804403a 	cmpge	r2,r3,zero
    18c4:	1000031e 	bne	r2,zero,18d4 <alt_up_character_lcd_shift_display+0x6c>
    18c8:	e0bffe17 	ldw	r2,-8(fp)
    18cc:	0085c83a 	sub	r2,zero,r2
    18d0:	e0bffe15 	stw	r2,-8(fp)
    18d4:	e0fffe17 	ldw	r3,-8(fp)
    18d8:	e0fffb05 	stb	r3,-20(fp)
	// do the shift
	while (num_offset-- > 0)
    18dc:	00000306 	br	18ec <alt_up_character_lcd_shift_display+0x84>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    18e0:	e17ffb43 	ldbu	r5,-19(fp)
    18e4:	e13ffc17 	ldw	r4,-16(fp)
    18e8:	000155c0 	call	155c <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    18ec:	e0bffb03 	ldbu	r2,-20(fp)
    18f0:	10bfffc4 	addi	r2,r2,-1
    18f4:	e0bffb05 	stb	r2,-20(fp)
    18f8:	e0bffb03 	ldbu	r2,-20(fp)
    18fc:	10803fd8 	cmpnei	r2,r2,255
    1900:	103ff71e 	bne	r2,zero,18e0 <alt_up_character_lcd_shift_display+0x78>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    1904:	e037883a 	mov	sp,fp
    1908:	dfc00117 	ldw	ra,4(sp)
    190c:	df000017 	ldw	fp,0(sp)
    1910:	dec00204 	addi	sp,sp,8
    1914:	f800283a 	ret

00001918 <alt_up_character_lcd_erase_pos>:

int alt_up_character_lcd_erase_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, unsigned y_pos)
{
    1918:	defff904 	addi	sp,sp,-28
    191c:	dfc00615 	stw	ra,24(sp)
    1920:	df000515 	stw	fp,20(sp)
    1924:	df000504 	addi	fp,sp,20
    1928:	e13ffc15 	stw	r4,-16(fp)
    192c:	e17ffd15 	stw	r5,-12(fp)
    1930:	e1bffe15 	stw	r6,-8(fp)
	// boundary check
	if (x_pos > 39 || y_pos > 1 )
    1934:	e0bffd17 	ldw	r2,-12(fp)
    1938:	10800a28 	cmpgeui	r2,r2,40
    193c:	1000031e 	bne	r2,zero,194c <alt_up_character_lcd_erase_pos+0x34>
    1940:	e0bffe17 	ldw	r2,-8(fp)
    1944:	108000b0 	cmpltui	r2,r2,2
    1948:	1000031e 	bne	r2,zero,1958 <alt_up_character_lcd_erase_pos+0x40>
		return -1;
    194c:	00bfffc4 	movi	r2,-1
    1950:	e0bfff15 	stw	r2,-4(fp)
    1954:	00000e06 	br	1990 <alt_up_character_lcd_erase_pos+0x78>

	// get address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    1958:	e13ffd17 	ldw	r4,-12(fp)
    195c:	e17ffe17 	ldw	r5,-8(fp)
    1960:	00014e00 	call	14e0 <get_DDRAM_addr>
    1964:	e0bffb05 	stb	r2,-20(fp)
	// set cursor to dest point
	alt_up_character_lcd_send_cmd(lcd, addr);
    1968:	e17ffb03 	ldbu	r5,-20(fp)
    196c:	e13ffc17 	ldw	r4,-16(fp)
    1970:	000155c0 	call	155c <alt_up_character_lcd_send_cmd>
	//send an empty char as erase (refer to the Character Generator ROM part of the Datasheet)
	IOWR_ALT_UP_CHARACTER_LCD_DATA(lcd->base, (0x00000002) );
    1974:	e0bffc17 	ldw	r2,-16(fp)
    1978:	10800a17 	ldw	r2,40(r2)
    197c:	10800044 	addi	r2,r2,1
    1980:	1007883a 	mov	r3,r2
    1984:	00800084 	movi	r2,2
    1988:	18800025 	stbio	r2,0(r3)
	return 0;
    198c:	e03fff15 	stw	zero,-4(fp)
    1990:	e0bfff17 	ldw	r2,-4(fp)
}
    1994:	e037883a 	mov	sp,fp
    1998:	dfc00117 	ldw	ra,4(sp)
    199c:	df000017 	ldw	fp,0(sp)
    19a0:	dec00204 	addi	sp,sp,8
    19a4:	f800283a 	ret

000019a8 <alt_up_character_lcd_cursor_off>:

void alt_up_character_lcd_cursor_off(alt_up_character_lcd_dev *lcd)
{
    19a8:	defffd04 	addi	sp,sp,-12
    19ac:	dfc00215 	stw	ra,8(sp)
    19b0:	df000115 	stw	fp,4(sp)
    19b4:	df000104 	addi	fp,sp,4
    19b8:	e13fff15 	stw	r4,-4(fp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_OFF);
    19bc:	e13fff17 	ldw	r4,-4(fp)
    19c0:	01400304 	movi	r5,12
    19c4:	000155c0 	call	155c <alt_up_character_lcd_send_cmd>
}
    19c8:	e037883a 	mov	sp,fp
    19cc:	dfc00117 	ldw	ra,4(sp)
    19d0:	df000017 	ldw	fp,0(sp)
    19d4:	dec00204 	addi	sp,sp,8
    19d8:	f800283a 	ret

000019dc <alt_up_character_lcd_cursor_blink_on>:

void alt_up_character_lcd_cursor_blink_on(alt_up_character_lcd_dev *lcd)
{
    19dc:	defffd04 	addi	sp,sp,-12
    19e0:	dfc00215 	stw	ra,8(sp)
    19e4:	df000115 	stw	fp,4(sp)
    19e8:	df000104 	addi	fp,sp,4
    19ec:	e13fff15 	stw	r4,-4(fp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_BLINK_ON);
    19f0:	e13fff17 	ldw	r4,-4(fp)
    19f4:	014003c4 	movi	r5,15
    19f8:	000155c0 	call	155c <alt_up_character_lcd_send_cmd>
}
    19fc:	e037883a 	mov	sp,fp
    1a00:	dfc00117 	ldw	ra,4(sp)
    1a04:	df000017 	ldw	fp,0(sp)
    1a08:	dec00204 	addi	sp,sp,8
    1a0c:	f800283a 	ret

00001a10 <alt_up_irda_enable_read_interrupt>:
#include "altera_up_avalon_irda.h"
#include "altera_up_avalon_irda_regs.h"


void alt_up_irda_enable_read_interrupt(alt_up_irda_dev *irda)
{
    1a10:	defffd04 	addi	sp,sp,-12
    1a14:	df000215 	stw	fp,8(sp)
    1a18:	df000204 	addi	fp,sp,8
    1a1c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    1a20:	e0bfff17 	ldw	r2,-4(fp)
    1a24:	10800a17 	ldw	r2,40(r2)
    1a28:	10800104 	addi	r2,r2,4
    1a2c:	10800037 	ldwio	r2,0(r2)
    1a30:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_IRDA_CONTROL_RE_MSK;
    1a34:	e0bffe17 	ldw	r2,-8(fp)
    1a38:	10800054 	ori	r2,r2,1
    1a3c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_IRDA_CONTROL(irda->base, ctrl_reg);
    1a40:	e0bfff17 	ldw	r2,-4(fp)
    1a44:	10800a17 	ldw	r2,40(r2)
    1a48:	10800104 	addi	r2,r2,4
    1a4c:	e0fffe17 	ldw	r3,-8(fp)
    1a50:	10c00035 	stwio	r3,0(r2)
}
    1a54:	e037883a 	mov	sp,fp
    1a58:	df000017 	ldw	fp,0(sp)
    1a5c:	dec00104 	addi	sp,sp,4
    1a60:	f800283a 	ret

00001a64 <alt_up_irda_disable_read_interrupt>:

void alt_up_irda_disable_read_interrupt(alt_up_irda_dev *irda)
{
    1a64:	defffd04 	addi	sp,sp,-12
    1a68:	df000215 	stw	fp,8(sp)
    1a6c:	df000204 	addi	fp,sp,8
    1a70:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    1a74:	e0bfff17 	ldw	r2,-4(fp)
    1a78:	10800a17 	ldw	r2,40(r2)
    1a7c:	10800104 	addi	r2,r2,4
    1a80:	10800037 	ldwio	r2,0(r2)
    1a84:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_IRDA_CONTROL_RE_MSK;
    1a88:	e0fffe17 	ldw	r3,-8(fp)
    1a8c:	00bfff84 	movi	r2,-2
    1a90:	1884703a 	and	r2,r3,r2
    1a94:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_IRDA_CONTROL(irda->base, ctrl_reg);
    1a98:	e0bfff17 	ldw	r2,-4(fp)
    1a9c:	10800a17 	ldw	r2,40(r2)
    1aa0:	10800104 	addi	r2,r2,4
    1aa4:	e0fffe17 	ldw	r3,-8(fp)
    1aa8:	10c00035 	stwio	r3,0(r2)
}
    1aac:	e037883a 	mov	sp,fp
    1ab0:	df000017 	ldw	fp,0(sp)
    1ab4:	dec00104 	addi	sp,sp,4
    1ab8:	f800283a 	ret

00001abc <alt_up_irda_get_used_space_in_read_FIFO>:

unsigned alt_up_irda_get_used_space_in_read_FIFO(alt_up_irda_dev *irda)
{
    1abc:	defffd04 	addi	sp,sp,-12
    1ac0:	df000215 	stw	fp,8(sp)
    1ac4:	df000204 	addi	fp,sp,8
    1ac8:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
    1acc:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_IRDA_DATA(irda->base), 2); 
//	return ravail;
	ravail = IORD_ALT_UP_IRDA_RAVAIL(irda->base); 
    1ad0:	e0bfff17 	ldw	r2,-4(fp)
    1ad4:	10800a17 	ldw	r2,40(r2)
    1ad8:	10800084 	addi	r2,r2,2
    1adc:	1080002b 	ldhuio	r2,0(r2)
    1ae0:	e0bffe0d 	sth	r2,-8(fp)
	return (ravail & ALT_UP_IRDA_RAVAIL_MSK) >> ALT_UP_IRDA_RAVAIL_OFST;
    1ae4:	e0bffe0b 	ldhu	r2,-8(fp)
}
    1ae8:	e037883a 	mov	sp,fp
    1aec:	df000017 	ldw	fp,0(sp)
    1af0:	dec00104 	addi	sp,sp,4
    1af4:	f800283a 	ret

00001af8 <alt_up_irda_get_available_space_in_write_FIFO>:

unsigned alt_up_irda_get_available_space_in_write_FIFO(alt_up_irda_dev *irda)
{
    1af8:	defffd04 	addi	sp,sp,-12
    1afc:	df000215 	stw	fp,8(sp)
    1b00:	df000204 	addi	fp,sp,8
    1b04:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    1b08:	e0bfff17 	ldw	r2,-4(fp)
    1b0c:	10800a17 	ldw	r2,40(r2)
    1b10:	10800104 	addi	r2,r2,4
    1b14:	10800037 	ldwio	r2,0(r2)
    1b18:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_IRDA_CONTROL_WSPACE_MSK) >> ALT_UP_IRDA_CONTROL_WSPACE_OFST;
    1b1c:	e0bffe17 	ldw	r2,-8(fp)
    1b20:	10bfffec 	andhi	r2,r2,65535
    1b24:	1004d43a 	srli	r2,r2,16
}
    1b28:	e037883a 	mov	sp,fp
    1b2c:	df000017 	ldw	fp,0(sp)
    1b30:	dec00104 	addi	sp,sp,4
    1b34:	f800283a 	ret

00001b38 <alt_up_irda_check_parity>:

int alt_up_irda_check_parity(alt_u32 data_reg)
{
    1b38:	defffc04 	addi	sp,sp,-16
    1b3c:	df000315 	stw	fp,12(sp)
    1b40:	df000304 	addi	fp,sp,12
    1b44:	e13ffe15 	stw	r4,-8(fp)
	unsigned parity_error = (data_reg & ALT_UP_IRDA_DATA_PE_MSK) >> ALT_UP_IRDA_DATA_PE_OFST;
    1b48:	e0bffe17 	ldw	r2,-8(fp)
    1b4c:	1080800c 	andi	r2,r2,512
    1b50:	1004d27a 	srli	r2,r2,9
    1b54:	e0bffd15 	stw	r2,-12(fp)
	return (parity_error ? -1 : 0);
    1b58:	e0bffd17 	ldw	r2,-12(fp)
    1b5c:	1005003a 	cmpeq	r2,r2,zero
    1b60:	1000031e 	bne	r2,zero,1b70 <alt_up_irda_check_parity+0x38>
    1b64:	00bfffc4 	movi	r2,-1
    1b68:	e0bfff15 	stw	r2,-4(fp)
    1b6c:	00000106 	br	1b74 <alt_up_irda_check_parity+0x3c>
    1b70:	e03fff15 	stw	zero,-4(fp)
    1b74:	e0bfff17 	ldw	r2,-4(fp)
}
    1b78:	e037883a 	mov	sp,fp
    1b7c:	df000017 	ldw	fp,0(sp)
    1b80:	dec00104 	addi	sp,sp,4
    1b84:	f800283a 	ret

00001b88 <alt_up_irda_write_data>:

int alt_up_irda_write_data(alt_up_irda_dev *irda, alt_u8 data)
{
    1b88:	defffc04 	addi	sp,sp,-16
    1b8c:	df000315 	stw	fp,12(sp)
    1b90:	df000304 	addi	fp,sp,12
    1b94:	e13ffe15 	stw	r4,-8(fp)
    1b98:	e17fff05 	stb	r5,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_IRDA_DATA(irda->base);
    1b9c:	e0bffe17 	ldw	r2,-8(fp)
    1ba0:	10800a17 	ldw	r2,40(r2)
    1ba4:	10800037 	ldwio	r2,0(r2)
    1ba8:	e0bffd15 	stw	r2,-12(fp)

	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_IRDA_DATA(irda->base, (data>>ALT_UP_IRDA_DATA_DATA_OFST) & ALT_UP_IRDA_DATA_DATA_MSK);
    1bac:	e0bffe17 	ldw	r2,-8(fp)
    1bb0:	10800a17 	ldw	r2,40(r2)
    1bb4:	e0ffff03 	ldbu	r3,-4(fp)
    1bb8:	10c00035 	stwio	r3,0(r2)
	return 0;
    1bbc:	0005883a 	mov	r2,zero
}
    1bc0:	e037883a 	mov	sp,fp
    1bc4:	df000017 	ldw	fp,0(sp)
    1bc8:	dec00104 	addi	sp,sp,4
    1bcc:	f800283a 	ret

00001bd0 <alt_up_irda_read_data>:

int alt_up_irda_read_data(alt_up_irda_dev *irda, alt_u8 *data, alt_u8 *parity_error)
{
    1bd0:	defffa04 	addi	sp,sp,-24
    1bd4:	dfc00515 	stw	ra,20(sp)
    1bd8:	df000415 	stw	fp,16(sp)
    1bdc:	df000404 	addi	fp,sp,16
    1be0:	e13ffd15 	stw	r4,-12(fp)
    1be4:	e17ffe15 	stw	r5,-8(fp)
    1be8:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_IRDA_DATA(irda->base);
    1bec:	e0bffd17 	ldw	r2,-12(fp)
    1bf0:	10800a17 	ldw	r2,40(r2)
    1bf4:	10800037 	ldwio	r2,0(r2)
    1bf8:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_IRDA_DATA_DATA_MSK) >> ALT_UP_IRDA_DATA_DATA_OFST;
    1bfc:	e0bffc17 	ldw	r2,-16(fp)
    1c00:	1007883a 	mov	r3,r2
    1c04:	e0bffe17 	ldw	r2,-8(fp)
    1c08:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_irda_check_parity(data_reg);
    1c0c:	e13ffc17 	ldw	r4,-16(fp)
    1c10:	0001b380 	call	1b38 <alt_up_irda_check_parity>
    1c14:	1007883a 	mov	r3,r2
    1c18:	e0bfff17 	ldw	r2,-4(fp)
    1c1c:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_IRDA_DATA_RVALID_MSK) >> ALT_UP_IRDA_DATA_RVALID_OFST) - 1);
    1c20:	e0bffc17 	ldw	r2,-16(fp)
    1c24:	10a0000c 	andi	r2,r2,32768
    1c28:	1004d3fa 	srli	r2,r2,15
    1c2c:	10bfffc4 	addi	r2,r2,-1
}
    1c30:	e037883a 	mov	sp,fp
    1c34:	dfc00117 	ldw	ra,4(sp)
    1c38:	df000017 	ldw	fp,0(sp)
    1c3c:	dec00204 	addi	sp,sp,8
    1c40:	f800283a 	ret

00001c44 <alt_up_irda_read_fd>:

int alt_up_irda_read_fd (alt_fd* fd, char* ptr, int len)
{
    1c44:	defff804 	addi	sp,sp,-32
    1c48:	dfc00715 	stw	ra,28(sp)
    1c4c:	df000615 	stw	fp,24(sp)
    1c50:	df000604 	addi	fp,sp,24
    1c54:	e13ffd15 	stw	r4,-12(fp)
    1c58:	e17ffe15 	stw	r5,-8(fp)
    1c5c:	e1bfff15 	stw	r6,-4(fp)
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
    1c60:	e0bffd17 	ldw	r2,-12(fp)
    1c64:	10800017 	ldw	r2,0(r2)
    1c68:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
    1c6c:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
    1c70:	00000c06 	br	1ca4 <alt_up_irda_read_fd+0x60>
	{
		if (alt_up_irda_read_data(irda, ptr++, &parity_error)==0)
    1c74:	e17ffe17 	ldw	r5,-8(fp)
    1c78:	e0bffe17 	ldw	r2,-8(fp)
    1c7c:	10800044 	addi	r2,r2,1
    1c80:	e0bffe15 	stw	r2,-8(fp)
    1c84:	e1bffc04 	addi	r6,fp,-16
    1c88:	e13ffb17 	ldw	r4,-20(fp)
    1c8c:	0001bd00 	call	1bd0 <alt_up_irda_read_data>
    1c90:	1004c03a 	cmpne	r2,r2,zero
    1c94:	1000091e 	bne	r2,zero,1cbc <alt_up_irda_read_fd+0x78>
			count++;
    1c98:	e0bffa17 	ldw	r2,-24(fp)
    1c9c:	10800044 	addi	r2,r2,1
    1ca0:	e0bffa15 	stw	r2,-24(fp)
int alt_up_irda_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
    1ca4:	e0bfff17 	ldw	r2,-4(fp)
    1ca8:	10bfffc4 	addi	r2,r2,-1
    1cac:	e0bfff15 	stw	r2,-4(fp)
    1cb0:	e0bfff17 	ldw	r2,-4(fp)
    1cb4:	10bfffd8 	cmpnei	r2,r2,-1
    1cb8:	103fee1e 	bne	r2,zero,1c74 <alt_up_irda_read_fd+0x30>
		if (alt_up_irda_read_data(irda, ptr++, &parity_error)==0)
			count++;
		else
			break;
	}
	return count;
    1cbc:	e0bffa17 	ldw	r2,-24(fp)
}
    1cc0:	e037883a 	mov	sp,fp
    1cc4:	dfc00117 	ldw	ra,4(sp)
    1cc8:	df000017 	ldw	fp,0(sp)
    1ccc:	dec00204 	addi	sp,sp,8
    1cd0:	f800283a 	ret

00001cd4 <alt_up_irda_write_fd>:

int alt_up_irda_write_fd (alt_fd* fd, const char* ptr, int len)
{
    1cd4:	defff904 	addi	sp,sp,-28
    1cd8:	dfc00615 	stw	ra,24(sp)
    1cdc:	df000515 	stw	fp,20(sp)
    1ce0:	df000504 	addi	fp,sp,20
    1ce4:	e13ffd15 	stw	r4,-12(fp)
    1ce8:	e17ffe15 	stw	r5,-8(fp)
    1cec:	e1bfff15 	stw	r6,-4(fp)
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
    1cf0:	e0bffd17 	ldw	r2,-12(fp)
    1cf4:	10800017 	ldw	r2,0(r2)
    1cf8:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
    1cfc:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
    1d00:	00000c06 	br	1d34 <alt_up_irda_write_fd+0x60>
	{
		if (alt_up_irda_write_data(irda, ptr++)==0)
    1d04:	e0bffe17 	ldw	r2,-8(fp)
    1d08:	11403fcc 	andi	r5,r2,255
    1d0c:	e0bffe17 	ldw	r2,-8(fp)
    1d10:	10800044 	addi	r2,r2,1
    1d14:	e0bffe15 	stw	r2,-8(fp)
    1d18:	e13ffc17 	ldw	r4,-16(fp)
    1d1c:	0001b880 	call	1b88 <alt_up_irda_write_data>
    1d20:	1004c03a 	cmpne	r2,r2,zero
    1d24:	1000091e 	bne	r2,zero,1d4c <alt_up_irda_write_fd+0x78>
			count++;
    1d28:	e0bffb17 	ldw	r2,-20(fp)
    1d2c:	10800044 	addi	r2,r2,1
    1d30:	e0bffb15 	stw	r2,-20(fp)

int alt_up_irda_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
	int count = 0;
	while(len--)
    1d34:	e0bfff17 	ldw	r2,-4(fp)
    1d38:	10bfffc4 	addi	r2,r2,-1
    1d3c:	e0bfff15 	stw	r2,-4(fp)
    1d40:	e0bfff17 	ldw	r2,-4(fp)
    1d44:	10bfffd8 	cmpnei	r2,r2,-1
    1d48:	103fee1e 	bne	r2,zero,1d04 <alt_up_irda_write_fd+0x30>
		if (alt_up_irda_write_data(irda, ptr++)==0)
			count++;
		else
			break;
	}
	return count;
    1d4c:	e0bffb17 	ldw	r2,-20(fp)
}
    1d50:	e037883a 	mov	sp,fp
    1d54:	dfc00117 	ldw	ra,4(sp)
    1d58:	df000017 	ldw	fp,0(sp)
    1d5c:	dec00204 	addi	sp,sp,8
    1d60:	f800283a 	ret

00001d64 <alt_up_irda_open_dev>:

alt_up_irda_dev* alt_up_irda_open_dev(const char* name)
{
    1d64:	defffc04 	addi	sp,sp,-16
    1d68:	dfc00315 	stw	ra,12(sp)
    1d6c:	df000215 	stw	fp,8(sp)
    1d70:	df000204 	addi	fp,sp,8
    1d74:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_irda_dev *dev = (alt_up_irda_dev*)alt_find_dev(name, &alt_dev_list);
    1d78:	e13fff17 	ldw	r4,-4(fp)
    1d7c:	01400034 	movhi	r5,0
    1d80:	29540704 	addi	r5,r5,20508
    1d84:	00026500 	call	2650 <alt_find_dev>
    1d88:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    1d8c:	e0bffe17 	ldw	r2,-8(fp)
}
    1d90:	e037883a 	mov	sp,fp
    1d94:	dfc00117 	ldw	ra,4(sp)
    1d98:	df000017 	ldw	fp,0(sp)
    1d9c:	dec00204 	addi	sp,sp,8
    1da0:	f800283a 	ret

00001da4 <alt_up_parallel_port_open_dev>:

#include "altera_up_avalon_parallel_port.h"
#include "altera_up_avalon_parallel_port_regs.h"

alt_up_parallel_port_dev* alt_up_parallel_port_open_dev(const char* name)
{
    1da4:	defffc04 	addi	sp,sp,-16
    1da8:	dfc00315 	stw	ra,12(sp)
    1dac:	df000215 	stw	fp,8(sp)
    1db0:	df000204 	addi	fp,sp,8
    1db4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_parallel_port_dev *dev = (alt_up_parallel_port_dev*)alt_find_dev(name, &alt_dev_list);
    1db8:	e13fff17 	ldw	r4,-4(fp)
    1dbc:	01400034 	movhi	r5,0
    1dc0:	29540704 	addi	r5,r5,20508
    1dc4:	00026500 	call	2650 <alt_find_dev>
    1dc8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    1dcc:	e0bffe17 	ldw	r2,-8(fp)
}
    1dd0:	e037883a 	mov	sp,fp
    1dd4:	dfc00117 	ldw	ra,4(sp)
    1dd8:	df000017 	ldw	fp,0(sp)
    1ddc:	dec00204 	addi	sp,sp,8
    1de0:	f800283a 	ret

00001de4 <alt_up_rs232_enable_read_interrupt>:
#include "altera_up_avalon_rs232.h"
#include "altera_up_avalon_rs232_regs.h"


void alt_up_rs232_enable_read_interrupt(alt_up_rs232_dev *rs232)
{
    1de4:	defffd04 	addi	sp,sp,-12
    1de8:	df000215 	stw	fp,8(sp)
    1dec:	df000204 	addi	fp,sp,8
    1df0:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    1df4:	e0bfff17 	ldw	r2,-4(fp)
    1df8:	10800a17 	ldw	r2,40(r2)
    1dfc:	10800104 	addi	r2,r2,4
    1e00:	10800037 	ldwio	r2,0(r2)
    1e04:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_RS232_CONTROL_RE_MSK;
    1e08:	e0bffe17 	ldw	r2,-8(fp)
    1e0c:	10800054 	ori	r2,r2,1
    1e10:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
    1e14:	e0bfff17 	ldw	r2,-4(fp)
    1e18:	10800a17 	ldw	r2,40(r2)
    1e1c:	10800104 	addi	r2,r2,4
    1e20:	e0fffe17 	ldw	r3,-8(fp)
    1e24:	10c00035 	stwio	r3,0(r2)
}
    1e28:	e037883a 	mov	sp,fp
    1e2c:	df000017 	ldw	fp,0(sp)
    1e30:	dec00104 	addi	sp,sp,4
    1e34:	f800283a 	ret

00001e38 <alt_up_rs232_disable_read_interrupt>:

void alt_up_rs232_disable_read_interrupt(alt_up_rs232_dev *rs232)
{
    1e38:	defffd04 	addi	sp,sp,-12
    1e3c:	df000215 	stw	fp,8(sp)
    1e40:	df000204 	addi	fp,sp,8
    1e44:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    1e48:	e0bfff17 	ldw	r2,-4(fp)
    1e4c:	10800a17 	ldw	r2,40(r2)
    1e50:	10800104 	addi	r2,r2,4
    1e54:	10800037 	ldwio	r2,0(r2)
    1e58:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_RS232_CONTROL_RE_MSK;
    1e5c:	e0fffe17 	ldw	r3,-8(fp)
    1e60:	00bfff84 	movi	r2,-2
    1e64:	1884703a 	and	r2,r3,r2
    1e68:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
    1e6c:	e0bfff17 	ldw	r2,-4(fp)
    1e70:	10800a17 	ldw	r2,40(r2)
    1e74:	10800104 	addi	r2,r2,4
    1e78:	e0fffe17 	ldw	r3,-8(fp)
    1e7c:	10c00035 	stwio	r3,0(r2)
}
    1e80:	e037883a 	mov	sp,fp
    1e84:	df000017 	ldw	fp,0(sp)
    1e88:	dec00104 	addi	sp,sp,4
    1e8c:	f800283a 	ret

00001e90 <alt_up_rs232_get_used_space_in_read_FIFO>:

unsigned alt_up_rs232_get_used_space_in_read_FIFO(alt_up_rs232_dev *rs232)
{
    1e90:	defffd04 	addi	sp,sp,-12
    1e94:	df000215 	stw	fp,8(sp)
    1e98:	df000204 	addi	fp,sp,8
    1e9c:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
    1ea0:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_RS232_DATA(rs232->base), 2); 
	ravail = IORD_ALT_UP_RS232_RAVAIL(rs232->base); 
    1ea4:	e0bfff17 	ldw	r2,-4(fp)
    1ea8:	10800a17 	ldw	r2,40(r2)
    1eac:	10800084 	addi	r2,r2,2
    1eb0:	1080002b 	ldhuio	r2,0(r2)
    1eb4:	e0bffe0d 	sth	r2,-8(fp)
//	return ravail;
	return (ravail & ALT_UP_RS232_RAVAIL_MSK) >> ALT_UP_RS232_RAVAIL_OFST;
    1eb8:	e0bffe0b 	ldhu	r2,-8(fp)
}
    1ebc:	e037883a 	mov	sp,fp
    1ec0:	df000017 	ldw	fp,0(sp)
    1ec4:	dec00104 	addi	sp,sp,4
    1ec8:	f800283a 	ret

00001ecc <alt_up_rs232_get_available_space_in_write_FIFO>:

unsigned alt_up_rs232_get_available_space_in_write_FIFO(alt_up_rs232_dev *rs232)
{
    1ecc:	defffd04 	addi	sp,sp,-12
    1ed0:	df000215 	stw	fp,8(sp)
    1ed4:	df000204 	addi	fp,sp,8
    1ed8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    1edc:	e0bfff17 	ldw	r2,-4(fp)
    1ee0:	10800a17 	ldw	r2,40(r2)
    1ee4:	10800104 	addi	r2,r2,4
    1ee8:	10800037 	ldwio	r2,0(r2)
    1eec:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_RS232_CONTROL_WSPACE_MSK) >> ALT_UP_RS232_CONTROL_WSPACE_OFST;
    1ef0:	e0bffe17 	ldw	r2,-8(fp)
    1ef4:	10bfffec 	andhi	r2,r2,65535
    1ef8:	1004d43a 	srli	r2,r2,16
}
    1efc:	e037883a 	mov	sp,fp
    1f00:	df000017 	ldw	fp,0(sp)
    1f04:	dec00104 	addi	sp,sp,4
    1f08:	f800283a 	ret

00001f0c <alt_up_rs232_check_parity>:

int alt_up_rs232_check_parity(alt_u32 data_reg)
{
    1f0c:	defffc04 	addi	sp,sp,-16
    1f10:	df000315 	stw	fp,12(sp)
    1f14:	df000304 	addi	fp,sp,12
    1f18:	e13ffe15 	stw	r4,-8(fp)
	unsigned parity_error = (data_reg & ALT_UP_RS232_DATA_PE_MSK) >> ALT_UP_RS232_DATA_PE_OFST;
    1f1c:	e0bffe17 	ldw	r2,-8(fp)
    1f20:	1080800c 	andi	r2,r2,512
    1f24:	1004d27a 	srli	r2,r2,9
    1f28:	e0bffd15 	stw	r2,-12(fp)
	return (parity_error ? -1 : 0);
    1f2c:	e0bffd17 	ldw	r2,-12(fp)
    1f30:	1005003a 	cmpeq	r2,r2,zero
    1f34:	1000031e 	bne	r2,zero,1f44 <alt_up_rs232_check_parity+0x38>
    1f38:	00bfffc4 	movi	r2,-1
    1f3c:	e0bfff15 	stw	r2,-4(fp)
    1f40:	00000106 	br	1f48 <alt_up_rs232_check_parity+0x3c>
    1f44:	e03fff15 	stw	zero,-4(fp)
    1f48:	e0bfff17 	ldw	r2,-4(fp)
}
    1f4c:	e037883a 	mov	sp,fp
    1f50:	df000017 	ldw	fp,0(sp)
    1f54:	dec00104 	addi	sp,sp,4
    1f58:	f800283a 	ret

00001f5c <alt_up_rs232_write_data>:

int alt_up_rs232_write_data(alt_up_rs232_dev *rs232, alt_u8 data)
{
    1f5c:	defffc04 	addi	sp,sp,-16
    1f60:	df000315 	stw	fp,12(sp)
    1f64:	df000304 	addi	fp,sp,12
    1f68:	e13ffe15 	stw	r4,-8(fp)
    1f6c:	e17fff05 	stb	r5,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);
    1f70:	e0bffe17 	ldw	r2,-8(fp)
    1f74:	10800a17 	ldw	r2,40(r2)
    1f78:	10800037 	ldwio	r2,0(r2)
    1f7c:	e0bffd15 	stw	r2,-12(fp)

	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_RS232_DATA(rs232->base, (data>>ALT_UP_RS232_DATA_DATA_OFST) & ALT_UP_RS232_DATA_DATA_MSK);
    1f80:	e0bffe17 	ldw	r2,-8(fp)
    1f84:	10800a17 	ldw	r2,40(r2)
    1f88:	e0ffff03 	ldbu	r3,-4(fp)
    1f8c:	10c00035 	stwio	r3,0(r2)
	return 0;
    1f90:	0005883a 	mov	r2,zero
}
    1f94:	e037883a 	mov	sp,fp
    1f98:	df000017 	ldw	fp,0(sp)
    1f9c:	dec00104 	addi	sp,sp,4
    1fa0:	f800283a 	ret

00001fa4 <alt_up_rs232_read_data>:

int alt_up_rs232_read_data(alt_up_rs232_dev *rs232, alt_u8 *data, alt_u8 *parity_error)
{
    1fa4:	defffa04 	addi	sp,sp,-24
    1fa8:	dfc00515 	stw	ra,20(sp)
    1fac:	df000415 	stw	fp,16(sp)
    1fb0:	df000404 	addi	fp,sp,16
    1fb4:	e13ffd15 	stw	r4,-12(fp)
    1fb8:	e17ffe15 	stw	r5,-8(fp)
    1fbc:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);
    1fc0:	e0bffd17 	ldw	r2,-12(fp)
    1fc4:	10800a17 	ldw	r2,40(r2)
    1fc8:	10800037 	ldwio	r2,0(r2)
    1fcc:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_RS232_DATA_DATA_MSK) >> ALT_UP_RS232_DATA_DATA_OFST;
    1fd0:	e0bffc17 	ldw	r2,-16(fp)
    1fd4:	1007883a 	mov	r3,r2
    1fd8:	e0bffe17 	ldw	r2,-8(fp)
    1fdc:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_rs232_check_parity(data_reg);
    1fe0:	e13ffc17 	ldw	r4,-16(fp)
    1fe4:	0001f0c0 	call	1f0c <alt_up_rs232_check_parity>
    1fe8:	1007883a 	mov	r3,r2
    1fec:	e0bfff17 	ldw	r2,-4(fp)
    1ff0:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_RS232_DATA_RVALID_MSK) >> ALT_UP_RS232_DATA_RVALID_OFST) - 1);
    1ff4:	e0bffc17 	ldw	r2,-16(fp)
    1ff8:	10a0000c 	andi	r2,r2,32768
    1ffc:	1004d3fa 	srli	r2,r2,15
    2000:	10bfffc4 	addi	r2,r2,-1
}
    2004:	e037883a 	mov	sp,fp
    2008:	dfc00117 	ldw	ra,4(sp)
    200c:	df000017 	ldw	fp,0(sp)
    2010:	dec00204 	addi	sp,sp,8
    2014:	f800283a 	ret

00002018 <alt_up_rs232_read_fd>:

int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
    2018:	defff804 	addi	sp,sp,-32
    201c:	dfc00715 	stw	ra,28(sp)
    2020:	df000615 	stw	fp,24(sp)
    2024:	df000604 	addi	fp,sp,24
    2028:	e13ffd15 	stw	r4,-12(fp)
    202c:	e17ffe15 	stw	r5,-8(fp)
    2030:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
    2034:	e0bffd17 	ldw	r2,-12(fp)
    2038:	10800017 	ldw	r2,0(r2)
    203c:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
    2040:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
    2044:	00000c06 	br	2078 <alt_up_rs232_read_fd+0x60>
	{
		if (alt_up_rs232_read_data(rs232, ptr++, &parity_error)==0)
    2048:	e17ffe17 	ldw	r5,-8(fp)
    204c:	e0bffe17 	ldw	r2,-8(fp)
    2050:	10800044 	addi	r2,r2,1
    2054:	e0bffe15 	stw	r2,-8(fp)
    2058:	e1bffc04 	addi	r6,fp,-16
    205c:	e13ffb17 	ldw	r4,-20(fp)
    2060:	0001fa40 	call	1fa4 <alt_up_rs232_read_data>
    2064:	1004c03a 	cmpne	r2,r2,zero
    2068:	1000091e 	bne	r2,zero,2090 <alt_up_rs232_read_fd+0x78>
			count++;
    206c:	e0bffa17 	ldw	r2,-24(fp)
    2070:	10800044 	addi	r2,r2,1
    2074:	e0bffa15 	stw	r2,-24(fp)
int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
    2078:	e0bfff17 	ldw	r2,-4(fp)
    207c:	10bfffc4 	addi	r2,r2,-1
    2080:	e0bfff15 	stw	r2,-4(fp)
    2084:	e0bfff17 	ldw	r2,-4(fp)
    2088:	10bfffd8 	cmpnei	r2,r2,-1
    208c:	103fee1e 	bne	r2,zero,2048 <alt_up_rs232_read_fd+0x30>
		if (alt_up_rs232_read_data(rs232, ptr++, &parity_error)==0)
			count++;
		else
			break;
	}
	return count;
    2090:	e0bffa17 	ldw	r2,-24(fp)
}
    2094:	e037883a 	mov	sp,fp
    2098:	dfc00117 	ldw	ra,4(sp)
    209c:	df000017 	ldw	fp,0(sp)
    20a0:	dec00204 	addi	sp,sp,8
    20a4:	f800283a 	ret

000020a8 <alt_up_rs232_write_fd>:

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
    20a8:	defff904 	addi	sp,sp,-28
    20ac:	dfc00615 	stw	ra,24(sp)
    20b0:	df000515 	stw	fp,20(sp)
    20b4:	df000504 	addi	fp,sp,20
    20b8:	e13ffd15 	stw	r4,-12(fp)
    20bc:	e17ffe15 	stw	r5,-8(fp)
    20c0:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
    20c4:	e0bffd17 	ldw	r2,-12(fp)
    20c8:	10800017 	ldw	r2,0(r2)
    20cc:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
    20d0:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
    20d4:	00000d06 	br	210c <alt_up_rs232_write_fd+0x64>
	{
		if (alt_up_rs232_write_data(rs232, *ptr)==0)
    20d8:	e0bffe17 	ldw	r2,-8(fp)
    20dc:	10800003 	ldbu	r2,0(r2)
    20e0:	11403fcc 	andi	r5,r2,255
    20e4:	e13ffc17 	ldw	r4,-16(fp)
    20e8:	0001f5c0 	call	1f5c <alt_up_rs232_write_data>
    20ec:	1004c03a 	cmpne	r2,r2,zero
    20f0:	10000c1e 	bne	r2,zero,2124 <alt_up_rs232_write_fd+0x7c>
		{
			count++;
    20f4:	e0bffb17 	ldw	r2,-20(fp)
    20f8:	10800044 	addi	r2,r2,1
    20fc:	e0bffb15 	stw	r2,-20(fp)
			ptr++;
    2100:	e0bffe17 	ldw	r2,-8(fp)
    2104:	10800044 	addi	r2,r2,1
    2108:	e0bffe15 	stw	r2,-8(fp)

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	while(len--)
    210c:	e0bfff17 	ldw	r2,-4(fp)
    2110:	10bfffc4 	addi	r2,r2,-1
    2114:	e0bfff15 	stw	r2,-4(fp)
    2118:	e0bfff17 	ldw	r2,-4(fp)
    211c:	10bfffd8 	cmpnei	r2,r2,-1
    2120:	103fed1e 	bne	r2,zero,20d8 <alt_up_rs232_write_fd+0x30>
			ptr++;
		}
		else
			break;
	}
	return count;
    2124:	e0bffb17 	ldw	r2,-20(fp)
}
    2128:	e037883a 	mov	sp,fp
    212c:	dfc00117 	ldw	ra,4(sp)
    2130:	df000017 	ldw	fp,0(sp)
    2134:	dec00204 	addi	sp,sp,8
    2138:	f800283a 	ret

0000213c <alt_up_rs232_open_dev>:

alt_up_rs232_dev* alt_up_rs232_open_dev(const char* name)
{
    213c:	defffc04 	addi	sp,sp,-16
    2140:	dfc00315 	stw	ra,12(sp)
    2144:	df000215 	stw	fp,8(sp)
    2148:	df000204 	addi	fp,sp,8
    214c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_rs232_dev *dev = (alt_up_rs232_dev*)alt_find_dev(name, &alt_dev_list);
    2150:	e13fff17 	ldw	r4,-4(fp)
    2154:	01400034 	movhi	r5,0
    2158:	29540704 	addi	r5,r5,20508
    215c:	00026500 	call	2650 <alt_find_dev>
    2160:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    2164:	e0bffe17 	ldw	r2,-8(fp)
}
    2168:	e037883a 	mov	sp,fp
    216c:	dfc00117 	ldw	ra,4(sp)
    2170:	df000017 	ldw	fp,0(sp)
    2174:	dec00204 	addi	sp,sp,8
    2178:	f800283a 	ret

0000217c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    217c:	defff404 	addi	sp,sp,-48
    2180:	df000b15 	stw	fp,44(sp)
    2184:	df000b04 	addi	fp,sp,44
    2188:	e13ffb15 	stw	r4,-20(fp)
    218c:	e17ffc15 	stw	r5,-16(fp)
    2190:	e1bffd15 	stw	r6,-12(fp)
    2194:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    2198:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    219c:	00800034 	movhi	r2,0
    21a0:	109a2d04 	addi	r2,r2,26804
    21a4:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
    21a8:	1005003a 	cmpeq	r2,r2,zero
    21ac:	1000411e 	bne	r2,zero,22b4 <alt_alarm_start+0x138>
  {
    if (alarm)
    21b0:	e0bffb17 	ldw	r2,-20(fp)
    21b4:	1005003a 	cmpeq	r2,r2,zero
    21b8:	10003b1e 	bne	r2,zero,22a8 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
    21bc:	e0fffb17 	ldw	r3,-20(fp)
    21c0:	e0bffd17 	ldw	r2,-12(fp)
    21c4:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
    21c8:	e0fffb17 	ldw	r3,-20(fp)
    21cc:	e0bffe17 	ldw	r2,-8(fp)
    21d0:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    21d4:	0005303a 	rdctl	r2,status
    21d8:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    21dc:	e0fff817 	ldw	r3,-32(fp)
    21e0:	00bfff84 	movi	r2,-2
    21e4:	1884703a 	and	r2,r3,r2
    21e8:	1001703a 	wrctl	status,r2
  
  return context;
    21ec:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
    21f0:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    21f4:	00800034 	movhi	r2,0
    21f8:	109a2e04 	addi	r2,r2,26808
    21fc:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
    2200:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    2204:	e0fffc17 	ldw	r3,-16(fp)
    2208:	e0bff917 	ldw	r2,-28(fp)
    220c:	1885883a 	add	r2,r3,r2
    2210:	10c00044 	addi	r3,r2,1
    2214:	e0bffb17 	ldw	r2,-20(fp)
    2218:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    221c:	e0bffb17 	ldw	r2,-20(fp)
    2220:	10c00217 	ldw	r3,8(r2)
    2224:	e0bff917 	ldw	r2,-28(fp)
    2228:	1880042e 	bgeu	r3,r2,223c <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
    222c:	e0fffb17 	ldw	r3,-20(fp)
    2230:	00800044 	movi	r2,1
    2234:	18800405 	stb	r2,16(r3)
    2238:	00000206 	br	2244 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
    223c:	e0bffb17 	ldw	r2,-20(fp)
    2240:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    2244:	e0fffb17 	ldw	r3,-20(fp)
    2248:	00800034 	movhi	r2,0
    224c:	10940c04 	addi	r2,r2,20528
    2250:	e0bff615 	stw	r2,-40(fp)
    2254:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    2258:	e0fff717 	ldw	r3,-36(fp)
    225c:	e0bff617 	ldw	r2,-40(fp)
    2260:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
    2264:	e0bff617 	ldw	r2,-40(fp)
    2268:	10c00017 	ldw	r3,0(r2)
    226c:	e0bff717 	ldw	r2,-36(fp)
    2270:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    2274:	e0bff617 	ldw	r2,-40(fp)
    2278:	10c00017 	ldw	r3,0(r2)
    227c:	e0bff717 	ldw	r2,-36(fp)
    2280:	18800115 	stw	r2,4(r3)
  list->next           = entry;
    2284:	e0fff617 	ldw	r3,-40(fp)
    2288:	e0bff717 	ldw	r2,-36(fp)
    228c:	18800015 	stw	r2,0(r3)
    2290:	e0bffa17 	ldw	r2,-24(fp)
    2294:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2298:	e0bff517 	ldw	r2,-44(fp)
    229c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    22a0:	e03fff15 	stw	zero,-4(fp)
    22a4:	00000506 	br	22bc <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
    22a8:	00bffa84 	movi	r2,-22
    22ac:	e0bfff15 	stw	r2,-4(fp)
    22b0:	00000206 	br	22bc <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
    22b4:	00bfde84 	movi	r2,-134
    22b8:	e0bfff15 	stw	r2,-4(fp)
    22bc:	e0bfff17 	ldw	r2,-4(fp)
  }
}
    22c0:	e037883a 	mov	sp,fp
    22c4:	df000017 	ldw	fp,0(sp)
    22c8:	dec00104 	addi	sp,sp,4
    22cc:	f800283a 	ret

000022d0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    22d0:	defff804 	addi	sp,sp,-32
    22d4:	dfc00715 	stw	ra,28(sp)
    22d8:	df000615 	stw	fp,24(sp)
    22dc:	df000604 	addi	fp,sp,24
    22e0:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    22e4:	e0bffc17 	ldw	r2,-16(fp)
    22e8:	1004803a 	cmplt	r2,r2,zero
    22ec:	1000081e 	bne	r2,zero,2310 <close+0x40>
    22f0:	e0bffc17 	ldw	r2,-16(fp)
    22f4:	10800324 	muli	r2,r2,12
    22f8:	1007883a 	mov	r3,r2
    22fc:	00800034 	movhi	r2,0
    2300:	1092a404 	addi	r2,r2,19088
    2304:	1887883a 	add	r3,r3,r2
    2308:	e0ffff15 	stw	r3,-4(fp)
    230c:	00000106 	br	2314 <close+0x44>
    2310:	e03fff15 	stw	zero,-4(fp)
    2314:	e0bfff17 	ldw	r2,-4(fp)
    2318:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    231c:	e0bffb17 	ldw	r2,-20(fp)
    2320:	1005003a 	cmpeq	r2,r2,zero
    2324:	10001d1e 	bne	r2,zero,239c <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    2328:	e0bffb17 	ldw	r2,-20(fp)
    232c:	10800017 	ldw	r2,0(r2)
    2330:	10800417 	ldw	r2,16(r2)
    2334:	1005003a 	cmpeq	r2,r2,zero
    2338:	1000071e 	bne	r2,zero,2358 <close+0x88>
    233c:	e0bffb17 	ldw	r2,-20(fp)
    2340:	10800017 	ldw	r2,0(r2)
    2344:	10800417 	ldw	r2,16(r2)
    2348:	e13ffb17 	ldw	r4,-20(fp)
    234c:	103ee83a 	callr	r2
    2350:	e0bffe15 	stw	r2,-8(fp)
    2354:	00000106 	br	235c <close+0x8c>
    2358:	e03ffe15 	stw	zero,-8(fp)
    235c:	e0bffe17 	ldw	r2,-8(fp)
    2360:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    2364:	e13ffc17 	ldw	r4,-16(fp)
    2368:	0002cd40 	call	2cd4 <alt_release_fd>
    if (rval < 0)
    236c:	e0bffa17 	ldw	r2,-24(fp)
    2370:	1004403a 	cmpge	r2,r2,zero
    2374:	1000071e 	bne	r2,zero,2394 <close+0xc4>
    {
      ALT_ERRNO = -rval;
    2378:	00023cc0 	call	23cc <alt_get_errno>
    237c:	e0fffa17 	ldw	r3,-24(fp)
    2380:	00c7c83a 	sub	r3,zero,r3
    2384:	10c00015 	stw	r3,0(r2)
      return -1;
    2388:	00bfffc4 	movi	r2,-1
    238c:	e0bffd15 	stw	r2,-12(fp)
    2390:	00000806 	br	23b4 <close+0xe4>
    }
    return 0;
    2394:	e03ffd15 	stw	zero,-12(fp)
    2398:	00000606 	br	23b4 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    239c:	00023cc0 	call	23cc <alt_get_errno>
    23a0:	1007883a 	mov	r3,r2
    23a4:	00801444 	movi	r2,81
    23a8:	18800015 	stw	r2,0(r3)
    return -1;
    23ac:	00bfffc4 	movi	r2,-1
    23b0:	e0bffd15 	stw	r2,-12(fp)
    23b4:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    23b8:	e037883a 	mov	sp,fp
    23bc:	dfc00117 	ldw	ra,4(sp)
    23c0:	df000017 	ldw	fp,0(sp)
    23c4:	dec00204 	addi	sp,sp,8
    23c8:	f800283a 	ret

000023cc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    23cc:	defffd04 	addi	sp,sp,-12
    23d0:	dfc00215 	stw	ra,8(sp)
    23d4:	df000115 	stw	fp,4(sp)
    23d8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    23dc:	00800034 	movhi	r2,0
    23e0:	10940a04 	addi	r2,r2,20520
    23e4:	10800017 	ldw	r2,0(r2)
    23e8:	1005003a 	cmpeq	r2,r2,zero
    23ec:	1000061e 	bne	r2,zero,2408 <alt_get_errno+0x3c>
    23f0:	00800034 	movhi	r2,0
    23f4:	10940a04 	addi	r2,r2,20520
    23f8:	10800017 	ldw	r2,0(r2)
    23fc:	103ee83a 	callr	r2
    2400:	e0bfff15 	stw	r2,-4(fp)
    2404:	00000306 	br	2414 <alt_get_errno+0x48>
    2408:	00800034 	movhi	r2,0
    240c:	109a2f04 	addi	r2,r2,26812
    2410:	e0bfff15 	stw	r2,-4(fp)
    2414:	e0bfff17 	ldw	r2,-4(fp)
}
    2418:	e037883a 	mov	sp,fp
    241c:	dfc00117 	ldw	ra,4(sp)
    2420:	df000017 	ldw	fp,0(sp)
    2424:	dec00204 	addi	sp,sp,8
    2428:	f800283a 	ret

0000242c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    242c:	deffff04 	addi	sp,sp,-4
    2430:	df000015 	stw	fp,0(sp)
    2434:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    2438:	e037883a 	mov	sp,fp
    243c:	df000017 	ldw	fp,0(sp)
    2440:	dec00104 	addi	sp,sp,4
    2444:	f800283a 	ret

00002448 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    2448:	defffc04 	addi	sp,sp,-16
    244c:	df000315 	stw	fp,12(sp)
    2450:	df000304 	addi	fp,sp,12
    2454:	e13ffd15 	stw	r4,-12(fp)
    2458:	e17ffe15 	stw	r5,-8(fp)
    245c:	e1bfff15 	stw	r6,-4(fp)
  return len;
    2460:	e0bfff17 	ldw	r2,-4(fp)
}
    2464:	e037883a 	mov	sp,fp
    2468:	df000017 	ldw	fp,0(sp)
    246c:	dec00104 	addi	sp,sp,4
    2470:	f800283a 	ret

00002474 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    2474:	defff904 	addi	sp,sp,-28
    2478:	dfc00615 	stw	ra,24(sp)
    247c:	df000515 	stw	fp,20(sp)
    2480:	df000504 	addi	fp,sp,20
    2484:	e13ffd15 	stw	r4,-12(fp)
    2488:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    248c:	e0bffd17 	ldw	r2,-12(fp)
    2490:	1005003a 	cmpeq	r2,r2,zero
    2494:	1000041e 	bne	r2,zero,24a8 <alt_dev_llist_insert+0x34>
    2498:	e0bffd17 	ldw	r2,-12(fp)
    249c:	10800217 	ldw	r2,8(r2)
    24a0:	1004c03a 	cmpne	r2,r2,zero
    24a4:	1000071e 	bne	r2,zero,24c4 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
    24a8:	00025280 	call	2528 <alt_get_errno>
    24ac:	1007883a 	mov	r3,r2
    24b0:	00800584 	movi	r2,22
    24b4:	18800015 	stw	r2,0(r3)
    return -EINVAL;
    24b8:	00bffa84 	movi	r2,-22
    24bc:	e0bfff15 	stw	r2,-4(fp)
    24c0:	00001306 	br	2510 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    24c4:	e0fffd17 	ldw	r3,-12(fp)
    24c8:	e0bffe17 	ldw	r2,-8(fp)
    24cc:	e0bffb15 	stw	r2,-20(fp)
    24d0:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    24d4:	e0fffc17 	ldw	r3,-16(fp)
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
    24e0:	e0bffb17 	ldw	r2,-20(fp)
    24e4:	10c00017 	ldw	r3,0(r2)
    24e8:	e0bffc17 	ldw	r2,-16(fp)
    24ec:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    24f0:	e0bffb17 	ldw	r2,-20(fp)
    24f4:	10c00017 	ldw	r3,0(r2)
    24f8:	e0bffc17 	ldw	r2,-16(fp)
    24fc:	18800115 	stw	r2,4(r3)
  list->next           = entry;
    2500:	e0fffb17 	ldw	r3,-20(fp)
    2504:	e0bffc17 	ldw	r2,-16(fp)
    2508:	18800015 	stw	r2,0(r3)

  return 0;  
    250c:	e03fff15 	stw	zero,-4(fp)
    2510:	e0bfff17 	ldw	r2,-4(fp)
}
    2514:	e037883a 	mov	sp,fp
    2518:	dfc00117 	ldw	ra,4(sp)
    251c:	df000017 	ldw	fp,0(sp)
    2520:	dec00204 	addi	sp,sp,8
    2524:	f800283a 	ret

00002528 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2528:	defffd04 	addi	sp,sp,-12
    252c:	dfc00215 	stw	ra,8(sp)
    2530:	df000115 	stw	fp,4(sp)
    2534:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    2538:	00800034 	movhi	r2,0
    253c:	10940a04 	addi	r2,r2,20520
    2540:	10800017 	ldw	r2,0(r2)
    2544:	1005003a 	cmpeq	r2,r2,zero
    2548:	1000061e 	bne	r2,zero,2564 <alt_get_errno+0x3c>
    254c:	00800034 	movhi	r2,0
    2550:	10940a04 	addi	r2,r2,20520
    2554:	10800017 	ldw	r2,0(r2)
    2558:	103ee83a 	callr	r2
    255c:	e0bfff15 	stw	r2,-4(fp)
    2560:	00000306 	br	2570 <alt_get_errno+0x48>
    2564:	00800034 	movhi	r2,0
    2568:	109a2f04 	addi	r2,r2,26812
    256c:	e0bfff15 	stw	r2,-4(fp)
    2570:	e0bfff17 	ldw	r2,-4(fp)
}
    2574:	e037883a 	mov	sp,fp
    2578:	dfc00117 	ldw	ra,4(sp)
    257c:	df000017 	ldw	fp,0(sp)
    2580:	dec00204 	addi	sp,sp,8
    2584:	f800283a 	ret

00002588 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    2588:	defffd04 	addi	sp,sp,-12
    258c:	dfc00215 	stw	ra,8(sp)
    2590:	df000115 	stw	fp,4(sp)
    2594:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    2598:	00bfff04 	movi	r2,-4
    259c:	00c00034 	movhi	r3,0
    25a0:	18cda004 	addi	r3,r3,13952
    25a4:	1885883a 	add	r2,r3,r2
    25a8:	e0bfff15 	stw	r2,-4(fp)
    25ac:	00000606 	br	25c8 <_do_ctors+0x40>
        (*ctor) (); 
    25b0:	e0bfff17 	ldw	r2,-4(fp)
    25b4:	10800017 	ldw	r2,0(r2)
    25b8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    25bc:	e0bfff17 	ldw	r2,-4(fp)
    25c0:	10bfff04 	addi	r2,r2,-4
    25c4:	e0bfff15 	stw	r2,-4(fp)
    25c8:	e0ffff17 	ldw	r3,-4(fp)
    25cc:	00800034 	movhi	r2,0
    25d0:	108d9f04 	addi	r2,r2,13948
    25d4:	18bff62e 	bgeu	r3,r2,25b0 <_do_ctors+0x28>
        (*ctor) (); 
}
    25d8:	e037883a 	mov	sp,fp
    25dc:	dfc00117 	ldw	ra,4(sp)
    25e0:	df000017 	ldw	fp,0(sp)
    25e4:	dec00204 	addi	sp,sp,8
    25e8:	f800283a 	ret

000025ec <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    25ec:	defffd04 	addi	sp,sp,-12
    25f0:	dfc00215 	stw	ra,8(sp)
    25f4:	df000115 	stw	fp,4(sp)
    25f8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    25fc:	00bfff04 	movi	r2,-4
    2600:	00c00034 	movhi	r3,0
    2604:	18cda004 	addi	r3,r3,13952
    2608:	1885883a 	add	r2,r3,r2
    260c:	e0bfff15 	stw	r2,-4(fp)
    2610:	00000606 	br	262c <_do_dtors+0x40>
        (*dtor) (); 
    2614:	e0bfff17 	ldw	r2,-4(fp)
    2618:	10800017 	ldw	r2,0(r2)
    261c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    2620:	e0bfff17 	ldw	r2,-4(fp)
    2624:	10bfff04 	addi	r2,r2,-4
    2628:	e0bfff15 	stw	r2,-4(fp)
    262c:	e0ffff17 	ldw	r3,-4(fp)
    2630:	00800034 	movhi	r2,0
    2634:	108da004 	addi	r2,r2,13952
    2638:	18bff62e 	bgeu	r3,r2,2614 <_do_dtors+0x28>
        (*dtor) (); 
}
    263c:	e037883a 	mov	sp,fp
    2640:	dfc00117 	ldw	ra,4(sp)
    2644:	df000017 	ldw	fp,0(sp)
    2648:	dec00204 	addi	sp,sp,8
    264c:	f800283a 	ret

00002650 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    2650:	defff904 	addi	sp,sp,-28
    2654:	dfc00615 	stw	ra,24(sp)
    2658:	df000515 	stw	fp,20(sp)
    265c:	df000504 	addi	fp,sp,20
    2660:	e13ffd15 	stw	r4,-12(fp)
    2664:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
    2668:	e0bffe17 	ldw	r2,-8(fp)
    266c:	10800017 	ldw	r2,0(r2)
    2670:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    2674:	e13ffd17 	ldw	r4,-12(fp)
    2678:	00032c00 	call	32c0 <strlen>
    267c:	10800044 	addi	r2,r2,1
    2680:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    2684:	00000d06 	br	26bc <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    2688:	e0bffc17 	ldw	r2,-16(fp)
    268c:	11000217 	ldw	r4,8(r2)
    2690:	e1bffb17 	ldw	r6,-20(fp)
    2694:	e17ffd17 	ldw	r5,-12(fp)
    2698:	00031ac0 	call	31ac <memcmp>
    269c:	1004c03a 	cmpne	r2,r2,zero
    26a0:	1000031e 	bne	r2,zero,26b0 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    26a4:	e0bffc17 	ldw	r2,-16(fp)
    26a8:	e0bfff15 	stw	r2,-4(fp)
    26ac:	00000706 	br	26cc <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    26b0:	e0bffc17 	ldw	r2,-16(fp)
    26b4:	10800017 	ldw	r2,0(r2)
    26b8:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    26bc:	e0fffe17 	ldw	r3,-8(fp)
    26c0:	e0bffc17 	ldw	r2,-16(fp)
    26c4:	10fff01e 	bne	r2,r3,2688 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    26c8:	e03fff15 	stw	zero,-4(fp)
    26cc:	e0bfff17 	ldw	r2,-4(fp)
}
    26d0:	e037883a 	mov	sp,fp
    26d4:	dfc00117 	ldw	ra,4(sp)
    26d8:	df000017 	ldw	fp,0(sp)
    26dc:	dec00204 	addi	sp,sp,8
    26e0:	f800283a 	ret

000026e4 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    26e4:	defffe04 	addi	sp,sp,-8
    26e8:	dfc00115 	stw	ra,4(sp)
    26ec:	df000015 	stw	fp,0(sp)
    26f0:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    26f4:	0009883a 	mov	r4,zero
    26f8:	01440004 	movi	r5,4096
    26fc:	00030d00 	call	30d0 <alt_icache_flush>
#endif
}
    2700:	e037883a 	mov	sp,fp
    2704:	dfc00117 	ldw	ra,4(sp)
    2708:	df000017 	ldw	fp,0(sp)
    270c:	dec00204 	addi	sp,sp,8
    2710:	f800283a 	ret

00002714 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    2714:	defff904 	addi	sp,sp,-28
    2718:	dfc00615 	stw	ra,24(sp)
    271c:	df000515 	stw	fp,20(sp)
    2720:	df000504 	addi	fp,sp,20
    2724:	e13ffc15 	stw	r4,-16(fp)
    2728:	e17ffd15 	stw	r5,-12(fp)
    272c:	e1bffe15 	stw	r6,-8(fp)
    2730:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    2734:	e13ffd17 	ldw	r4,-12(fp)
    2738:	e17ffe17 	ldw	r5,-8(fp)
    273c:	e1bfff17 	ldw	r6,-4(fp)
    2740:	0002aec0 	call	2aec <open>
    2744:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    2748:	e0bffb17 	ldw	r2,-20(fp)
    274c:	1004803a 	cmplt	r2,r2,zero
    2750:	10001c1e 	bne	r2,zero,27c4 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
    2754:	e0bffb17 	ldw	r2,-20(fp)
    2758:	00c00034 	movhi	r3,0
    275c:	18d2a404 	addi	r3,r3,19088
    2760:	10800324 	muli	r2,r2,12
    2764:	10c5883a 	add	r2,r2,r3
    2768:	10c00017 	ldw	r3,0(r2)
    276c:	e0bffc17 	ldw	r2,-16(fp)
    2770:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    2774:	e0bffb17 	ldw	r2,-20(fp)
    2778:	00c00034 	movhi	r3,0
    277c:	18d2a404 	addi	r3,r3,19088
    2780:	10800324 	muli	r2,r2,12
    2784:	10c5883a 	add	r2,r2,r3
    2788:	10800104 	addi	r2,r2,4
    278c:	10c00017 	ldw	r3,0(r2)
    2790:	e0bffc17 	ldw	r2,-16(fp)
    2794:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    2798:	e0bffb17 	ldw	r2,-20(fp)
    279c:	00c00034 	movhi	r3,0
    27a0:	18d2a404 	addi	r3,r3,19088
    27a4:	10800324 	muli	r2,r2,12
    27a8:	10c5883a 	add	r2,r2,r3
    27ac:	10800204 	addi	r2,r2,8
    27b0:	10c00017 	ldw	r3,0(r2)
    27b4:	e0bffc17 	ldw	r2,-16(fp)
    27b8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    27bc:	e13ffb17 	ldw	r4,-20(fp)
    27c0:	0002cd40 	call	2cd4 <alt_release_fd>
  }
} 
    27c4:	e037883a 	mov	sp,fp
    27c8:	dfc00117 	ldw	ra,4(sp)
    27cc:	df000017 	ldw	fp,0(sp)
    27d0:	dec00204 	addi	sp,sp,8
    27d4:	f800283a 	ret

000027d8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    27d8:	defffb04 	addi	sp,sp,-20
    27dc:	dfc00415 	stw	ra,16(sp)
    27e0:	df000315 	stw	fp,12(sp)
    27e4:	df000304 	addi	fp,sp,12
    27e8:	e13ffd15 	stw	r4,-12(fp)
    27ec:	e17ffe15 	stw	r5,-8(fp)
    27f0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    27f4:	01000034 	movhi	r4,0
    27f8:	2112a704 	addi	r4,r4,19100
    27fc:	e17ffd17 	ldw	r5,-12(fp)
    2800:	01800044 	movi	r6,1
    2804:	01c07fc4 	movi	r7,511
    2808:	00027140 	call	2714 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    280c:	01000034 	movhi	r4,0
    2810:	2112a404 	addi	r4,r4,19088
    2814:	e17ffe17 	ldw	r5,-8(fp)
    2818:	000d883a 	mov	r6,zero
    281c:	01c07fc4 	movi	r7,511
    2820:	00027140 	call	2714 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    2824:	01000034 	movhi	r4,0
    2828:	2112aa04 	addi	r4,r4,19112
    282c:	e17fff17 	ldw	r5,-4(fp)
    2830:	01800044 	movi	r6,1
    2834:	01c07fc4 	movi	r7,511
    2838:	00027140 	call	2714 <alt_open_fd>
}  
    283c:	e037883a 	mov	sp,fp
    2840:	dfc00117 	ldw	ra,4(sp)
    2844:	df000017 	ldw	fp,0(sp)
    2848:	dec00204 	addi	sp,sp,8
    284c:	f800283a 	ret

00002850 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
    2850:	deffef04 	addi	sp,sp,-68
    2854:	df001015 	stw	fp,64(sp)
    2858:	df001004 	addi	fp,sp,64
    285c:	e13ffc15 	stw	r4,-16(fp)
    2860:	e17ffd15 	stw	r5,-12(fp)
    2864:	e1bffe15 	stw	r6,-8(fp)
  int rc = -EINVAL;  
    2868:	00bffa84 	movi	r2,-22
    286c:	e0bffb15 	stw	r2,-20(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    2870:	e0bffc17 	ldw	r2,-16(fp)
    2874:	10800828 	cmpgeui	r2,r2,32
    2878:	1000601e 	bne	r2,zero,29fc <alt_irq_register+0x1ac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    287c:	0005303a 	rdctl	r2,status
    2880:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2884:	e0fff917 	ldw	r3,-28(fp)
    2888:	00bfff84 	movi	r2,-2
    288c:	1884703a 	and	r2,r3,r2
    2890:	1001703a 	wrctl	status,r2
  
  return context;
    2894:	e0bff917 	ldw	r2,-28(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
    2898:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = handler;
    289c:	e0bffc17 	ldw	r2,-16(fp)
    28a0:	00c00034 	movhi	r3,0
    28a4:	18da3004 	addi	r3,r3,26816
    28a8:	100490fa 	slli	r2,r2,3
    28ac:	10c7883a 	add	r3,r2,r3
    28b0:	e0bffe17 	ldw	r2,-8(fp)
    28b4:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = context;
    28b8:	e0bffc17 	ldw	r2,-16(fp)
    28bc:	00c00034 	movhi	r3,0
    28c0:	18da3004 	addi	r3,r3,26816
    28c4:	100490fa 	slli	r2,r2,3
    28c8:	10c5883a 	add	r2,r2,r3
    28cc:	10c00104 	addi	r3,r2,4
    28d0:	e0bffd17 	ldw	r2,-12(fp)
    28d4:	18800015 	stw	r2,0(r3)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    28d8:	e0bffe17 	ldw	r2,-8(fp)
    28dc:	1005003a 	cmpeq	r2,r2,zero
    28e0:	1000201e 	bne	r2,zero,2964 <alt_irq_register+0x114>
    28e4:	e0bffc17 	ldw	r2,-16(fp)
    28e8:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    28ec:	0005303a 	rdctl	r2,status
    28f0:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    28f4:	e0fff617 	ldw	r3,-40(fp)
    28f8:	00bfff84 	movi	r2,-2
    28fc:	1884703a 	and	r2,r3,r2
    2900:	1001703a 	wrctl	status,r2
  
  return context;
    2904:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    2908:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    290c:	e0fff717 	ldw	r3,-36(fp)
    2910:	00800044 	movi	r2,1
    2914:	10c4983a 	sll	r2,r2,r3
    2918:	1007883a 	mov	r3,r2
    291c:	00800034 	movhi	r2,0
    2920:	109a2c04 	addi	r2,r2,26800
    2924:	10800017 	ldw	r2,0(r2)
    2928:	1886b03a 	or	r3,r3,r2
    292c:	00800034 	movhi	r2,0
    2930:	109a2c04 	addi	r2,r2,26800
    2934:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    2938:	00800034 	movhi	r2,0
    293c:	109a2c04 	addi	r2,r2,26800
    2940:	10800017 	ldw	r2,0(r2)
    2944:	100170fa 	wrctl	ienable,r2
    2948:	e0bff817 	ldw	r2,-32(fp)
    294c:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2950:	e0bff517 	ldw	r2,-44(fp)
    2954:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    2958:	0005883a 	mov	r2,zero
    295c:	e0bfff15 	stw	r2,-4(fp)
    2960:	00002006 	br	29e4 <alt_irq_register+0x194>
    2964:	e0bffc17 	ldw	r2,-16(fp)
    2968:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    296c:	0005303a 	rdctl	r2,status
    2970:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2974:	e0fff217 	ldw	r3,-56(fp)
    2978:	00bfff84 	movi	r2,-2
    297c:	1884703a 	and	r2,r3,r2
    2980:	1001703a 	wrctl	status,r2
  
  return context;
    2984:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    2988:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
    298c:	e0fff317 	ldw	r3,-52(fp)
    2990:	00800044 	movi	r2,1
    2994:	10c4983a 	sll	r2,r2,r3
    2998:	0084303a 	nor	r2,zero,r2
    299c:	1007883a 	mov	r3,r2
    29a0:	00800034 	movhi	r2,0
    29a4:	109a2c04 	addi	r2,r2,26800
    29a8:	10800017 	ldw	r2,0(r2)
    29ac:	1886703a 	and	r3,r3,r2
    29b0:	00800034 	movhi	r2,0
    29b4:	109a2c04 	addi	r2,r2,26800
    29b8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    29bc:	00800034 	movhi	r2,0
    29c0:	109a2c04 	addi	r2,r2,26800
    29c4:	10800017 	ldw	r2,0(r2)
    29c8:	100170fa 	wrctl	ienable,r2
    29cc:	e0bff417 	ldw	r2,-48(fp)
    29d0:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    29d4:	e0bff117 	ldw	r2,-60(fp)
    29d8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    29dc:	0005883a 	mov	r2,zero
    29e0:	e0bfff15 	stw	r2,-4(fp)
    29e4:	e0bfff17 	ldw	r2,-4(fp)
    29e8:	e0bffb15 	stw	r2,-20(fp)
    29ec:	e0bffa17 	ldw	r2,-24(fp)
    29f0:	e0bff015 	stw	r2,-64(fp)
    29f4:	e0bff017 	ldw	r2,-64(fp)
    29f8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
    29fc:	e0bffb17 	ldw	r2,-20(fp)
}
    2a00:	e037883a 	mov	sp,fp
    2a04:	df000017 	ldw	fp,0(sp)
    2a08:	dec00104 	addi	sp,sp,4
    2a0c:	f800283a 	ret

00002a10 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    2a10:	defffc04 	addi	sp,sp,-16
    2a14:	df000315 	stw	fp,12(sp)
    2a18:	df000304 	addi	fp,sp,12
    2a1c:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    2a20:	e0bffe17 	ldw	r2,-8(fp)
    2a24:	10800217 	ldw	r2,8(r2)
    2a28:	10d00034 	orhi	r3,r2,16384
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
    2a30:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    2a34:	e03ffd15 	stw	zero,-12(fp)
    2a38:	00002006 	br	2abc <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    2a3c:	e0bffd17 	ldw	r2,-12(fp)
    2a40:	00c00034 	movhi	r3,0
    2a44:	18d2a404 	addi	r3,r3,19088
    2a48:	10800324 	muli	r2,r2,12
    2a4c:	10c5883a 	add	r2,r2,r3
    2a50:	10c00017 	ldw	r3,0(r2)
    2a54:	e0bffe17 	ldw	r2,-8(fp)
    2a58:	10800017 	ldw	r2,0(r2)
    2a5c:	1880141e 	bne	r3,r2,2ab0 <alt_file_locked+0xa0>
    2a60:	e0bffd17 	ldw	r2,-12(fp)
    2a64:	00c00034 	movhi	r3,0
    2a68:	18d2a404 	addi	r3,r3,19088
    2a6c:	10800324 	muli	r2,r2,12
    2a70:	10c5883a 	add	r2,r2,r3
    2a74:	10800204 	addi	r2,r2,8
    2a78:	10800017 	ldw	r2,0(r2)
    2a7c:	1004403a 	cmpge	r2,r2,zero
    2a80:	10000b1e 	bne	r2,zero,2ab0 <alt_file_locked+0xa0>
    2a84:	e0bffd17 	ldw	r2,-12(fp)
    2a88:	10800324 	muli	r2,r2,12
    2a8c:	1007883a 	mov	r3,r2
    2a90:	00800034 	movhi	r2,0
    2a94:	1092a404 	addi	r2,r2,19088
    2a98:	1887883a 	add	r3,r3,r2
    2a9c:	e0bffe17 	ldw	r2,-8(fp)
    2aa0:	18800326 	beq	r3,r2,2ab0 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    2aa4:	00bffcc4 	movi	r2,-13
    2aa8:	e0bfff15 	stw	r2,-4(fp)
    2aac:	00000a06 	br	2ad8 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    2ab0:	e0bffd17 	ldw	r2,-12(fp)
    2ab4:	10800044 	addi	r2,r2,1
    2ab8:	e0bffd15 	stw	r2,-12(fp)
    2abc:	00800034 	movhi	r2,0
    2ac0:	10940904 	addi	r2,r2,20516
    2ac4:	10800017 	ldw	r2,0(r2)
    2ac8:	1007883a 	mov	r3,r2
    2acc:	e0bffd17 	ldw	r2,-12(fp)
    2ad0:	18bfda2e 	bgeu	r3,r2,2a3c <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    2ad4:	e03fff15 	stw	zero,-4(fp)
    2ad8:	e0bfff17 	ldw	r2,-4(fp)
}
    2adc:	e037883a 	mov	sp,fp
    2ae0:	df000017 	ldw	fp,0(sp)
    2ae4:	dec00104 	addi	sp,sp,4
    2ae8:	f800283a 	ret

00002aec <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    2aec:	defff404 	addi	sp,sp,-48
    2af0:	dfc00b15 	stw	ra,44(sp)
    2af4:	df000a15 	stw	fp,40(sp)
    2af8:	df000a04 	addi	fp,sp,40
    2afc:	e13ffb15 	stw	r4,-20(fp)
    2b00:	e17ffc15 	stw	r5,-16(fp)
    2b04:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    2b08:	00bfffc4 	movi	r2,-1
    2b0c:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
    2b10:	00bffb44 	movi	r2,-19
    2b14:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
    2b18:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    2b1c:	e13ffb17 	ldw	r4,-20(fp)
    2b20:	01400034 	movhi	r5,0
    2b24:	29540704 	addi	r5,r5,20508
    2b28:	00026500 	call	2650 <alt_find_dev>
    2b2c:	e0bffa15 	stw	r2,-24(fp)
    2b30:	e0bffa17 	ldw	r2,-24(fp)
    2b34:	1004c03a 	cmpne	r2,r2,zero
    2b38:	1000051e 	bne	r2,zero,2b50 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    2b3c:	e13ffb17 	ldw	r4,-20(fp)
    2b40:	0002ef80 	call	2ef8 <alt_find_file>
    2b44:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
    2b48:	00800044 	movi	r2,1
    2b4c:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    2b50:	e0bffa17 	ldw	r2,-24(fp)
    2b54:	1005003a 	cmpeq	r2,r2,zero
    2b58:	1000301e 	bne	r2,zero,2c1c <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
    2b5c:	e13ffa17 	ldw	r4,-24(fp)
    2b60:	00030180 	call	3018 <alt_get_fd>
    2b64:	e0bff815 	stw	r2,-32(fp)
    2b68:	e0bff817 	ldw	r2,-32(fp)
    2b6c:	1004403a 	cmpge	r2,r2,zero
    2b70:	1000031e 	bne	r2,zero,2b80 <open+0x94>
    {
      status = index;
    2b74:	e0bff817 	ldw	r2,-32(fp)
    2b78:	e0bff715 	stw	r2,-36(fp)
    2b7c:	00002906 	br	2c24 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
    2b80:	e0bff817 	ldw	r2,-32(fp)
    2b84:	10800324 	muli	r2,r2,12
    2b88:	1007883a 	mov	r3,r2
    2b8c:	00800034 	movhi	r2,0
    2b90:	1092a404 	addi	r2,r2,19088
    2b94:	1885883a 	add	r2,r3,r2
    2b98:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    2b9c:	e0fffc17 	ldw	r3,-16(fp)
    2ba0:	00900034 	movhi	r2,16384
    2ba4:	10bfffc4 	addi	r2,r2,-1
    2ba8:	1886703a 	and	r3,r3,r2
    2bac:	e0bff917 	ldw	r2,-28(fp)
    2bb0:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    2bb4:	e0bff617 	ldw	r2,-40(fp)
    2bb8:	1004c03a 	cmpne	r2,r2,zero
    2bbc:	1000061e 	bne	r2,zero,2bd8 <open+0xec>
    2bc0:	e13ff917 	ldw	r4,-28(fp)
    2bc4:	0002a100 	call	2a10 <alt_file_locked>
    2bc8:	e0bff715 	stw	r2,-36(fp)
    2bcc:	e0bff717 	ldw	r2,-36(fp)
    2bd0:	1004803a 	cmplt	r2,r2,zero
    2bd4:	1000131e 	bne	r2,zero,2c24 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    2bd8:	e0bffa17 	ldw	r2,-24(fp)
    2bdc:	10800317 	ldw	r2,12(r2)
    2be0:	1005003a 	cmpeq	r2,r2,zero
    2be4:	1000091e 	bne	r2,zero,2c0c <open+0x120>
    2be8:	e0bffa17 	ldw	r2,-24(fp)
    2bec:	10800317 	ldw	r2,12(r2)
    2bf0:	e13ff917 	ldw	r4,-28(fp)
    2bf4:	e17ffb17 	ldw	r5,-20(fp)
    2bf8:	e1bffc17 	ldw	r6,-16(fp)
    2bfc:	e1fffd17 	ldw	r7,-12(fp)
    2c00:	103ee83a 	callr	r2
    2c04:	e0bfff15 	stw	r2,-4(fp)
    2c08:	00000106 	br	2c10 <open+0x124>
    2c0c:	e03fff15 	stw	zero,-4(fp)
    2c10:	e0bfff17 	ldw	r2,-4(fp)
    2c14:	e0bff715 	stw	r2,-36(fp)
    2c18:	00000206 	br	2c24 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
    2c1c:	00bffb44 	movi	r2,-19
    2c20:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    2c24:	e0bff717 	ldw	r2,-36(fp)
    2c28:	1004403a 	cmpge	r2,r2,zero
    2c2c:	1000091e 	bne	r2,zero,2c54 <open+0x168>
  {
    alt_release_fd (index);  
    2c30:	e13ff817 	ldw	r4,-32(fp)
    2c34:	0002cd40 	call	2cd4 <alt_release_fd>
    ALT_ERRNO = -status;
    2c38:	0002c740 	call	2c74 <alt_get_errno>
    2c3c:	e0fff717 	ldw	r3,-36(fp)
    2c40:	00c7c83a 	sub	r3,zero,r3
    2c44:	10c00015 	stw	r3,0(r2)
    return -1;
    2c48:	00bfffc4 	movi	r2,-1
    2c4c:	e0bffe15 	stw	r2,-8(fp)
    2c50:	00000206 	br	2c5c <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
    2c54:	e0bff817 	ldw	r2,-32(fp)
    2c58:	e0bffe15 	stw	r2,-8(fp)
    2c5c:	e0bffe17 	ldw	r2,-8(fp)
}
    2c60:	e037883a 	mov	sp,fp
    2c64:	dfc00117 	ldw	ra,4(sp)
    2c68:	df000017 	ldw	fp,0(sp)
    2c6c:	dec00204 	addi	sp,sp,8
    2c70:	f800283a 	ret

00002c74 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2c74:	defffd04 	addi	sp,sp,-12
    2c78:	dfc00215 	stw	ra,8(sp)
    2c7c:	df000115 	stw	fp,4(sp)
    2c80:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    2c84:	00800034 	movhi	r2,0
    2c88:	10940a04 	addi	r2,r2,20520
    2c8c:	10800017 	ldw	r2,0(r2)
    2c90:	1005003a 	cmpeq	r2,r2,zero
    2c94:	1000061e 	bne	r2,zero,2cb0 <alt_get_errno+0x3c>
    2c98:	00800034 	movhi	r2,0
    2c9c:	10940a04 	addi	r2,r2,20520
    2ca0:	10800017 	ldw	r2,0(r2)
    2ca4:	103ee83a 	callr	r2
    2ca8:	e0bfff15 	stw	r2,-4(fp)
    2cac:	00000306 	br	2cbc <alt_get_errno+0x48>
    2cb0:	00800034 	movhi	r2,0
    2cb4:	109a2f04 	addi	r2,r2,26812
    2cb8:	e0bfff15 	stw	r2,-4(fp)
    2cbc:	e0bfff17 	ldw	r2,-4(fp)
}
    2cc0:	e037883a 	mov	sp,fp
    2cc4:	dfc00117 	ldw	ra,4(sp)
    2cc8:	df000017 	ldw	fp,0(sp)
    2ccc:	dec00204 	addi	sp,sp,8
    2cd0:	f800283a 	ret

00002cd4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    2cd4:	defffe04 	addi	sp,sp,-8
    2cd8:	df000115 	stw	fp,4(sp)
    2cdc:	df000104 	addi	fp,sp,4
    2ce0:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    2ce4:	e0bfff17 	ldw	r2,-4(fp)
    2ce8:	108000d0 	cmplti	r2,r2,3
    2cec:	10000d1e 	bne	r2,zero,2d24 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    2cf0:	e0bfff17 	ldw	r2,-4(fp)
    2cf4:	00c00034 	movhi	r3,0
    2cf8:	18d2a404 	addi	r3,r3,19088
    2cfc:	10800324 	muli	r2,r2,12
    2d00:	10c5883a 	add	r2,r2,r3
    2d04:	10800204 	addi	r2,r2,8
    2d08:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    2d0c:	e0bfff17 	ldw	r2,-4(fp)
    2d10:	00c00034 	movhi	r3,0
    2d14:	18d2a404 	addi	r3,r3,19088
    2d18:	10800324 	muli	r2,r2,12
    2d1c:	10c5883a 	add	r2,r2,r3
    2d20:	10000015 	stw	zero,0(r2)
  }
}
    2d24:	e037883a 	mov	sp,fp
    2d28:	df000017 	ldw	fp,0(sp)
    2d2c:	dec00104 	addi	sp,sp,4
    2d30:	f800283a 	ret

00002d34 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    2d34:	defffa04 	addi	sp,sp,-24
    2d38:	df000515 	stw	fp,20(sp)
    2d3c:	df000504 	addi	fp,sp,20
    2d40:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2d44:	0005303a 	rdctl	r2,status
    2d48:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2d4c:	e0fffd17 	ldw	r3,-12(fp)
    2d50:	00bfff84 	movi	r2,-2
    2d54:	1884703a 	and	r2,r3,r2
    2d58:	1001703a 	wrctl	status,r2
  
  return context;
    2d5c:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    2d60:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    2d6c:	e0bffc17 	ldw	r2,-16(fp)
    2d70:	10c00017 	ldw	r3,0(r2)
    2d74:	e0bffc17 	ldw	r2,-16(fp)
    2d78:	10800117 	ldw	r2,4(r2)
    2d7c:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
    2d80:	e0bffc17 	ldw	r2,-16(fp)
    2d84:	10c00117 	ldw	r3,4(r2)
    2d88:	e0bffc17 	ldw	r2,-16(fp)
    2d8c:	10800017 	ldw	r2,0(r2)
    2d90:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    2d94:	e0fffc17 	ldw	r3,-16(fp)
    2d98:	e0bffc17 	ldw	r2,-16(fp)
    2d9c:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
    2da0:	e0fffc17 	ldw	r3,-16(fp)
    2da4:	e0bffc17 	ldw	r2,-16(fp)
    2da8:	18800015 	stw	r2,0(r3)
    2dac:	e0bffe17 	ldw	r2,-8(fp)
    2db0:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2db4:	e0bffb17 	ldw	r2,-20(fp)
    2db8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    2dbc:	e037883a 	mov	sp,fp
    2dc0:	df000017 	ldw	fp,0(sp)
    2dc4:	dec00104 	addi	sp,sp,4
    2dc8:	f800283a 	ret

00002dcc <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    2dcc:	defffb04 	addi	sp,sp,-20
    2dd0:	dfc00415 	stw	ra,16(sp)
    2dd4:	df000315 	stw	fp,12(sp)
    2dd8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    2ddc:	d0a00817 	ldw	r2,-32736(gp)
    2de0:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    2de4:	d0a62a17 	ldw	r2,-26456(gp)
    2de8:	10800044 	addi	r2,r2,1
    2dec:	d0a62a15 	stw	r2,-26456(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    2df0:	00003106 	br	2eb8 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
    2df4:	e0bffe17 	ldw	r2,-8(fp)
    2df8:	10800017 	ldw	r2,0(r2)
    2dfc:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    2e00:	e0bffe17 	ldw	r2,-8(fp)
    2e04:	10800403 	ldbu	r2,16(r2)
    2e08:	10803fcc 	andi	r2,r2,255
    2e0c:	1005003a 	cmpeq	r2,r2,zero
    2e10:	1000051e 	bne	r2,zero,2e28 <alt_tick+0x5c>
    2e14:	d0a62a17 	ldw	r2,-26456(gp)
    2e18:	1004c03a 	cmpne	r2,r2,zero
    2e1c:	1000021e 	bne	r2,zero,2e28 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
    2e20:	e0bffe17 	ldw	r2,-8(fp)
    2e24:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    2e28:	e0bffe17 	ldw	r2,-8(fp)
    2e2c:	10c00217 	ldw	r3,8(r2)
    2e30:	d0a62a17 	ldw	r2,-26456(gp)
    2e34:	10c01e36 	bltu	r2,r3,2eb0 <alt_tick+0xe4>
    2e38:	e0bffe17 	ldw	r2,-8(fp)
    2e3c:	10800403 	ldbu	r2,16(r2)
    2e40:	10803fcc 	andi	r2,r2,255
    2e44:	1004c03a 	cmpne	r2,r2,zero
    2e48:	1000191e 	bne	r2,zero,2eb0 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
    2e4c:	e0bffe17 	ldw	r2,-8(fp)
    2e50:	10c00317 	ldw	r3,12(r2)
    2e54:	e0bffe17 	ldw	r2,-8(fp)
    2e58:	11000517 	ldw	r4,20(r2)
    2e5c:	183ee83a 	callr	r3
    2e60:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    2e64:	e0bffd17 	ldw	r2,-12(fp)
    2e68:	1004c03a 	cmpne	r2,r2,zero
    2e6c:	1000031e 	bne	r2,zero,2e7c <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
    2e70:	e13ffe17 	ldw	r4,-8(fp)
    2e74:	0002d340 	call	2d34 <alt_alarm_stop>
    2e78:	00000d06 	br	2eb0 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
    2e7c:	e0bffe17 	ldw	r2,-8(fp)
    2e80:	10c00217 	ldw	r3,8(r2)
    2e84:	e0bffd17 	ldw	r2,-12(fp)
    2e88:	1887883a 	add	r3,r3,r2
    2e8c:	e0bffe17 	ldw	r2,-8(fp)
    2e90:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    2e94:	e0bffe17 	ldw	r2,-8(fp)
    2e98:	10c00217 	ldw	r3,8(r2)
    2e9c:	d0a62a17 	ldw	r2,-26456(gp)
    2ea0:	1880032e 	bgeu	r3,r2,2eb0 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
    2ea4:	e0fffe17 	ldw	r3,-8(fp)
    2ea8:	00800044 	movi	r2,1
    2eac:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
    2eb0:	e0bfff17 	ldw	r2,-4(fp)
    2eb4:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    2eb8:	d0e00804 	addi	r3,gp,-32736
    2ebc:	e0bffe17 	ldw	r2,-8(fp)
    2ec0:	10ffcc1e 	bne	r2,r3,2df4 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
    2ec4:	e037883a 	mov	sp,fp
    2ec8:	dfc00117 	ldw	ra,4(sp)
    2ecc:	df000017 	ldw	fp,0(sp)
    2ed0:	dec00204 	addi	sp,sp,8
    2ed4:	f800283a 	ret

00002ed8 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    2ed8:	deffff04 	addi	sp,sp,-4
    2edc:	df000015 	stw	fp,0(sp)
    2ee0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    2ee4:	000170fa 	wrctl	ienable,zero
}
    2ee8:	e037883a 	mov	sp,fp
    2eec:	df000017 	ldw	fp,0(sp)
    2ef0:	dec00104 	addi	sp,sp,4
    2ef4:	f800283a 	ret

00002ef8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    2ef8:	defffa04 	addi	sp,sp,-24
    2efc:	dfc00515 	stw	ra,20(sp)
    2f00:	df000415 	stw	fp,16(sp)
    2f04:	df000404 	addi	fp,sp,16
    2f08:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    2f0c:	00800034 	movhi	r2,0
    2f10:	10940504 	addi	r2,r2,20500
    2f14:	10800017 	ldw	r2,0(r2)
    2f18:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    2f1c:	00003306 	br	2fec <alt_find_file+0xf4>
  {
    len = strlen(next->name);
    2f20:	e0bffd17 	ldw	r2,-12(fp)
    2f24:	11000217 	ldw	r4,8(r2)
    2f28:	00032c00 	call	32c0 <strlen>
    2f2c:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
    2f30:	e0bffd17 	ldw	r2,-12(fp)
    2f34:	10c00217 	ldw	r3,8(r2)
    2f38:	e0bffc17 	ldw	r2,-16(fp)
    2f3c:	1885883a 	add	r2,r3,r2
    2f40:	10bfffc4 	addi	r2,r2,-1
    2f44:	10800003 	ldbu	r2,0(r2)
    2f48:	10803fcc 	andi	r2,r2,255
    2f4c:	1080201c 	xori	r2,r2,128
    2f50:	10bfe004 	addi	r2,r2,-128
    2f54:	10800bd8 	cmpnei	r2,r2,47
    2f58:	1000031e 	bne	r2,zero,2f68 <alt_find_file+0x70>
    {
      len -= 1;
    2f5c:	e0bffc17 	ldw	r2,-16(fp)
    2f60:	10bfffc4 	addi	r2,r2,-1
    2f64:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    2f68:	e0bffc17 	ldw	r2,-16(fp)
    2f6c:	1007883a 	mov	r3,r2
    2f70:	e0bffe17 	ldw	r2,-8(fp)
    2f74:	1885883a 	add	r2,r3,r2
    2f78:	10800003 	ldbu	r2,0(r2)
    2f7c:	10803fcc 	andi	r2,r2,255
    2f80:	1080201c 	xori	r2,r2,128
    2f84:	10bfe004 	addi	r2,r2,-128
    2f88:	10800be0 	cmpeqi	r2,r2,47
    2f8c:	10000a1e 	bne	r2,zero,2fb8 <alt_find_file+0xc0>
    2f90:	e0bffc17 	ldw	r2,-16(fp)
    2f94:	1007883a 	mov	r3,r2
    2f98:	e0bffe17 	ldw	r2,-8(fp)
    2f9c:	1885883a 	add	r2,r3,r2
    2fa0:	10800003 	ldbu	r2,0(r2)
    2fa4:	10803fcc 	andi	r2,r2,255
    2fa8:	1080201c 	xori	r2,r2,128
    2fac:	10bfe004 	addi	r2,r2,-128
    2fb0:	1004c03a 	cmpne	r2,r2,zero
    2fb4:	10000a1e 	bne	r2,zero,2fe0 <alt_find_file+0xe8>
    2fb8:	e0bffd17 	ldw	r2,-12(fp)
    2fbc:	11000217 	ldw	r4,8(r2)
    2fc0:	e1bffc17 	ldw	r6,-16(fp)
    2fc4:	e17ffe17 	ldw	r5,-8(fp)
    2fc8:	00031ac0 	call	31ac <memcmp>
    2fcc:	1004c03a 	cmpne	r2,r2,zero
    2fd0:	1000031e 	bne	r2,zero,2fe0 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    2fd4:	e0bffd17 	ldw	r2,-12(fp)
    2fd8:	e0bfff15 	stw	r2,-4(fp)
    2fdc:	00000806 	br	3000 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
    2fe0:	e0bffd17 	ldw	r2,-12(fp)
    2fe4:	10800017 	ldw	r2,0(r2)
    2fe8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    2fec:	00c00034 	movhi	r3,0
    2ff0:	18d40504 	addi	r3,r3,20500
    2ff4:	e0bffd17 	ldw	r2,-12(fp)
    2ff8:	10ffc91e 	bne	r2,r3,2f20 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    2ffc:	e03fff15 	stw	zero,-4(fp)
    3000:	e0bfff17 	ldw	r2,-4(fp)
}
    3004:	e037883a 	mov	sp,fp
    3008:	dfc00117 	ldw	ra,4(sp)
    300c:	df000017 	ldw	fp,0(sp)
    3010:	dec00204 	addi	sp,sp,8
    3014:	f800283a 	ret

00003018 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    3018:	defffc04 	addi	sp,sp,-16
    301c:	df000315 	stw	fp,12(sp)
    3020:	df000304 	addi	fp,sp,12
    3024:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    3028:	00bffa04 	movi	r2,-24
    302c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    3030:	e03ffe15 	stw	zero,-8(fp)
    3034:	00001e06 	br	30b0 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
    3038:	e0bffe17 	ldw	r2,-8(fp)
    303c:	00c00034 	movhi	r3,0
    3040:	18d2a404 	addi	r3,r3,19088
    3044:	10800324 	muli	r2,r2,12
    3048:	10c5883a 	add	r2,r2,r3
    304c:	10800017 	ldw	r2,0(r2)
    3050:	1004c03a 	cmpne	r2,r2,zero
    3054:	1000131e 	bne	r2,zero,30a4 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
    3058:	e0bffe17 	ldw	r2,-8(fp)
    305c:	00c00034 	movhi	r3,0
    3060:	18d2a404 	addi	r3,r3,19088
    3064:	10800324 	muli	r2,r2,12
    3068:	10c7883a 	add	r3,r2,r3
    306c:	e0bfff17 	ldw	r2,-4(fp)
    3070:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
    3074:	00800034 	movhi	r2,0
    3078:	10940904 	addi	r2,r2,20516
    307c:	10c00017 	ldw	r3,0(r2)
    3080:	e0bffe17 	ldw	r2,-8(fp)
    3084:	1880040e 	bge	r3,r2,3098 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
    3088:	00c00034 	movhi	r3,0
    308c:	18d40904 	addi	r3,r3,20516
    3090:	e0bffe17 	ldw	r2,-8(fp)
    3094:	18800015 	stw	r2,0(r3)
      }
      rc = i;
    3098:	e0bffe17 	ldw	r2,-8(fp)
    309c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    30a0:	00000606 	br	30bc <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    30a4:	e0bffe17 	ldw	r2,-8(fp)
    30a8:	10800044 	addi	r2,r2,1
    30ac:	e0bffe15 	stw	r2,-8(fp)
    30b0:	e0bffe17 	ldw	r2,-8(fp)
    30b4:	10800810 	cmplti	r2,r2,32
    30b8:	103fdf1e 	bne	r2,zero,3038 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    30bc:	e0bffd17 	ldw	r2,-12(fp)
}
    30c0:	e037883a 	mov	sp,fp
    30c4:	df000017 	ldw	fp,0(sp)
    30c8:	dec00104 	addi	sp,sp,4
    30cc:	f800283a 	ret

000030d0 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    30d0:	defffb04 	addi	sp,sp,-20
    30d4:	df000415 	stw	fp,16(sp)
    30d8:	df000404 	addi	fp,sp,16
    30dc:	e13ffe15 	stw	r4,-8(fp)
    30e0:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    30e4:	e0bfff17 	ldw	r2,-4(fp)
    30e8:	10840070 	cmpltui	r2,r2,4097
    30ec:	1000021e 	bne	r2,zero,30f8 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    30f0:	00840004 	movi	r2,4096
    30f4:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    30f8:	e0fffe17 	ldw	r3,-8(fp)
    30fc:	e0bfff17 	ldw	r2,-4(fp)
    3100:	1885883a 	add	r2,r3,r2
    3104:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    3108:	e0bffe17 	ldw	r2,-8(fp)
    310c:	e0bffd15 	stw	r2,-12(fp)
    3110:	00000506 	br	3128 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    3114:	e0bffd17 	ldw	r2,-12(fp)
    3118:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    311c:	e0bffd17 	ldw	r2,-12(fp)
    3120:	10800804 	addi	r2,r2,32
    3124:	e0bffd15 	stw	r2,-12(fp)
    3128:	e0fffd17 	ldw	r3,-12(fp)
    312c:	e0bffc17 	ldw	r2,-16(fp)
    3130:	18bff836 	bltu	r3,r2,3114 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    3134:	e0bffe17 	ldw	r2,-8(fp)
    3138:	108007cc 	andi	r2,r2,31
    313c:	1005003a 	cmpeq	r2,r2,zero
    3140:	1000021e 	bne	r2,zero,314c <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    3144:	e0bffd17 	ldw	r2,-12(fp)
    3148:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    314c:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    3150:	e037883a 	mov	sp,fp
    3154:	df000017 	ldw	fp,0(sp)
    3158:	dec00104 	addi	sp,sp,4
    315c:	f800283a 	ret

00003160 <atexit>:
    3160:	200b883a 	mov	r5,r4
    3164:	000d883a 	mov	r6,zero
    3168:	0009883a 	mov	r4,zero
    316c:	000f883a 	mov	r7,zero
    3170:	00033341 	jmpi	3334 <__register_exitproc>

00003174 <exit>:
    3174:	defffe04 	addi	sp,sp,-8
    3178:	000b883a 	mov	r5,zero
    317c:	dc000015 	stw	r16,0(sp)
    3180:	dfc00115 	stw	ra,4(sp)
    3184:	2021883a 	mov	r16,r4
    3188:	000346c0 	call	346c <__call_exitprocs>
    318c:	00800034 	movhi	r2,0
    3190:	10940f04 	addi	r2,r2,20540
    3194:	11000017 	ldw	r4,0(r2)
    3198:	20800f17 	ldw	r2,60(r4)
    319c:	10000126 	beq	r2,zero,31a4 <exit+0x30>
    31a0:	103ee83a 	callr	r2
    31a4:	8009883a 	mov	r4,r16
    31a8:	000365c0 	call	365c <_exit>

000031ac <memcmp>:
    31ac:	00c000c4 	movi	r3,3
    31b0:	1980032e 	bgeu	r3,r6,31c0 <memcmp+0x14>
    31b4:	2144b03a 	or	r2,r4,r5
    31b8:	10c4703a 	and	r2,r2,r3
    31bc:	10000f26 	beq	r2,zero,31fc <memcmp+0x50>
    31c0:	31ffffc4 	addi	r7,r6,-1
    31c4:	3000061e 	bne	r6,zero,31e0 <memcmp+0x34>
    31c8:	00000a06 	br	31f4 <memcmp+0x48>
    31cc:	39ffffc4 	addi	r7,r7,-1
    31d0:	00bfffc4 	movi	r2,-1
    31d4:	21000044 	addi	r4,r4,1
    31d8:	29400044 	addi	r5,r5,1
    31dc:	38800526 	beq	r7,r2,31f4 <memcmp+0x48>
    31e0:	20c00003 	ldbu	r3,0(r4)
    31e4:	28800003 	ldbu	r2,0(r5)
    31e8:	18bff826 	beq	r3,r2,31cc <memcmp+0x20>
    31ec:	1885c83a 	sub	r2,r3,r2
    31f0:	f800283a 	ret
    31f4:	0005883a 	mov	r2,zero
    31f8:	f800283a 	ret
    31fc:	180f883a 	mov	r7,r3
    3200:	20c00017 	ldw	r3,0(r4)
    3204:	28800017 	ldw	r2,0(r5)
    3208:	18bfed1e 	bne	r3,r2,31c0 <memcmp+0x14>
    320c:	31bfff04 	addi	r6,r6,-4
    3210:	21000104 	addi	r4,r4,4
    3214:	29400104 	addi	r5,r5,4
    3218:	39bff936 	bltu	r7,r6,3200 <memcmp+0x54>
    321c:	003fe806 	br	31c0 <memcmp+0x14>

00003220 <memcpy>:
    3220:	01c003c4 	movi	r7,15
    3224:	2007883a 	mov	r3,r4
    3228:	3980032e 	bgeu	r7,r6,3238 <memcpy+0x18>
    322c:	2904b03a 	or	r2,r5,r4
    3230:	108000cc 	andi	r2,r2,3
    3234:	10000926 	beq	r2,zero,325c <memcpy+0x3c>
    3238:	30000626 	beq	r6,zero,3254 <memcpy+0x34>
    323c:	30cd883a 	add	r6,r6,r3
    3240:	28800003 	ldbu	r2,0(r5)
    3244:	29400044 	addi	r5,r5,1
    3248:	18800005 	stb	r2,0(r3)
    324c:	18c00044 	addi	r3,r3,1
    3250:	30fffb1e 	bne	r6,r3,3240 <memcpy+0x20>
    3254:	2005883a 	mov	r2,r4
    3258:	f800283a 	ret
    325c:	3811883a 	mov	r8,r7
    3260:	200f883a 	mov	r7,r4
    3264:	28c00017 	ldw	r3,0(r5)
    3268:	31bffc04 	addi	r6,r6,-16
    326c:	38c00015 	stw	r3,0(r7)
    3270:	28800117 	ldw	r2,4(r5)
    3274:	38800115 	stw	r2,4(r7)
    3278:	28c00217 	ldw	r3,8(r5)
    327c:	38c00215 	stw	r3,8(r7)
    3280:	28800317 	ldw	r2,12(r5)
    3284:	29400404 	addi	r5,r5,16
    3288:	38800315 	stw	r2,12(r7)
    328c:	39c00404 	addi	r7,r7,16
    3290:	41bff436 	bltu	r8,r6,3264 <memcpy+0x44>
    3294:	008000c4 	movi	r2,3
    3298:	1180072e 	bgeu	r2,r6,32b8 <memcpy+0x98>
    329c:	1007883a 	mov	r3,r2
    32a0:	28800017 	ldw	r2,0(r5)
    32a4:	31bfff04 	addi	r6,r6,-4
    32a8:	29400104 	addi	r5,r5,4
    32ac:	38800015 	stw	r2,0(r7)
    32b0:	39c00104 	addi	r7,r7,4
    32b4:	19bffa36 	bltu	r3,r6,32a0 <memcpy+0x80>
    32b8:	3807883a 	mov	r3,r7
    32bc:	003fde06 	br	3238 <memcpy+0x18>

000032c0 <strlen>:
    32c0:	208000cc 	andi	r2,r4,3
    32c4:	2011883a 	mov	r8,r4
    32c8:	1000161e 	bne	r2,zero,3324 <strlen+0x64>
    32cc:	20c00017 	ldw	r3,0(r4)
    32d0:	017fbff4 	movhi	r5,65279
    32d4:	297fbfc4 	addi	r5,r5,-257
    32d8:	01e02074 	movhi	r7,32897
    32dc:	39e02004 	addi	r7,r7,-32640
    32e0:	1945883a 	add	r2,r3,r5
    32e4:	11c4703a 	and	r2,r2,r7
    32e8:	00c6303a 	nor	r3,zero,r3
    32ec:	1886703a 	and	r3,r3,r2
    32f0:	18000c1e 	bne	r3,zero,3324 <strlen+0x64>
    32f4:	280d883a 	mov	r6,r5
    32f8:	380b883a 	mov	r5,r7
    32fc:	21000104 	addi	r4,r4,4
    3300:	20800017 	ldw	r2,0(r4)
    3304:	1187883a 	add	r3,r2,r6
    3308:	1946703a 	and	r3,r3,r5
    330c:	0084303a 	nor	r2,zero,r2
    3310:	10c4703a 	and	r2,r2,r3
    3314:	103ff926 	beq	r2,zero,32fc <strlen+0x3c>
    3318:	20800007 	ldb	r2,0(r4)
    331c:	10000326 	beq	r2,zero,332c <strlen+0x6c>
    3320:	21000044 	addi	r4,r4,1
    3324:	20800007 	ldb	r2,0(r4)
    3328:	103ffd1e 	bne	r2,zero,3320 <strlen+0x60>
    332c:	2205c83a 	sub	r2,r4,r8
    3330:	f800283a 	ret

00003334 <__register_exitproc>:
    3334:	defffa04 	addi	sp,sp,-24
    3338:	00800034 	movhi	r2,0
    333c:	10940f04 	addi	r2,r2,20540
    3340:	dc000015 	stw	r16,0(sp)
    3344:	14000017 	ldw	r16,0(r2)
    3348:	dd000415 	stw	r20,16(sp)
    334c:	2829883a 	mov	r20,r5
    3350:	81405217 	ldw	r5,328(r16)
    3354:	dcc00315 	stw	r19,12(sp)
    3358:	dc800215 	stw	r18,8(sp)
    335c:	dc400115 	stw	r17,4(sp)
    3360:	dfc00515 	stw	ra,20(sp)
    3364:	2023883a 	mov	r17,r4
    3368:	3027883a 	mov	r19,r6
    336c:	3825883a 	mov	r18,r7
    3370:	28002526 	beq	r5,zero,3408 <__register_exitproc+0xd4>
    3374:	29000117 	ldw	r4,4(r5)
    3378:	008007c4 	movi	r2,31
    337c:	11002716 	blt	r2,r4,341c <__register_exitproc+0xe8>
    3380:	8800101e 	bne	r17,zero,33c4 <__register_exitproc+0x90>
    3384:	2105883a 	add	r2,r4,r4
    3388:	1085883a 	add	r2,r2,r2
    338c:	20c00044 	addi	r3,r4,1
    3390:	1145883a 	add	r2,r2,r5
    3394:	0009883a 	mov	r4,zero
    3398:	15000215 	stw	r20,8(r2)
    339c:	28c00115 	stw	r3,4(r5)
    33a0:	2005883a 	mov	r2,r4
    33a4:	dfc00517 	ldw	ra,20(sp)
    33a8:	dd000417 	ldw	r20,16(sp)
    33ac:	dcc00317 	ldw	r19,12(sp)
    33b0:	dc800217 	ldw	r18,8(sp)
    33b4:	dc400117 	ldw	r17,4(sp)
    33b8:	dc000017 	ldw	r16,0(sp)
    33bc:	dec00604 	addi	sp,sp,24
    33c0:	f800283a 	ret
    33c4:	29802204 	addi	r6,r5,136
    33c8:	00800044 	movi	r2,1
    33cc:	110e983a 	sll	r7,r2,r4
    33d0:	30c04017 	ldw	r3,256(r6)
    33d4:	2105883a 	add	r2,r4,r4
    33d8:	1085883a 	add	r2,r2,r2
    33dc:	1185883a 	add	r2,r2,r6
    33e0:	19c6b03a 	or	r3,r3,r7
    33e4:	14802015 	stw	r18,128(r2)
    33e8:	14c00015 	stw	r19,0(r2)
    33ec:	00800084 	movi	r2,2
    33f0:	30c04015 	stw	r3,256(r6)
    33f4:	88bfe31e 	bne	r17,r2,3384 <__register_exitproc+0x50>
    33f8:	30804117 	ldw	r2,260(r6)
    33fc:	11c4b03a 	or	r2,r2,r7
    3400:	30804115 	stw	r2,260(r6)
    3404:	003fdf06 	br	3384 <__register_exitproc+0x50>
    3408:	00800034 	movhi	r2,0
    340c:	109a7004 	addi	r2,r2,27072
    3410:	100b883a 	mov	r5,r2
    3414:	80805215 	stw	r2,328(r16)
    3418:	003fd606 	br	3374 <__register_exitproc+0x40>
    341c:	00800034 	movhi	r2,0
    3420:	10800004 	addi	r2,r2,0
    3424:	1000021e 	bne	r2,zero,3430 <__register_exitproc+0xfc>
    3428:	013fffc4 	movi	r4,-1
    342c:	003fdc06 	br	33a0 <__register_exitproc+0x6c>
    3430:	01006404 	movi	r4,400
    3434:	103ee83a 	callr	r2
    3438:	1007883a 	mov	r3,r2
    343c:	103ffa26 	beq	r2,zero,3428 <__register_exitproc+0xf4>
    3440:	80805217 	ldw	r2,328(r16)
    3444:	180b883a 	mov	r5,r3
    3448:	18000115 	stw	zero,4(r3)
    344c:	18800015 	stw	r2,0(r3)
    3450:	80c05215 	stw	r3,328(r16)
    3454:	18006215 	stw	zero,392(r3)
    3458:	18006315 	stw	zero,396(r3)
    345c:	0009883a 	mov	r4,zero
    3460:	883fc826 	beq	r17,zero,3384 <__register_exitproc+0x50>
    3464:	003fd706 	br	33c4 <__register_exitproc+0x90>

00003468 <register_fini>:
    3468:	f800283a 	ret

0000346c <__call_exitprocs>:
    346c:	00800034 	movhi	r2,0
    3470:	10940f04 	addi	r2,r2,20540
    3474:	10800017 	ldw	r2,0(r2)
    3478:	defff304 	addi	sp,sp,-52
    347c:	df000b15 	stw	fp,44(sp)
    3480:	d8800115 	stw	r2,4(sp)
    3484:	00800034 	movhi	r2,0
    3488:	10800004 	addi	r2,r2,0
    348c:	1005003a 	cmpeq	r2,r2,zero
    3490:	d8800215 	stw	r2,8(sp)
    3494:	d8800117 	ldw	r2,4(sp)
    3498:	dd400815 	stw	r21,32(sp)
    349c:	dd000715 	stw	r20,28(sp)
    34a0:	10805204 	addi	r2,r2,328
    34a4:	dfc00c15 	stw	ra,48(sp)
    34a8:	ddc00a15 	stw	r23,40(sp)
    34ac:	dd800915 	stw	r22,36(sp)
    34b0:	dcc00615 	stw	r19,24(sp)
    34b4:	dc800515 	stw	r18,20(sp)
    34b8:	dc400415 	stw	r17,16(sp)
    34bc:	dc000315 	stw	r16,12(sp)
    34c0:	282b883a 	mov	r21,r5
    34c4:	2039883a 	mov	fp,r4
    34c8:	d8800015 	stw	r2,0(sp)
    34cc:	2829003a 	cmpeq	r20,r5,zero
    34d0:	d8800117 	ldw	r2,4(sp)
    34d4:	14405217 	ldw	r17,328(r2)
    34d8:	88001026 	beq	r17,zero,351c <__call_exitprocs+0xb0>
    34dc:	ddc00017 	ldw	r23,0(sp)
    34e0:	88800117 	ldw	r2,4(r17)
    34e4:	8c802204 	addi	r18,r17,136
    34e8:	143fffc4 	addi	r16,r2,-1
    34ec:	80000916 	blt	r16,zero,3514 <__call_exitprocs+0xa8>
    34f0:	05bfffc4 	movi	r22,-1
    34f4:	a000151e 	bne	r20,zero,354c <__call_exitprocs+0xe0>
    34f8:	8409883a 	add	r4,r16,r16
    34fc:	2105883a 	add	r2,r4,r4
    3500:	1485883a 	add	r2,r2,r18
    3504:	10c02017 	ldw	r3,128(r2)
    3508:	a8c01126 	beq	r21,r3,3550 <__call_exitprocs+0xe4>
    350c:	843fffc4 	addi	r16,r16,-1
    3510:	85bff81e 	bne	r16,r22,34f4 <__call_exitprocs+0x88>
    3514:	d8800217 	ldw	r2,8(sp)
    3518:	10003126 	beq	r2,zero,35e0 <__call_exitprocs+0x174>
    351c:	dfc00c17 	ldw	ra,48(sp)
    3520:	df000b17 	ldw	fp,44(sp)
    3524:	ddc00a17 	ldw	r23,40(sp)
    3528:	dd800917 	ldw	r22,36(sp)
    352c:	dd400817 	ldw	r21,32(sp)
    3530:	dd000717 	ldw	r20,28(sp)
    3534:	dcc00617 	ldw	r19,24(sp)
    3538:	dc800517 	ldw	r18,20(sp)
    353c:	dc400417 	ldw	r17,16(sp)
    3540:	dc000317 	ldw	r16,12(sp)
    3544:	dec00d04 	addi	sp,sp,52
    3548:	f800283a 	ret
    354c:	8409883a 	add	r4,r16,r16
    3550:	88c00117 	ldw	r3,4(r17)
    3554:	2105883a 	add	r2,r4,r4
    3558:	1445883a 	add	r2,r2,r17
    355c:	18ffffc4 	addi	r3,r3,-1
    3560:	11800217 	ldw	r6,8(r2)
    3564:	1c001526 	beq	r3,r16,35bc <__call_exitprocs+0x150>
    3568:	10000215 	stw	zero,8(r2)
    356c:	303fe726 	beq	r6,zero,350c <__call_exitprocs+0xa0>
    3570:	00c00044 	movi	r3,1
    3574:	1c06983a 	sll	r3,r3,r16
    3578:	90804017 	ldw	r2,256(r18)
    357c:	8cc00117 	ldw	r19,4(r17)
    3580:	1884703a 	and	r2,r3,r2
    3584:	10001426 	beq	r2,zero,35d8 <__call_exitprocs+0x16c>
    3588:	90804117 	ldw	r2,260(r18)
    358c:	1884703a 	and	r2,r3,r2
    3590:	10000c1e 	bne	r2,zero,35c4 <__call_exitprocs+0x158>
    3594:	2105883a 	add	r2,r4,r4
    3598:	1485883a 	add	r2,r2,r18
    359c:	11400017 	ldw	r5,0(r2)
    35a0:	e009883a 	mov	r4,fp
    35a4:	303ee83a 	callr	r6
    35a8:	88800117 	ldw	r2,4(r17)
    35ac:	98bfc81e 	bne	r19,r2,34d0 <__call_exitprocs+0x64>
    35b0:	b8800017 	ldw	r2,0(r23)
    35b4:	147fd526 	beq	r2,r17,350c <__call_exitprocs+0xa0>
    35b8:	003fc506 	br	34d0 <__call_exitprocs+0x64>
    35bc:	8c000115 	stw	r16,4(r17)
    35c0:	003fea06 	br	356c <__call_exitprocs+0x100>
    35c4:	2105883a 	add	r2,r4,r4
    35c8:	1485883a 	add	r2,r2,r18
    35cc:	11000017 	ldw	r4,0(r2)
    35d0:	303ee83a 	callr	r6
    35d4:	003ff406 	br	35a8 <__call_exitprocs+0x13c>
    35d8:	303ee83a 	callr	r6
    35dc:	003ff206 	br	35a8 <__call_exitprocs+0x13c>
    35e0:	88800117 	ldw	r2,4(r17)
    35e4:	1000081e 	bne	r2,zero,3608 <__call_exitprocs+0x19c>
    35e8:	89000017 	ldw	r4,0(r17)
    35ec:	20000726 	beq	r4,zero,360c <__call_exitprocs+0x1a0>
    35f0:	b9000015 	stw	r4,0(r23)
    35f4:	8809883a 	mov	r4,r17
    35f8:	00000000 	call	0 <__alt_mem_SDRAM>
    35fc:	bc400017 	ldw	r17,0(r23)
    3600:	883fb71e 	bne	r17,zero,34e0 <__call_exitprocs+0x74>
    3604:	003fc506 	br	351c <__call_exitprocs+0xb0>
    3608:	89000017 	ldw	r4,0(r17)
    360c:	882f883a 	mov	r23,r17
    3610:	2023883a 	mov	r17,r4
    3614:	883fb21e 	bne	r17,zero,34e0 <__call_exitprocs+0x74>
    3618:	003fc006 	br	351c <__call_exitprocs+0xb0>

0000361c <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
    361c:	defffd04 	addi	sp,sp,-12
    3620:	df000215 	stw	fp,8(sp)
    3624:	df000204 	addi	fp,sp,8
    3628:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
    362c:	e0bfff17 	ldw	r2,-4(fp)
    3630:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    3634:	e0bffe17 	ldw	r2,-8(fp)
    3638:	1005003a 	cmpeq	r2,r2,zero
    363c:	1000021e 	bne	r2,zero,3648 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
    3640:	002af070 	cmpltui	zero,zero,43969
    3644:	00000106 	br	364c <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
    3648:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
    364c:	e037883a 	mov	sp,fp
    3650:	df000017 	ldw	fp,0(sp)
    3654:	dec00104 	addi	sp,sp,4
    3658:	f800283a 	ret

0000365c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    365c:	defffd04 	addi	sp,sp,-12
    3660:	dfc00215 	stw	ra,8(sp)
    3664:	df000115 	stw	fp,4(sp)
    3668:	df000104 	addi	fp,sp,4
    366c:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
    3670:	e13fff17 	ldw	r4,-4(fp)
    3674:	000361c0 	call	361c <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    3678:	003fff06 	br	3678 <_exit+0x1c>
    367c:	00003468 	cmpgeui	zero,zero,209
