// Seed: 1240373960
module module_0 (
    input uwire id_0,
    input wand  id_1
    , id_3
);
  always_latch begin : LABEL_0
    if ('d0) begin : LABEL_0
      id_3 = id_3 == id_0;
    end
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    input tri1 id_7,
    output uwire id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    output supply1 id_12,
    input wire id_13,
    input tri1 id_14,
    output uwire id_15,
    output supply1 id_16,
    output wor id_17,
    output supply1 id_18,
    output supply1 id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_13
  );
endmodule
