Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 15 17:09:21 2020
| Host         : DESKTOP-DU9F0PS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SMG_Demo_timing_summary_routed.rpt -pb SMG_Demo_timing_summary_routed.pb -rpx SMG_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : SMG_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Driver_SMG0/Clk_Division0/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.684        0.000                      0                   63        0.181        0.000                      0                   63        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100MHz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         15.684        0.000                      0                   63        0.264        0.000                      0                   63        9.500        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.686        0.000                      0                   63        0.264        0.000                      0                   63        9.500        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         15.684        0.000                      0                   63        0.181        0.000                      0                   63  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       15.684        0.000                      0                   63        0.181        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[2]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[3]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[4]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.472ns (41.050%)  route 2.114ns (58.950%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.841     2.801    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    18.609    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[29]/C
                         clock pessimism              0.585    19.194    
                         clock uncertainty           -0.084    19.111    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.618    18.493    Driver_SMG0/Clk_Division0/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 15.691    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.472ns (41.050%)  route 2.114ns (58.950%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.841     2.801    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    18.609    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[30]/C
                         clock pessimism              0.585    19.194    
                         clock uncertainty           -0.084    19.111    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.618    18.493    Driver_SMG0/Clk_Division0/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 15.691    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[21]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[22]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[24]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  Driver_SMG0/Clk_Division0/clk_reg/Q
                         net (fo=5, routed)           0.175    -0.219    Driver_SMG0/Clk_Division0/clk
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.045    -0.174 r  Driver_SMG0/Clk_Division0/clk_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Driver_SMG0/Clk_Division0/clk_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/C
                         clock pessimism              0.234    -0.558    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.438    Driver_SMG0/Clk_Division0/clk_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.560    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  Driver_SMG0/Clk_Division0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.239    Driver_SMG0/Clk_Division0/cnt[0]
    SLICE_X1Y36          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  Driver_SMG0/Clk_Division0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Driver_SMG0/Clk_Division0/cnt0__0[0]
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.795    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                         clock pessimism              0.235    -0.560    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.469    Driver_SMG0/Clk_Division0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.559    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_SMG0/Clk_Division0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.286    Driver_SMG0/Clk_Division0/cnt[11]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  Driver_SMG0/Clk_Division0/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.175    Driver_SMG0/Clk_Division0/cnt0[11]
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.794    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                         clock pessimism              0.235    -0.559    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.454    Driver_SMG0/Clk_Division0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.285    Driver_SMG0/Clk_Division0/cnt[15]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  Driver_SMG0/Clk_Division0/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.174    Driver_SMG0/Clk_Division0/cnt0[15]
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                         clock pessimism              0.234    -0.558    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.453    Driver_SMG0/Clk_Division0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.134    -0.284    Driver_SMG0/Clk_Division0/cnt[19]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.173 r  Driver_SMG0/Clk_Division0/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.173    Driver_SMG0/Clk_Division0/cnt0[19]
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/C
                         clock pessimism              0.234    -0.558    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.453    Driver_SMG0/Clk_Division0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.569    -0.557    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Driver_SMG0/Clk_Division0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.134    -0.283    Driver_SMG0/Clk_Division0/cnt[23]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  Driver_SMG0/Clk_Division0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.172    Driver_SMG0/Clk_Division0/cnt0[23]
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.791    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                         clock pessimism              0.234    -0.557    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.105    -0.452    Driver_SMG0/Clk_Division0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.569    -0.557    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Driver_SMG0/Clk_Division0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.283    Driver_SMG0/Clk_Division0/cnt[27]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  Driver_SMG0/Clk_Division0/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.172    Driver_SMG0/Clk_Division0/cnt0[27]
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.791    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/C
                         clock pessimism              0.234    -0.557    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.105    -0.452    Driver_SMG0/Clk_Division0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.288ns (67.431%)  route 0.139ns (32.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.560    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Driver_SMG0/Clk_Division0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.280    Driver_SMG0/Clk_Division0/cnt[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.133 r  Driver_SMG0/Clk_Division0/cnt0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.133    Driver_SMG0/Clk_Division0/cnt0[1]
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.795    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.440    Driver_SMG0/Clk_Division0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.559    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_SMG0/Clk_Division0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.286    Driver_SMG0/Clk_Division0/cnt[11]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.142 r  Driver_SMG0/Clk_Division0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.142    Driver_SMG0/Clk_Division0/cnt0[12]
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.794    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[12]/C
                         clock pessimism              0.235    -0.559    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.454    Driver_SMG0/Clk_Division0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.285    Driver_SMG0/Clk_Division0/cnt[15]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.141 r  Driver_SMG0/Clk_Division0/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.141    Driver_SMG0/Clk_Division0/cnt0[16]
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[16]/C
                         clock pessimism              0.234    -0.558    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.453    Driver_SMG0/Clk_Division0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y38      Driver_SMG0/Clk_Division0/clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y36      Driver_SMG0/Clk_Division0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y38      Driver_SMG0/Clk_Division0/clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y36      Driver_SMG0/Clk_Division0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      Driver_SMG0/Clk_Division0/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y38      Driver_SMG0/Clk_Division0/clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      Driver_SMG0/Clk_Division0/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      Driver_SMG0/Clk_Division0/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      Driver_SMG0/Clk_Division0/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      Driver_SMG0/Clk_Division0/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y40      Driver_SMG0/Clk_Division0/cnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.686ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.082    19.109    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.491    Driver_SMG0/Clk_Division0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.491    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.686    

Slack (MET) :             15.686ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[2]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.082    19.109    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.491    Driver_SMG0/Clk_Division0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.491    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.686    

Slack (MET) :             15.686ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[3]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.082    19.109    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.491    Driver_SMG0/Clk_Division0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.491    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.686    

Slack (MET) :             15.686ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[4]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.082    19.109    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.491    Driver_SMG0/Clk_Division0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.491    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.686    

Slack (MET) :             15.693ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.472ns (41.050%)  route 2.114ns (58.950%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.841     2.801    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    18.609    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[29]/C
                         clock pessimism              0.585    19.194    
                         clock uncertainty           -0.082    19.113    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.618    18.495    Driver_SMG0/Clk_Division0/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.495    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 15.693    

Slack (MET) :             15.693ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.472ns (41.050%)  route 2.114ns (58.950%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.841     2.801    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    18.609    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[30]/C
                         clock pessimism              0.585    19.194    
                         clock uncertainty           -0.082    19.113    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.618    18.495    Driver_SMG0/Clk_Division0/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.495    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 15.693    

Slack (MET) :             15.793ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[21]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.082    19.112    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.494    Driver_SMG0/Clk_Division0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.793    

Slack (MET) :             15.793ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[22]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.082    19.112    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.494    Driver_SMG0/Clk_Division0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.793    

Slack (MET) :             15.793ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.082    19.112    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.494    Driver_SMG0/Clk_Division0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.793    

Slack (MET) :             15.793ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[24]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.082    19.112    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.494    Driver_SMG0/Clk_Division0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  Driver_SMG0/Clk_Division0/clk_reg/Q
                         net (fo=5, routed)           0.175    -0.219    Driver_SMG0/Clk_Division0/clk
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.045    -0.174 r  Driver_SMG0/Clk_Division0/clk_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Driver_SMG0/Clk_Division0/clk_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/C
                         clock pessimism              0.234    -0.558    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.438    Driver_SMG0/Clk_Division0/clk_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.560    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  Driver_SMG0/Clk_Division0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.239    Driver_SMG0/Clk_Division0/cnt[0]
    SLICE_X1Y36          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  Driver_SMG0/Clk_Division0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Driver_SMG0/Clk_Division0/cnt0__0[0]
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.795    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                         clock pessimism              0.235    -0.560    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.469    Driver_SMG0/Clk_Division0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.559    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_SMG0/Clk_Division0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.286    Driver_SMG0/Clk_Division0/cnt[11]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  Driver_SMG0/Clk_Division0/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.175    Driver_SMG0/Clk_Division0/cnt0[11]
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.794    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                         clock pessimism              0.235    -0.559    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.454    Driver_SMG0/Clk_Division0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.285    Driver_SMG0/Clk_Division0/cnt[15]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  Driver_SMG0/Clk_Division0/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.174    Driver_SMG0/Clk_Division0/cnt0[15]
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                         clock pessimism              0.234    -0.558    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.453    Driver_SMG0/Clk_Division0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.134    -0.284    Driver_SMG0/Clk_Division0/cnt[19]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.173 r  Driver_SMG0/Clk_Division0/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.173    Driver_SMG0/Clk_Division0/cnt0[19]
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/C
                         clock pessimism              0.234    -0.558    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.453    Driver_SMG0/Clk_Division0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.569    -0.557    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Driver_SMG0/Clk_Division0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.134    -0.283    Driver_SMG0/Clk_Division0/cnt[23]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  Driver_SMG0/Clk_Division0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.172    Driver_SMG0/Clk_Division0/cnt0[23]
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.791    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                         clock pessimism              0.234    -0.557    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.105    -0.452    Driver_SMG0/Clk_Division0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.569    -0.557    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Driver_SMG0/Clk_Division0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.283    Driver_SMG0/Clk_Division0/cnt[27]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  Driver_SMG0/Clk_Division0/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.172    Driver_SMG0/Clk_Division0/cnt0[27]
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.791    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/C
                         clock pessimism              0.234    -0.557    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.105    -0.452    Driver_SMG0/Clk_Division0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.288ns (67.431%)  route 0.139ns (32.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.560    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Driver_SMG0/Clk_Division0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.280    Driver_SMG0/Clk_Division0/cnt[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.133 r  Driver_SMG0/Clk_Division0/cnt0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.133    Driver_SMG0/Clk_Division0/cnt0[1]
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.795    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.440    Driver_SMG0/Clk_Division0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.559    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_SMG0/Clk_Division0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.286    Driver_SMG0/Clk_Division0/cnt[11]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.142 r  Driver_SMG0/Clk_Division0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.142    Driver_SMG0/Clk_Division0/cnt0[12]
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.794    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[12]/C
                         clock pessimism              0.235    -0.559    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.454    Driver_SMG0/Clk_Division0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.285    Driver_SMG0/Clk_Division0/cnt[15]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.141 r  Driver_SMG0/Clk_Division0/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.141    Driver_SMG0/Clk_Division0/cnt0[16]
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[16]/C
                         clock pessimism              0.234    -0.558    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.453    Driver_SMG0/Clk_Division0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y38      Driver_SMG0/Clk_Division0/clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y36      Driver_SMG0/Clk_Division0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y38      Driver_SMG0/Clk_Division0/clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y36      Driver_SMG0/Clk_Division0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      Driver_SMG0/Clk_Division0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      Driver_SMG0/Clk_Division0/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y38      Driver_SMG0/Clk_Division0/clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      Driver_SMG0/Clk_Division0/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      Driver_SMG0/Clk_Division0/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      Driver_SMG0/Clk_Division0/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      Driver_SMG0/Clk_Division0/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      Driver_SMG0/Clk_Division0/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y40      Driver_SMG0/Clk_Division0/cnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[2]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[3]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[4]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.472ns (41.050%)  route 2.114ns (58.950%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.841     2.801    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    18.609    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[29]/C
                         clock pessimism              0.585    19.194    
                         clock uncertainty           -0.084    19.111    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.618    18.493    Driver_SMG0/Clk_Division0/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 15.691    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.472ns (41.050%)  route 2.114ns (58.950%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.841     2.801    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    18.609    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[30]/C
                         clock pessimism              0.585    19.194    
                         clock uncertainty           -0.084    19.111    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.618    18.493    Driver_SMG0/Clk_Division0/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 15.691    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[21]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[22]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[24]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  Driver_SMG0/Clk_Division0/clk_reg/Q
                         net (fo=5, routed)           0.175    -0.219    Driver_SMG0/Clk_Division0/clk
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.045    -0.174 r  Driver_SMG0/Clk_Division0/clk_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Driver_SMG0/Clk_Division0/clk_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/C
                         clock pessimism              0.234    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.355    Driver_SMG0/Clk_Division0/clk_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.560    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  Driver_SMG0/Clk_Division0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.239    Driver_SMG0/Clk_Division0/cnt[0]
    SLICE_X1Y36          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  Driver_SMG0/Clk_Division0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Driver_SMG0/Clk_Division0/cnt0__0[0]
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.795    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                         clock pessimism              0.235    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.386    Driver_SMG0/Clk_Division0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.559    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_SMG0/Clk_Division0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.286    Driver_SMG0/Clk_Division0/cnt[11]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  Driver_SMG0/Clk_Division0/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.175    Driver_SMG0/Clk_Division0/cnt0[11]
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.794    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                         clock pessimism              0.235    -0.559    
                         clock uncertainty            0.084    -0.476    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.371    Driver_SMG0/Clk_Division0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.285    Driver_SMG0/Clk_Division0/cnt[15]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  Driver_SMG0/Clk_Division0/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.174    Driver_SMG0/Clk_Division0/cnt0[15]
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                         clock pessimism              0.234    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.370    Driver_SMG0/Clk_Division0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.134    -0.284    Driver_SMG0/Clk_Division0/cnt[19]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.173 r  Driver_SMG0/Clk_Division0/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.173    Driver_SMG0/Clk_Division0/cnt0[19]
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/C
                         clock pessimism              0.234    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.370    Driver_SMG0/Clk_Division0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.569    -0.557    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Driver_SMG0/Clk_Division0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.134    -0.283    Driver_SMG0/Clk_Division0/cnt[23]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  Driver_SMG0/Clk_Division0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.172    Driver_SMG0/Clk_Division0/cnt0[23]
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.791    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                         clock pessimism              0.234    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.105    -0.369    Driver_SMG0/Clk_Division0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.569    -0.557    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Driver_SMG0/Clk_Division0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.283    Driver_SMG0/Clk_Division0/cnt[27]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  Driver_SMG0/Clk_Division0/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.172    Driver_SMG0/Clk_Division0/cnt0[27]
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.791    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/C
                         clock pessimism              0.234    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.105    -0.369    Driver_SMG0/Clk_Division0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.288ns (67.431%)  route 0.139ns (32.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.560    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Driver_SMG0/Clk_Division0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.280    Driver_SMG0/Clk_Division0/cnt[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.133 r  Driver_SMG0/Clk_Division0/cnt0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.133    Driver_SMG0/Clk_Division0/cnt0[1]
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.795    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.084    -0.462    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.357    Driver_SMG0/Clk_Division0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.559    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_SMG0/Clk_Division0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.286    Driver_SMG0/Clk_Division0/cnt[11]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.142 r  Driver_SMG0/Clk_Division0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.142    Driver_SMG0/Clk_Division0/cnt0[12]
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.794    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[12]/C
                         clock pessimism              0.235    -0.559    
                         clock uncertainty            0.084    -0.476    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.371    Driver_SMG0/Clk_Division0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.285    Driver_SMG0/Clk_Division0/cnt[15]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.141 r  Driver_SMG0/Clk_Division0/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.141    Driver_SMG0/Clk_Division0/cnt0[16]
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[16]/C
                         clock pessimism              0.234    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.370    Driver_SMG0/Clk_Division0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[2]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[3]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.472ns (41.009%)  route 2.117ns (58.991%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.845     2.805    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514    18.605    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[4]/C
                         clock pessimism              0.585    19.190    
                         clock uncertainty           -0.084    19.107    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.618    18.489    Driver_SMG0/Clk_Division0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.472ns (41.050%)  route 2.114ns (58.950%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.841     2.801    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    18.609    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[29]/C
                         clock pessimism              0.585    19.194    
                         clock uncertainty           -0.084    19.111    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.618    18.493    Driver_SMG0/Clk_Division0/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 15.691    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.472ns (41.050%)  route 2.114ns (58.950%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.841     2.801    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518    18.609    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y42          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[30]/C
                         clock pessimism              0.585    19.194    
                         clock uncertainty           -0.084    19.111    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.618    18.493    Driver_SMG0/Clk_Division0/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 15.691    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[21]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[22]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.472ns (42.231%)  route 2.014ns (57.769%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.634    -0.785    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  Driver_SMG0/Clk_Division0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.273     0.944    Driver_SMG0/Clk_Division0/cnt[5]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.068 r  Driver_SMG0/Clk_Division0/clk1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    Driver_SMG0/Clk_Division0/clk1_carry_i_3_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.618 r  Driver_SMG0/Clk_Division0/clk1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.618    Driver_SMG0/Clk_Division0/clk1_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.732 r  Driver_SMG0/Clk_Division0/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.732    Driver_SMG0/Clk_Division0/clk1_carry__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.960 r  Driver_SMG0/Clk_Division0/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.741     2.701    Driver_SMG0/Clk_Division0/clk1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.394 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.000    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.091 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517    18.608    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[24]/C
                         clock pessimism              0.585    19.193    
                         clock uncertainty           -0.084    19.110    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.618    18.492    Driver_SMG0/Clk_Division0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 15.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  Driver_SMG0/Clk_Division0/clk_reg/Q
                         net (fo=5, routed)           0.175    -0.219    Driver_SMG0/Clk_Division0/clk
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.045    -0.174 r  Driver_SMG0/Clk_Division0/clk_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Driver_SMG0/Clk_Division0/clk_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X2Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/clk_reg/C
                         clock pessimism              0.234    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.355    Driver_SMG0/Clk_Division0/clk_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.560    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  Driver_SMG0/Clk_Division0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.239    Driver_SMG0/Clk_Division0/cnt[0]
    SLICE_X1Y36          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  Driver_SMG0/Clk_Division0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Driver_SMG0/Clk_Division0/cnt0__0[0]
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.795    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                         clock pessimism              0.235    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.386    Driver_SMG0/Clk_Division0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.559    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_SMG0/Clk_Division0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.286    Driver_SMG0/Clk_Division0/cnt[11]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  Driver_SMG0/Clk_Division0/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.175    Driver_SMG0/Clk_Division0/cnt0[11]
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.794    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                         clock pessimism              0.235    -0.559    
                         clock uncertainty            0.084    -0.476    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.371    Driver_SMG0/Clk_Division0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.285    Driver_SMG0/Clk_Division0/cnt[15]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  Driver_SMG0/Clk_Division0/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.174    Driver_SMG0/Clk_Division0/cnt0[15]
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                         clock pessimism              0.234    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.370    Driver_SMG0/Clk_Division0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.134    -0.284    Driver_SMG0/Clk_Division0/cnt[19]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.173 r  Driver_SMG0/Clk_Division0/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.173    Driver_SMG0/Clk_Division0/cnt0[19]
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y39          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[19]/C
                         clock pessimism              0.234    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.370    Driver_SMG0/Clk_Division0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.569    -0.557    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Driver_SMG0/Clk_Division0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.134    -0.283    Driver_SMG0/Clk_Division0/cnt[23]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  Driver_SMG0/Clk_Division0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.172    Driver_SMG0/Clk_Division0/cnt0[23]
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.791    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y40          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[23]/C
                         clock pessimism              0.234    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.105    -0.369    Driver_SMG0/Clk_Division0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.569    -0.557    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Driver_SMG0/Clk_Division0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.283    Driver_SMG0/Clk_Division0/cnt[27]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  Driver_SMG0/Clk_Division0/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.172    Driver_SMG0/Clk_Division0/cnt0[27]
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.791    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y41          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[27]/C
                         clock pessimism              0.234    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.105    -0.369    Driver_SMG0/Clk_Division0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.288ns (67.431%)  route 0.139ns (32.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.560    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X1Y36          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Driver_SMG0/Clk_Division0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.280    Driver_SMG0/Clk_Division0/cnt[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.133 r  Driver_SMG0/Clk_Division0/cnt0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.133    Driver_SMG0/Clk_Division0/cnt0[1]
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.795    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y35          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[1]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.084    -0.462    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.357    Driver_SMG0/Clk_Division0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.559    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Driver_SMG0/Clk_Division0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.286    Driver_SMG0/Clk_Division0/cnt[11]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.142 r  Driver_SMG0/Clk_Division0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.142    Driver_SMG0/Clk_Division0/cnt0[12]
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.794    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y37          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[12]/C
                         clock pessimism              0.235    -0.559    
                         clock uncertainty            0.084    -0.476    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.371    Driver_SMG0/Clk_Division0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Driver_SMG0/Clk_Division0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Driver_SMG0/Clk_Division0/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.568    -0.558    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Driver_SMG0/Clk_Division0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.285    Driver_SMG0/Clk_Division0/cnt[15]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.141 r  Driver_SMG0/Clk_Division0/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.141    Driver_SMG0/Clk_Division0/cnt0[16]
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_2/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_2/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.792    Driver_SMG0/Clk_Division0/clk_out1
    SLICE_X0Y38          FDRE                                         r  Driver_SMG0/Clk_Division0/cnt_reg[16]/C
                         clock pessimism              0.234    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.370    Driver_SMG0/Clk_Division0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.229    





