# VHDL-files-generator

developped in 2019, march

This project is a simply generator for VHDL files used in a programming software like Quartus II in order to design FPGA.

The interface allows you to generate ENTITY part and import some components in TOP_lEVEL file
