Classic Timing Analyzer report for ads805
Tue Aug 20 20:48:12 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                         ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.284 ns                                       ; CP~reg0 ; CP     ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]  ; cnt[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]  ; cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 2.619 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]  ; cnt[2]  ; clk        ; clk      ; None                        ; None                      ; 2.417 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]  ; cnt[2]  ; clk        ; clk      ; None                        ; None                      ; 2.245 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]  ; CP~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[5]  ; cnt[2]  ; clk        ; clk      ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[5]  ; CP~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[5]  ; cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 2.166 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]  ; cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]  ; cnt[4]  ; clk        ; clk      ; None                        ; None                      ; 2.017 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]  ; cnt[2]  ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]  ; CP~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]  ; cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]  ; cnt[3]  ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]  ; cnt[4]  ; clk        ; clk      ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[4]  ; cnt[2]  ; clk        ; clk      ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[4]  ; CP~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[4]  ; cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]  ; cnt[2]  ; clk        ; clk      ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]  ; cnt[4]  ; clk        ; clk      ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]  ; cnt[3]  ; clk        ; clk      ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]  ; cnt[4]  ; clk        ; clk      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]  ; cnt[3]  ; clk        ; clk      ; None                        ; None                      ; 1.674 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[4]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[5]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[3]  ; cnt[3]  ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[1]  ; CP~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]  ; cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[4]  ; cnt[4]  ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]  ; cnt[0]  ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[2]  ; CP~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CP~reg0 ; CP~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 7.284 ns   ; CP~reg0 ; CP ; clk        ;
+-------+--------------+------------+---------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Aug 20 20:48:11 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ads805 -c ads805 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "cnt[0]" and destination register "cnt[1]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.619 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y1_N15; Fanout = 3; REG Node = 'cnt[0]'
            Info: 2: + IC(0.439 ns) + CELL(0.706 ns) = 1.145 ns; Loc. = LCCOMB_X33_Y1_N14; Fanout = 2; COMB Node = 'Add0~1'
            Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.651 ns; Loc. = LCCOMB_X33_Y1_N16; Fanout = 1; COMB Node = 'Add0~2'
            Info: 4: + IC(0.654 ns) + CELL(0.206 ns) = 2.511 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 1; COMB Node = 'cnt~6'
            Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.619 ns; Loc. = LCFF_X33_Y1_N27; Fanout = 5; REG Node = 'cnt[1]'
            Info: Total cell delay = 1.526 ns ( 58.27 % )
            Info: Total interconnect delay = 1.093 ns ( 41.73 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.838 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.933 ns) + CELL(0.666 ns) = 2.838 ns; Loc. = LCFF_X33_Y1_N27; Fanout = 5; REG Node = 'cnt[1]'
                Info: Total cell delay = 1.766 ns ( 62.23 % )
                Info: Total interconnect delay = 1.072 ns ( 37.77 % )
            Info: - Longest clock path from clock "clk" to source register is 2.838 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.933 ns) + CELL(0.666 ns) = 2.838 ns; Loc. = LCFF_X33_Y1_N15; Fanout = 3; REG Node = 'cnt[0]'
                Info: Total cell delay = 1.766 ns ( 62.23 % )
                Info: Total interconnect delay = 1.072 ns ( 37.77 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "CP" through register "CP~reg0" is 7.284 ns
    Info: + Longest clock path from clock "clk" to source register is 2.838 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.933 ns) + CELL(0.666 ns) = 2.838 ns; Loc. = LCFF_X33_Y1_N1; Fanout = 2; REG Node = 'CP~reg0'
        Info: Total cell delay = 1.766 ns ( 62.23 % )
        Info: Total interconnect delay = 1.072 ns ( 37.77 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.142 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y1_N1; Fanout = 2; REG Node = 'CP~reg0'
        Info: 2: + IC(0.906 ns) + CELL(3.236 ns) = 4.142 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'CP'
        Info: Total cell delay = 3.236 ns ( 78.13 % )
        Info: Total interconnect delay = 0.906 ns ( 21.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Tue Aug 20 20:48:12 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


