

================================================================
== Vivado HLS Report for 'prodMat'
================================================================
* Date:           Sun Oct  7 02:41:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        practica1_clase
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.625|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  155|  155|  155|  155|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- lazoFilas  |  153|  153|        19|         15|          1|    10|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 15, D = 19, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	21  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	2  / true
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [30 x i32]* %B, i64 0, i64 0" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 22 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [30 x i32]* %B, i64 0, i64 5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 23 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [30 x i32]* %B, i64 0, i64 10" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 24 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [30 x i32]* %B, i64 0, i64 15" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 25 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr [30 x i32]* %B, i64 0, i64 20" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 26 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr [30 x i32]* %B, i64 0, i64 25" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 27 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr [30 x i32]* %B, i64 0, i64 1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 28 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr [30 x i32]* %B, i64 0, i64 6" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 29 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr [30 x i32]* %B, i64 0, i64 11" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 30 'getelementptr' 'B_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr [30 x i32]* %B, i64 0, i64 16" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 31 'getelementptr' 'B_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr [30 x i32]* %B, i64 0, i64 21" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 32 'getelementptr' 'B_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr [30 x i32]* %B, i64 0, i64 26" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 33 'getelementptr' 'B_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr [30 x i32]* %B, i64 0, i64 2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 34 'getelementptr' 'B_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr [30 x i32]* %B, i64 0, i64 7" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 35 'getelementptr' 'B_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr [30 x i32]* %B, i64 0, i64 12" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 36 'getelementptr' 'B_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr [30 x i32]* %B, i64 0, i64 17" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 37 'getelementptr' 'B_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr [30 x i32]* %B, i64 0, i64 22" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 38 'getelementptr' 'B_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr [30 x i32]* %B, i64 0, i64 27" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 39 'getelementptr' 'B_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%B_addr_18 = getelementptr [30 x i32]* %B, i64 0, i64 3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 40 'getelementptr' 'B_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%B_addr_19 = getelementptr [30 x i32]* %B, i64 0, i64 8" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 41 'getelementptr' 'B_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%B_addr_20 = getelementptr [30 x i32]* %B, i64 0, i64 13" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 42 'getelementptr' 'B_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%B_addr_21 = getelementptr [30 x i32]* %B, i64 0, i64 18" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 43 'getelementptr' 'B_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%B_addr_22 = getelementptr [30 x i32]* %B, i64 0, i64 23" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 44 'getelementptr' 'B_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_addr_23 = getelementptr [30 x i32]* %B, i64 0, i64 28" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 45 'getelementptr' 'B_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%B_addr_24 = getelementptr [30 x i32]* %B, i64 0, i64 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 46 'getelementptr' 'B_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%B_addr_25 = getelementptr [30 x i32]* %B, i64 0, i64 9" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 47 'getelementptr' 'B_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%B_addr_26 = getelementptr [30 x i32]* %B, i64 0, i64 14" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 48 'getelementptr' 'B_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%B_addr_27 = getelementptr [30 x i32]* %B, i64 0, i64 19" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 49 'getelementptr' 'B_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%B_addr_28 = getelementptr [30 x i32]* %B, i64 0, i64 24" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 50 'getelementptr' 'B_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%B_addr_29 = getelementptr [30 x i32]* %B, i64 0, i64 29" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 51 'getelementptr' 'B_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %R) nounwind, !map !22"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %A) nounwind, !map !34"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %B) nounwind, !map !27"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @prodMat_str) nounwind"   --->   Operation 55 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %i, -6" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 58 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 1" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 60 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %i to i7" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 62 'zext' 'tmp_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i, i2 0)" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 63 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %tmp_2 to i7" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 64 'zext' 'p_shl2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%tmp_3 = add i7 %tmp_cast, %p_shl2_cast" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 65 'add' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i, i3 0)" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 66 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i, i1 false)" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 67 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_s to i7" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 68 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.87ns)   --->   "%tmp_10 = sub i7 %tmp_9, %p_shl1_cast" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 69 'sub' 'tmp_10' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i7 %tmp_10 to i64" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 70 'sext' 'tmp_11_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [60 x i32]* %A, i64 0, i64 %tmp_11_cast" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 71 'getelementptr' 'A_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_11 = or i7 %tmp_10, 1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 72 'or' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i7 %tmp_11 to i64" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 73 'zext' 'tmp_12_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [60 x i32]* %A, i64 0, i64 %tmp_12_cast" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 74 'getelementptr' 'A_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 75 'load' 'A_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%B_load = load i32* %B_addr, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 76 'load' 'B_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%A_load_1 = load i32* %A_addr_1, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 77 'load' 'A_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%B_load_1 = load i32* %B_addr_1, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 78 'load' 'B_load_1' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 79 [1/1] (1.87ns)   --->   "%tmp_12 = add i7 %tmp_10, 2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 79 'add' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i7 %tmp_12 to i64" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 80 'sext' 'tmp_13_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [60 x i32]* %A, i64 0, i64 %tmp_13_cast" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 81 'getelementptr' 'A_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.87ns)   --->   "%tmp_14 = add i7 %tmp_10, 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 82 'add' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i7 %tmp_14 to i64" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 83 'sext' 'tmp_15_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [60 x i32]* %A, i64 0, i64 %tmp_15_cast" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 84 'getelementptr' 'A_addr_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 85 'load' 'A_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 86 [1/2] (2.32ns)   --->   "%B_load = load i32* %B_addr, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 86 'load' 'B_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 87 [1/2] (3.25ns)   --->   "%A_load_1 = load i32* %A_addr_1, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 87 'load' 'A_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 88 [1/2] (2.32ns)   --->   "%B_load_1 = load i32* %B_addr_1, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 88 'load' 'B_load_1' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 89 [2/2] (3.25ns)   --->   "%A_load_2 = load i32* %A_addr_2, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 89 'load' 'A_load_2' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 90 [2/2] (2.32ns)   --->   "%B_load_2 = load i32* %B_addr_2, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 90 'load' 'B_load_2' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 91 [2/2] (3.25ns)   --->   "%A_load_4 = load i32* %A_addr_4, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 91 'load' 'A_load_4' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 92 [2/2] (2.32ns)   --->   "%B_load_4 = load i32* %B_addr_4, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 92 'load' 'B_load_4' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 93 [1/1] (1.87ns)   --->   "%tmp_13 = add i7 %tmp_10, 3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 93 'add' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i7 %tmp_13 to i64" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 94 'sext' 'tmp_14_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [60 x i32]* %A, i64 0, i64 %tmp_14_cast" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 95 'getelementptr' 'A_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.87ns)   --->   "%tmp_15 = add i7 %tmp_10, 5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 96 'add' 'tmp_15' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i7 %tmp_15 to i64" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 97 'sext' 'tmp_16_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [60 x i32]* %A, i64 0, i64 %tmp_16_cast" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 98 'getelementptr' 'A_addr_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (6.91ns)   --->   "%tmp_5 = mul nsw i32 %B_load, %A_load" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 99 'mul' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [2/2] (6.91ns)   --->   "%tmp_5_0_1 = mul nsw i32 %B_load_1, %A_load_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 100 'mul' 'tmp_5_0_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/2] (3.25ns)   --->   "%A_load_2 = load i32* %A_addr_2, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 101 'load' 'A_load_2' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 102 [1/2] (2.32ns)   --->   "%B_load_2 = load i32* %B_addr_2, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 102 'load' 'B_load_2' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 103 [2/2] (3.25ns)   --->   "%A_load_3 = load i32* %A_addr_3, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 103 'load' 'A_load_3' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 104 [1/2] (3.25ns)   --->   "%A_load_4 = load i32* %A_addr_4, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 104 'load' 'A_load_4' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 105 [1/2] (2.32ns)   --->   "%B_load_4 = load i32* %B_addr_4, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 105 'load' 'B_load_4' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%A_load_5 = load i32* %A_addr_5, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 106 'load' 'A_load_5' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 107 [2/2] (2.32ns)   --->   "%B_load_5 = load i32* %B_addr_5, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 107 'load' 'B_load_5' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 108 [2/2] (2.32ns)   --->   "%B_load_6 = load i32* %B_addr_6, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 108 'load' 'B_load_6' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 109 [1/2] (6.91ns)   --->   "%tmp_5 = mul nsw i32 %B_load, %A_load" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 109 'mul' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/2] (6.91ns)   --->   "%tmp_5_0_1 = mul nsw i32 %B_load_1, %A_load_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 110 'mul' 'tmp_5_0_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [2/2] (6.91ns)   --->   "%tmp_5_0_2 = mul nsw i32 %B_load_2, %A_load_2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 111 'mul' 'tmp_5_0_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (3.25ns)   --->   "%A_load_3 = load i32* %A_addr_3, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 112 'load' 'A_load_3' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 113 [2/2] (6.91ns)   --->   "%tmp_5_0_4 = mul nsw i32 %B_load_4, %A_load_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 113 'mul' 'tmp_5_0_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/2] (3.25ns)   --->   "%A_load_5 = load i32* %A_addr_5, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 114 'load' 'A_load_5' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 115 [1/2] (2.32ns)   --->   "%B_load_5 = load i32* %B_addr_5, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 115 'load' 'B_load_5' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 116 [1/2] (2.32ns)   --->   "%B_load_6 = load i32* %B_addr_6, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 116 'load' 'B_load_6' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 117 [2/2] (2.32ns)   --->   "%B_load_7 = load i32* %B_addr_7, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 117 'load' 'B_load_7' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 118 [2/2] (2.32ns)   --->   "%B_load_8 = load i32* %B_addr_8, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 118 'load' 'B_load_8' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 119 [1/2] (6.91ns)   --->   "%tmp_5_0_2 = mul nsw i32 %B_load_2, %A_load_2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 119 'mul' 'tmp_5_0_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/2] (6.91ns)   --->   "%tmp_5_0_4 = mul nsw i32 %B_load_4, %A_load_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 120 'mul' 'tmp_5_0_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [2/2] (6.91ns)   --->   "%tmp_5_0_5 = mul nsw i32 %B_load_5, %A_load_5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 121 'mul' 'tmp_5_0_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [2/2] (6.91ns)   --->   "%tmp_5_1 = mul nsw i32 %B_load_6, %A_load" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 122 'mul' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/2] (2.32ns)   --->   "%B_load_7 = load i32* %B_addr_7, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 123 'load' 'B_load_7' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_6 : Operation 124 [1/2] (2.32ns)   --->   "%B_load_8 = load i32* %B_addr_8, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 124 'load' 'B_load_8' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_6 : Operation 125 [2/2] (2.32ns)   --->   "%B_load_10 = load i32* %B_addr_10, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 125 'load' 'B_load_10' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_6 : Operation 126 [2/2] (2.32ns)   --->   "%B_load_11 = load i32* %B_addr_11, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 126 'load' 'B_load_11' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 127 [1/2] (6.91ns)   --->   "%tmp_5_0_5 = mul nsw i32 %B_load_5, %A_load_5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 127 'mul' 'tmp_5_0_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %tmp_5_0_2, %tmp_5_0_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 128 'add' 'tmp2' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 129 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp_5, %tmp2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 129 'add' 'tmp1' <Predicate = (!exitcond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/2] (6.91ns)   --->   "%tmp_5_1 = mul nsw i32 %B_load_6, %A_load" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 130 'mul' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [2/2] (6.91ns)   --->   "%tmp_5_1_1 = mul nsw i32 %B_load_7, %A_load_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 131 'mul' 'tmp_5_1_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [2/2] (6.91ns)   --->   "%tmp_5_1_2 = mul nsw i32 %B_load_8, %A_load_2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 132 'mul' 'tmp_5_1_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/2] (2.32ns)   --->   "%B_load_10 = load i32* %B_addr_10, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 133 'load' 'B_load_10' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_7 : Operation 134 [1/2] (2.32ns)   --->   "%B_load_11 = load i32* %B_addr_11, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 134 'load' 'B_load_11' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_7 : Operation 135 [2/2] (2.32ns)   --->   "%B_load_12 = load i32* %B_addr_12, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 135 'load' 'B_load_12' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_7 : Operation 136 [2/2] (2.32ns)   --->   "%B_load_13 = load i32* %B_addr_13, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 136 'load' 'B_load_13' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 137 [1/1] (2.55ns)   --->   "%tmp4 = add i32 %tmp_5_0_5, %tmp_5_0_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 137 'add' 'tmp4' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/2] (6.91ns)   --->   "%tmp_5_1_1 = mul nsw i32 %B_load_7, %A_load_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 138 'mul' 'tmp_5_1_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/2] (6.91ns)   --->   "%tmp_5_1_2 = mul nsw i32 %B_load_8, %A_load_2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 139 'mul' 'tmp_5_1_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [2/2] (6.91ns)   --->   "%tmp_5_1_4 = mul nsw i32 %B_load_10, %A_load_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 140 'mul' 'tmp_5_1_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [2/2] (6.91ns)   --->   "%tmp_5_1_5 = mul nsw i32 %B_load_11, %A_load_5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 141 'mul' 'tmp_5_1_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/2] (2.32ns)   --->   "%B_load_12 = load i32* %B_addr_12, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 142 'load' 'B_load_12' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_8 : Operation 143 [1/2] (2.32ns)   --->   "%B_load_13 = load i32* %B_addr_13, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 143 'load' 'B_load_13' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_8 : Operation 144 [2/2] (2.32ns)   --->   "%B_load_14 = load i32* %B_addr_14, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 144 'load' 'B_load_14' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_8 : Operation 145 [2/2] (2.32ns)   --->   "%B_load_16 = load i32* %B_addr_16, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 145 'load' 'B_load_16' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 146 [1/2] (6.91ns)   --->   "%tmp_5_1_4 = mul nsw i32 %B_load_10, %A_load_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 146 'mul' 'tmp_5_1_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/2] (6.91ns)   --->   "%tmp_5_1_5 = mul nsw i32 %B_load_11, %A_load_5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 147 'mul' 'tmp_5_1_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 %tmp_5_1_2, %tmp_5_1_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 148 'add' 'tmp6' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 149 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp5 = add i32 %tmp_5_1, %tmp6" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 149 'add' 'tmp5' <Predicate = (!exitcond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 150 [2/2] (6.91ns)   --->   "%tmp_5_2 = mul nsw i32 %B_load_12, %A_load" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 150 'mul' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [2/2] (6.91ns)   --->   "%tmp_5_2_1 = mul nsw i32 %B_load_13, %A_load_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 151 'mul' 'tmp_5_2_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/2] (2.32ns)   --->   "%B_load_14 = load i32* %B_addr_14, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 152 'load' 'B_load_14' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_9 : Operation 153 [1/2] (2.32ns)   --->   "%B_load_16 = load i32* %B_addr_16, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 153 'load' 'B_load_16' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_9 : Operation 154 [2/2] (2.32ns)   --->   "%B_load_17 = load i32* %B_addr_17, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 154 'load' 'B_load_17' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_9 : Operation 155 [2/2] (2.32ns)   --->   "%B_load_18 = load i32* %B_addr_18, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 155 'load' 'B_load_18' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 156 [1/1] (2.55ns)   --->   "%tmp8 = add i32 %tmp_5_1_5, %tmp_5_1_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 156 'add' 'tmp8' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/2] (6.91ns)   --->   "%tmp_5_2 = mul nsw i32 %B_load_12, %A_load" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 157 'mul' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/2] (6.91ns)   --->   "%tmp_5_2_1 = mul nsw i32 %B_load_13, %A_load_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 158 'mul' 'tmp_5_2_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [2/2] (6.91ns)   --->   "%tmp_5_2_2 = mul nsw i32 %B_load_14, %A_load_2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 159 'mul' 'tmp_5_2_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [2/2] (6.91ns)   --->   "%tmp_5_2_4 = mul nsw i32 %B_load_16, %A_load_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 160 'mul' 'tmp_5_2_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/2] (2.32ns)   --->   "%B_load_17 = load i32* %B_addr_17, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 161 'load' 'B_load_17' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_10 : Operation 162 [1/2] (2.32ns)   --->   "%B_load_18 = load i32* %B_addr_18, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 162 'load' 'B_load_18' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_10 : Operation 163 [2/2] (2.32ns)   --->   "%B_load_19 = load i32* %B_addr_19, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 163 'load' 'B_load_19' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_10 : Operation 164 [2/2] (2.32ns)   --->   "%B_load_20 = load i32* %B_addr_20, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 164 'load' 'B_load_20' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 165 [1/2] (6.91ns)   --->   "%tmp_5_2_2 = mul nsw i32 %B_load_14, %A_load_2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 165 'mul' 'tmp_5_2_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/2] (6.91ns)   --->   "%tmp_5_2_4 = mul nsw i32 %B_load_16, %A_load_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 166 'mul' 'tmp_5_2_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [2/2] (6.91ns)   --->   "%tmp_5_2_5 = mul nsw i32 %B_load_17, %A_load_5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 167 'mul' 'tmp_5_2_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [2/2] (6.91ns)   --->   "%tmp_5_3 = mul nsw i32 %B_load_18, %A_load" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 168 'mul' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/2] (2.32ns)   --->   "%B_load_19 = load i32* %B_addr_19, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 169 'load' 'B_load_19' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_11 : Operation 170 [1/2] (2.32ns)   --->   "%B_load_20 = load i32* %B_addr_20, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 170 'load' 'B_load_20' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_11 : Operation 171 [2/2] (2.32ns)   --->   "%B_load_22 = load i32* %B_addr_22, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 171 'load' 'B_load_22' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_11 : Operation 172 [2/2] (2.32ns)   --->   "%B_load_23 = load i32* %B_addr_23, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 172 'load' 'B_load_23' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 173 [1/2] (6.91ns)   --->   "%tmp_5_2_5 = mul nsw i32 %B_load_17, %A_load_5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 173 'mul' 'tmp_5_2_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp_5_2_2, %tmp_5_2_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 174 'add' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 175 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp9 = add i32 %tmp_5_2, %tmp" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 175 'add' 'tmp9' <Predicate = (!exitcond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 176 [1/2] (6.91ns)   --->   "%tmp_5_3 = mul nsw i32 %B_load_18, %A_load" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 176 'mul' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [2/2] (6.91ns)   --->   "%tmp_5_3_1 = mul nsw i32 %B_load_19, %A_load_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 177 'mul' 'tmp_5_3_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [2/2] (6.91ns)   --->   "%tmp_5_3_2 = mul nsw i32 %B_load_20, %A_load_2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 178 'mul' 'tmp_5_3_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/2] (2.32ns)   --->   "%B_load_22 = load i32* %B_addr_22, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 179 'load' 'B_load_22' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_12 : Operation 180 [1/2] (2.32ns)   --->   "%B_load_23 = load i32* %B_addr_23, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 180 'load' 'B_load_23' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_12 : Operation 181 [2/2] (2.32ns)   --->   "%B_load_24 = load i32* %B_addr_24, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 181 'load' 'B_load_24' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_12 : Operation 182 [2/2] (2.32ns)   --->   "%B_load_25 = load i32* %B_addr_25, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 182 'load' 'B_load_25' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 183 [1/1] (2.55ns)   --->   "%tmp10 = add i32 %tmp_5_2_5, %tmp_5_2_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 183 'add' 'tmp10' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/2] (6.91ns)   --->   "%tmp_5_3_1 = mul nsw i32 %B_load_19, %A_load_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 184 'mul' 'tmp_5_3_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/2] (6.91ns)   --->   "%tmp_5_3_2 = mul nsw i32 %B_load_20, %A_load_2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 185 'mul' 'tmp_5_3_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [2/2] (6.91ns)   --->   "%tmp_5_3_4 = mul nsw i32 %B_load_22, %A_load_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 186 'mul' 'tmp_5_3_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [2/2] (6.91ns)   --->   "%tmp_5_3_5 = mul nsw i32 %B_load_23, %A_load_5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 187 'mul' 'tmp_5_3_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/2] (2.32ns)   --->   "%B_load_24 = load i32* %B_addr_24, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 188 'load' 'B_load_24' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_13 : Operation 189 [1/2] (2.32ns)   --->   "%B_load_25 = load i32* %B_addr_25, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 189 'load' 'B_load_25' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_13 : Operation 190 [2/2] (2.32ns)   --->   "%B_load_26 = load i32* %B_addr_26, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 190 'load' 'B_load_26' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_13 : Operation 191 [2/2] (2.32ns)   --->   "%B_load_28 = load i32* %B_addr_28, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 191 'load' 'B_load_28' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 192 [2/2] (2.32ns)   --->   "%B_load_3 = load i32* %B_addr_3, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 192 'load' 'B_load_3' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_14 : Operation 193 [1/2] (6.91ns)   --->   "%tmp_5_3_4 = mul nsw i32 %B_load_22, %A_load_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 193 'mul' 'tmp_5_3_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/2] (6.91ns)   --->   "%tmp_5_3_5 = mul nsw i32 %B_load_23, %A_load_5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 194 'mul' 'tmp_5_3_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i32 %tmp_5_3_2, %tmp_5_3_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 195 'add' 'tmp12' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 196 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp13 = add i32 %tmp_5_3, %tmp12" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 196 'add' 'tmp13' <Predicate = (!exitcond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 197 [2/2] (6.91ns)   --->   "%tmp_5_4 = mul nsw i32 %B_load_24, %A_load" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 197 'mul' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [2/2] (6.91ns)   --->   "%tmp_5_4_1 = mul nsw i32 %B_load_25, %A_load_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 198 'mul' 'tmp_5_4_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/2] (2.32ns)   --->   "%B_load_26 = load i32* %B_addr_26, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 199 'load' 'B_load_26' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_14 : Operation 200 [1/2] (2.32ns)   --->   "%B_load_28 = load i32* %B_addr_28, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 200 'load' 'B_load_28' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_14 : Operation 201 [2/2] (2.32ns)   --->   "%B_load_29 = load i32* %B_addr_29, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 201 'load' 'B_load_29' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 202 [1/2] (2.32ns)   --->   "%B_load_3 = load i32* %B_addr_3, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 202 'load' 'B_load_3' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_15 : Operation 203 [2/2] (2.32ns)   --->   "%B_load_9 = load i32* %B_addr_9, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 203 'load' 'B_load_9' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_15 : Operation 204 [2/2] (2.32ns)   --->   "%B_load_15 = load i32* %B_addr_15, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 204 'load' 'B_load_15' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_15 : Operation 205 [1/1] (2.55ns)   --->   "%tmp14 = add i32 %tmp_5_3_5, %tmp_5_3_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 205 'add' 'tmp14' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [1/2] (6.91ns)   --->   "%tmp_5_4 = mul nsw i32 %B_load_24, %A_load" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 206 'mul' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/2] (6.91ns)   --->   "%tmp_5_4_1 = mul nsw i32 %B_load_25, %A_load_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 207 'mul' 'tmp_5_4_1' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 208 [2/2] (6.91ns)   --->   "%tmp_5_4_2 = mul nsw i32 %B_load_26, %A_load_2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 208 'mul' 'tmp_5_4_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [2/2] (6.91ns)   --->   "%tmp_5_4_4 = mul nsw i32 %B_load_28, %A_load_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 209 'mul' 'tmp_5_4_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [1/2] (2.32ns)   --->   "%B_load_29 = load i32* %B_addr_29, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 210 'load' 'B_load_29' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 211 [2/2] (6.91ns)   --->   "%tmp_5_0_3 = mul nsw i32 %B_load_3, %A_load_3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 211 'mul' 'tmp_5_0_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/2] (2.32ns)   --->   "%B_load_9 = load i32* %B_addr_9, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 212 'load' 'B_load_9' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_16 : Operation 213 [1/2] (2.32ns)   --->   "%B_load_15 = load i32* %B_addr_15, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 213 'load' 'B_load_15' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_16 : Operation 214 [2/2] (2.32ns)   --->   "%B_load_21 = load i32* %B_addr_21, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 214 'load' 'B_load_21' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_16 : Operation 215 [1/2] (6.91ns)   --->   "%tmp_5_4_2 = mul nsw i32 %B_load_26, %A_load_2" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 215 'mul' 'tmp_5_4_2' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [2/2] (2.32ns)   --->   "%B_load_27 = load i32* %B_addr_27, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 216 'load' 'B_load_27' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_16 : Operation 217 [1/2] (6.91ns)   --->   "%tmp_5_4_4 = mul nsw i32 %B_load_28, %A_load_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 217 'mul' 'tmp_5_4_4' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [2/2] (6.91ns)   --->   "%tmp_5_4_5 = mul nsw i32 %B_load_29, %A_load_5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 218 'mul' 'tmp_5_4_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 219 [1/2] (6.91ns)   --->   "%tmp_5_0_3 = mul nsw i32 %B_load_3, %A_load_3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 219 'mul' 'tmp_5_0_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [2/2] (6.91ns)   --->   "%tmp_5_1_3 = mul nsw i32 %B_load_9, %A_load_3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 220 'mul' 'tmp_5_1_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [2/2] (6.91ns)   --->   "%tmp_5_2_3 = mul nsw i32 %B_load_15, %A_load_3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 221 'mul' 'tmp_5_2_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/2] (2.32ns)   --->   "%B_load_21 = load i32* %B_addr_21, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 222 'load' 'B_load_21' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_17 : Operation 223 [1/2] (2.32ns)   --->   "%B_load_27 = load i32* %B_addr_27, align 4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 223 'load' 'B_load_27' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_17 : Operation 224 [1/2] (6.91ns)   --->   "%tmp_5_4_5 = mul nsw i32 %B_load_29, %A_load_5" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 224 'mul' 'tmp_5_4_5' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i32 %tmp_5_4_2, %tmp_5_4_1" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 225 'add' 'tmp16' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 226 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp17 = add i32 %tmp_5_4, %tmp16" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 226 'add' 'tmp17' <Predicate = (!exitcond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 7.62>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i7 %tmp_3 to i64" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 227 'zext' 'tmp_3_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%R_addr = getelementptr [50 x i32]* %R, i64 0, i64 %tmp_3_cast" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 228 'getelementptr' 'R_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_5_0_3, %tmp4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 229 'add' 'tmp3' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 230 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%prod_1_0_5 = add nsw i32 %tmp1, %tmp3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 230 'add' 'prod_1_0_5' <Predicate = (!exitcond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 231 [1/1] (3.25ns)   --->   "store i32 %prod_1_0_5, i32* %R_addr, align 4" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 231 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_18 : Operation 232 [1/2] (6.91ns)   --->   "%tmp_5_1_3 = mul nsw i32 %B_load_9, %A_load_3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 232 'mul' 'tmp_5_1_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 233 [1/2] (6.91ns)   --->   "%tmp_5_2_3 = mul nsw i32 %B_load_15, %A_load_3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 233 'mul' 'tmp_5_2_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [2/2] (6.91ns)   --->   "%tmp_5_3_3 = mul nsw i32 %B_load_21, %A_load_3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 234 'mul' 'tmp_5_3_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [2/2] (6.91ns)   --->   "%tmp_5_4_3 = mul nsw i32 %B_load_27, %A_load_3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 235 'mul' 'tmp_5_4_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (2.55ns)   --->   "%tmp18 = add i32 %tmp_5_4_5, %tmp_5_4_4" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 236 'add' 'tmp18' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.62>
ST_19 : Operation 237 [1/1] (1.87ns)   --->   "%tmp_4 = add i7 %tmp_3, 1" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 237 'add' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i7 %tmp_4 to i64" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 238 'zext' 'tmp_4_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%R_addr_1 = getelementptr [50 x i32]* %R, i64 0, i64 %tmp_4_cast" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 239 'getelementptr' 'R_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (1.87ns)   --->   "%tmp_6 = add i7 %tmp_3, 2" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 240 'add' 'tmp_6' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i7 %tmp_6 to i64" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 241 'sext' 'tmp_6_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%R_addr_2 = getelementptr [50 x i32]* %R, i64 0, i64 %tmp_6_cast" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 242 'getelementptr' 'R_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_5_1_3, %tmp8" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 243 'add' 'tmp7' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 244 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%prod_1_1_5 = add nsw i32 %tmp5, %tmp7" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 244 'add' 'prod_1_1_5' <Predicate = (!exitcond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 245 [1/1] (3.25ns)   --->   "store i32 %prod_1_1_5, i32* %R_addr_1, align 4" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 245 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_19 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i32 %tmp_5_2_3, %tmp10" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 246 'add' 'tmp11' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 247 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%prod_1_2_5 = add nsw i32 %tmp9, %tmp11" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 247 'add' 'prod_1_2_5' <Predicate = (!exitcond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 248 [1/1] (3.25ns)   --->   "store i32 %prod_1_2_5, i32* %R_addr_2, align 4" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 248 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_19 : Operation 249 [1/2] (6.91ns)   --->   "%tmp_5_3_3 = mul nsw i32 %B_load_21, %A_load_3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 249 'mul' 'tmp_5_3_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/2] (6.91ns)   --->   "%tmp_5_4_3 = mul nsw i32 %B_load_27, %A_load_3" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 250 'mul' 'tmp_5_4_3' <Predicate = (!exitcond2)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.62>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 251 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 252 'specregionbegin' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [practica1_clase/solution1/source/prodMat.c:20]   --->   Operation 253 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (1.87ns)   --->   "%tmp_7 = add i7 %tmp_3, 3" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 254 'add' 'tmp_7' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i7 %tmp_7 to i64" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 255 'sext' 'tmp_7_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%R_addr_3 = getelementptr [50 x i32]* %R, i64 0, i64 %tmp_7_cast" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 256 'getelementptr' 'R_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (1.87ns)   --->   "%tmp_8 = add i7 %tmp_3, 4" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 257 'add' 'tmp_8' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i7 %tmp_8 to i64" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 258 'sext' 'tmp_8_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%R_addr_4 = getelementptr [50 x i32]* %R, i64 0, i64 %tmp_8_cast" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 259 'getelementptr' 'R_addr_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i32 %tmp_5_3_3, %tmp14" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 260 'add' 'tmp15' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 261 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%prod_1_3_5 = add nsw i32 %tmp13, %tmp15" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 261 'add' 'prod_1_3_5' <Predicate = (!exitcond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 262 [1/1] (3.25ns)   --->   "store i32 %prod_1_3_5, i32* %R_addr_3, align 4" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 262 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_20 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %tmp_5_4_3, %tmp18" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 263 'add' 'tmp19' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 264 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%prod_1_4_5 = add nsw i32 %tmp17, %tmp19" [practica1_clase/solution1/source/prodMat.c:23]   --->   Operation 264 'add' 'prod_1_4_5' <Predicate = (!exitcond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 265 [1/1] (3.25ns)   --->   "store i32 %prod_1_4_5, i32* %R_addr_4, align 4" [practica1_clase/solution1/source/prodMat.c:25]   --->   Operation 265 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_1) nounwind" [practica1_clase/solution1/source/prodMat.c:27]   --->   Operation 266 'specregionend' 'empty_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "br label %1" [practica1_clase/solution1/source/prodMat.c:19]   --->   Operation 267 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 21 <SV = 2> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "ret void" [practica1_clase/solution1/source/prodMat.c:29]   --->   Operation 268 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', practica1_clase/solution1/source/prodMat.c:19) [40]  (1.77 ns)

 <State 2>: 5.12ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', practica1_clase/solution1/source/prodMat.c:19) [40]  (0 ns)
	'sub' operation ('tmp_10', practica1_clase/solution1/source/prodMat.c:23) [70]  (1.87 ns)
	'getelementptr' operation ('A_addr', practica1_clase/solution1/source/prodMat.c:23) [72]  (0 ns)
	'load' operation ('A_load', practica1_clase/solution1/source/prodMat.c:23) on array 'A' [88]  (3.25 ns)

 <State 3>: 5.12ns
The critical path consists of the following:
	'add' operation ('tmp_12', practica1_clase/solution1/source/prodMat.c:23) [76]  (1.87 ns)
	'getelementptr' operation ('A_addr_2', practica1_clase/solution1/source/prodMat.c:23) [78]  (0 ns)
	'load' operation ('A_load_2', practica1_clase/solution1/source/prodMat.c:23) on array 'A' [94]  (3.25 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5', practica1_clase/solution1/source/prodMat.c:23) [90]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5', practica1_clase/solution1/source/prodMat.c:23) [90]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_2', practica1_clase/solution1/source/prodMat.c:23) [96]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_5', practica1_clase/solution1/source/prodMat.c:23) [105]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_1_1', practica1_clase/solution1/source/prodMat.c:23) [115]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_1_4', practica1_clase/solution1/source/prodMat.c:23) [121]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2', practica1_clase/solution1/source/prodMat.c:23) [131]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2_2', practica1_clase/solution1/source/prodMat.c:23) [135]  (6.91 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2_5', practica1_clase/solution1/source/prodMat.c:23) [141]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_3_1', practica1_clase/solution1/source/prodMat.c:23) [151]  (6.91 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_3_4', practica1_clase/solution1/source/prodMat.c:23) [157]  (6.91 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_4', practica1_clase/solution1/source/prodMat.c:23) [167]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_3', practica1_clase/solution1/source/prodMat.c:23) [99]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp_5_0_3', practica1_clase/solution1/source/prodMat.c:23) [99]  (6.91 ns)

 <State 18>: 7.62ns
The critical path consists of the following:
	'add' operation ('tmp3', practica1_clase/solution1/source/prodMat.c:23) [109]  (0 ns)
	'add' operation ('prod_1_0_5', practica1_clase/solution1/source/prodMat.c:23) [110]  (4.37 ns)
	'store' operation (practica1_clase/solution1/source/prodMat.c:25) of variable 'prod_1_0_5', practica1_clase/solution1/source/prodMat.c:23 on array 'R' [111]  (3.25 ns)

 <State 19>: 7.62ns
The critical path consists of the following:
	'add' operation ('tmp7', practica1_clase/solution1/source/prodMat.c:23) [127]  (0 ns)
	'add' operation ('prod_1_1_5', practica1_clase/solution1/source/prodMat.c:23) [128]  (4.37 ns)
	'store' operation (practica1_clase/solution1/source/prodMat.c:25) of variable 'prod_1_1_5', practica1_clase/solution1/source/prodMat.c:23 on array 'R' [129]  (3.25 ns)

 <State 20>: 7.62ns
The critical path consists of the following:
	'add' operation ('tmp15', practica1_clase/solution1/source/prodMat.c:23) [163]  (0 ns)
	'add' operation ('prod_1_3_5', practica1_clase/solution1/source/prodMat.c:23) [164]  (4.37 ns)
	'store' operation (practica1_clase/solution1/source/prodMat.c:25) of variable 'prod_1_3_5', practica1_clase/solution1/source/prodMat.c:23 on array 'R' [165]  (3.25 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
