
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032b0  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000010  20000000  080063e4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000b8  20000010  080063f4  00008010  2**2
                  ALLOC
  4 ._usrstack    00000100  200000c8  080064ac  00008010  2**0
                  ALLOC
  5 .comment      00000340  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000370  00000000  00000000  00008350  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000024e4  00000000  00000000  000086c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000a216  00000000  00000000  0000aba4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000022a4  00000000  00000000  00014dba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002207  00000000  00000000  0001705e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001c7c  00000000  00000000  00019268  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003755  00000000  00000000  0001aee4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000312c  00000000  00000000  0001e639  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  00021765  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000278  00000000  00000000  00021798  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	08006361 	.word	0x08006361
 8003008:	080032d1 	.word	0x080032d1
 800300c:	080032d5 	.word	0x080032d5
 8003010:	080032d9 	.word	0x080032d9
 8003014:	080032dd 	.word	0x080032dd
 8003018:	080032e1 	.word	0x080032e1
	...
 800302c:	080032e9 	.word	0x080032e9
 8003030:	080032e5 	.word	0x080032e5
 8003034:	00000000 	.word	0x00000000
 8003038:	080032ed 	.word	0x080032ed
 800303c:	08003409 	.word	0x08003409
 8003040:	080032f1 	.word	0x080032f1
 8003044:	080032f5 	.word	0x080032f5
 8003048:	080032f9 	.word	0x080032f9
 800304c:	080032fd 	.word	0x080032fd
 8003050:	08003301 	.word	0x08003301
 8003054:	08003305 	.word	0x08003305
 8003058:	08003309 	.word	0x08003309
 800305c:	0800330d 	.word	0x0800330d
 8003060:	08003311 	.word	0x08003311
 8003064:	08003315 	.word	0x08003315
 8003068:	08003319 	.word	0x08003319
	...
 8003088:	080033f5 	.word	0x080033f5
 800308c:	08003339 	.word	0x08003339
 8003090:	0800333d 	.word	0x0800333d
 8003094:	08003341 	.word	0x08003341
 8003098:	08003345 	.word	0x08003345
 800309c:	08003349 	.word	0x08003349
 80030a0:	0800334d 	.word	0x0800334d
 80030a4:	08003351 	.word	0x08003351
 80030a8:	08003355 	.word	0x08003355
 80030ac:	08003359 	.word	0x08003359
 80030b0:	080033e9 	.word	0x080033e9
 80030b4:	0800335d 	.word	0x0800335d
 80030b8:	08003361 	.word	0x08003361
 80030bc:	08003365 	.word	0x08003365
 80030c0:	08003369 	.word	0x08003369
 80030c4:	0800336d 	.word	0x0800336d
 80030c8:	08003371 	.word	0x08003371
 80030cc:	08003375 	.word	0x08003375
 80030d0:	08003379 	.word	0x08003379
 80030d4:	080033dd 	.word	0x080033dd
 80030d8:	0800337d 	.word	0x0800337d
 80030dc:	080033d1 	.word	0x080033d1
 80030e0:	08003381 	.word	0x08003381
 80030e4:	08003385 	.word	0x08003385
 80030e8:	08003389 	.word	0x08003389
 80030ec:	0800338d 	.word	0x0800338d
 80030f0:	08003391 	.word	0x08003391
 80030f4:	08003395 	.word	0x08003395
 80030f8:	08003399 	.word	0x08003399
 80030fc:	0800339d 	.word	0x0800339d
 8003100:	080033a1 	.word	0x080033a1
 8003104:	080033a5 	.word	0x080033a5
 8003108:	080033a9 	.word	0x080033a9
 800310c:	080033ad 	.word	0x080033ad
 8003110:	080033b1 	.word	0x080033b1
 8003114:	080033b5 	.word	0x080033b5
 8003118:	080033b9 	.word	0x080033b9
 800311c:	080033bd 	.word	0x080033bd
 8003120:	080033c1 	.word	0x080033c1
 8003124:	080033c5 	.word	0x080033c5
 8003128:	080033c9 	.word	0x080033c9
 800312c:	080033cd 	.word	0x080033cd
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4a03      	ldr	r2, [pc, #12]	(8003144 <__ISR_DELAY+0x10>)
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	b113      	cbz	r3, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	3b01      	subs	r3, #1
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	4770      	bx	lr
 8003142:	46c0      	nop			(mov r8, r8)
 8003144:	20000084 	.word	0x20000084

08003148 <startIRsweep>:
void startIRsweep()
{

	IRsweepDone = 0;
 8003148:	4b05      	ldr	r3, [pc, #20]	(8003160 <startIRsweep+0x18>)
 800314a:	2200      	movs	r2, #0
 800314c:	701a      	strb	r2, [r3, #0]
	ADCres_buf_index = 0;
 800314e:	4b05      	ldr	r3, [pc, #20]	(8003164 <startIRsweep+0x1c>)
 8003150:	801a      	strh	r2, [r3, #0]
//	{
//		count = 214;
//		sweepDirection = 0;
//		//set_IR_position(814);
//	}
	TIM2->CNT = 0;
 8003152:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003156:	849a      	strh	r2, [r3, #36]
	TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
 8003158:	f04f 0201 	mov.w	r2, #1	; 0x1
 800315c:	801a      	strh	r2, [r3, #0]

}
 800315e:	4770      	bx	lr
 8003160:	2000007a 	.word	0x2000007a
 8003164:	20000010 	.word	0x20000010

08003168 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 8003168:	b530      	push	{r4, r5, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 800316a:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
	return 0;
}


void __TIM2_ISR()
{
 800316e:	b081      	sub	sp, #4
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 8003170:	4628      	mov	r0, r5
 8003172:	2102      	movs	r1, #2
 8003174:	f002 fe66 	bl	8005e44 <TIM_GetITStatus>
 8003178:	2800      	cmp	r0, #0
 800317a:	d03d      	beq.n	80031f8 <__TIM2_ISR+0x90>
	{


		ADCres_buf_index++;
 800317c:	4b1f      	ldr	r3, [pc, #124]	(80031fc <__TIM2_ISR+0x94>)

		//DXL_read_byte(2,MOVING); // If sweep is done (Motor is not moving)

		if(1)//!(DXL_RX_com_buf[5]&0x01)) // disable intterupt
		{
			ADCres_buf[ADCres_buf_index] =sampleADC(NUM_ADC6);// ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1) + ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1);
 800317e:	2005      	movs	r0, #5
{
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
	{


		ADCres_buf_index++;
 8003180:	881c      	ldrh	r4, [r3, #0]
 8003182:	3401      	adds	r4, #1
 8003184:	b2a4      	uxth	r4, r4
 8003186:	801c      	strh	r4, [r3, #0]
		TIM2->SR &= ~TIM_IT_CC1;
 8003188:	8a2b      	ldrh	r3, [r5, #16]
 800318a:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800318e:	041b      	lsls	r3, r3, #16
 8003190:	0c1b      	lsrs	r3, r3, #16
 8003192:	822b      	strh	r3, [r5, #16]
		TIM2->CNT = 0;
 8003194:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003198:	84ab      	strh	r3, [r5, #36]

		//DXL_read_byte(2,MOVING); // If sweep is done (Motor is not moving)

		if(1)//!(DXL_RX_com_buf[5]&0x01)) // disable intterupt
		{
			ADCres_buf[ADCres_buf_index] =sampleADC(NUM_ADC6);// ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1) + ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1);
 800319a:	f000 fcdf 	bl	8003b5c <sampleADC>
 800319e:	4b18      	ldr	r3, [pc, #96]	(8003200 <__TIM2_ISR+0x98>)
 80031a0:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]


			if(sweepDirection == 0)
 80031a4:	4b17      	ldr	r3, [pc, #92]	(8003204 <__TIM2_ISR+0x9c>)
 80031a6:	4c18      	ldr	r4, [pc, #96]	(8003208 <__TIM2_ISR+0xa0>)
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	b933      	cbnz	r3, 80031ba <__TIM2_ISR+0x52>
			{
				set_IR_position(count);
 80031ac:	8820      	ldrh	r0, [r4, #0]
 80031ae:	b280      	uxth	r0, r0
 80031b0:	f000 fc7c 	bl	8003aac <set_IR_position>
				count += 60;
 80031b4:	8823      	ldrh	r3, [r4, #0]
 80031b6:	333c      	adds	r3, #60
 80031b8:	e005      	b.n	80031c6 <__TIM2_ISR+0x5e>
			}
			else
			{
				set_IR_position(count);
 80031ba:	8820      	ldrh	r0, [r4, #0]
 80031bc:	b280      	uxth	r0, r0
 80031be:	f000 fc75 	bl	8003aac <set_IR_position>
				count -= 60;
 80031c2:	8823      	ldrh	r3, [r4, #0]
 80031c4:	3b3c      	subs	r3, #60
 80031c6:	b29b      	uxth	r3, r3
			}

			if(count >=814 || count <= 214)
 80031c8:	490f      	ldr	r1, [pc, #60]	(8003208 <__TIM2_ISR+0xa0>)
				count += 60;
			}
			else
			{
				set_IR_position(count);
				count -= 60;
 80031ca:	8023      	strh	r3, [r4, #0]
			}

			if(count >=814 || count <= 214)
 80031cc:	880a      	ldrh	r2, [r1, #0]
 80031ce:	f240 332d 	movw	r3, #813	; 0x32d
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d802      	bhi.n	80031dc <__TIM2_ISR+0x74>
 80031d6:	880b      	ldrh	r3, [r1, #0]
 80031d8:	2bd6      	cmp	r3, #214
 80031da:	d80d      	bhi.n	80031f8 <__TIM2_ISR+0x90>
			{
				TIM2->CR1 &= TIM_CR1_CEN;
 80031dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031e0:	8813      	ldrh	r3, [r2, #0]
 80031e2:	f003 0301 	and.w	r3, r3, #1	; 0x1
 80031e6:	8013      	strh	r3, [r2, #0]
				IRsweepDone = 1;
 80031e8:	4b08      	ldr	r3, [pc, #32]	(800320c <__TIM2_ISR+0xa4>)
 80031ea:	2201      	movs	r2, #1
 80031ec:	701a      	strb	r2, [r3, #0]
				sweepDirection ^= 0x01;
 80031ee:	4a05      	ldr	r2, [pc, #20]	(8003204 <__TIM2_ISR+0x9c>)
 80031f0:	7813      	ldrb	r3, [r2, #0]
 80031f2:	f083 0301 	eor.w	r3, r3, #1	; 0x1
 80031f6:	7013      	strb	r3, [r2, #0]
			}
		}


	}
}
 80031f8:	b001      	add	sp, #4
 80031fa:	bd30      	pop	{r4, r5, pc}
 80031fc:	20000010 	.word	0x20000010
 8003200:	20000016 	.word	0x20000016
 8003204:	20000014 	.word	0x20000014
 8003208:	20000008 	.word	0x20000008
 800320c:	2000007a 	.word	0x2000007a

08003210 <main>:




int main(void)
{
 8003210:	b570      	push	{r4, r5, r6, lr}
	u16 tempADCres, j = 0, k = 0;
	u16 sum, avg;
	float hans;
	double bo;
    /* System Clocks Configuration */
	RCC_Configuration();
 8003212:	f000 f9d1 	bl	80035b8 <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8003216:	f000 f999 	bl	800354c <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 800321a:	f000 f91d 	bl	8003458 <GPIO_Configuration>
	//GPIO_Start();

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 800321e:	f000 f911 	bl	8003444 <SysTick_Configuration>

	DXL_init(1000000);
 8003222:	4822      	ldr	r0, [pc, #136]	(80032ac <main+0x9c>)
 8003224:	f000 fb14 	bl	8003850 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 8003228:	4b21      	ldr	r3, [pc, #132]	(80032b0 <main+0xa0>)
 800322a:	2002      	movs	r0, #2
 800322c:	6819      	ldr	r1, [r3, #0]
 800322e:	f000 fa99 	bl	8003764 <USART_Configuration>

	Init_Timer2();
 8003232:	f000 f8ef 	bl	8003414 <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 8003236:	481f      	ldr	r0, [pc, #124]	(80032b4 <main+0xa4>)
 8003238:	f000 fa86 	bl	8003748 <TxDString>
	DXL_RX_com_buf[14] = 0;
 800323c:	4b1e      	ldr	r3, [pc, #120]	(80032b8 <main+0xa8>)
 800323e:	2400      	movs	r4, #0
 8003240:	739c      	strb	r4, [r3, #14]

	init_ADC();
 8003242:	f000 fc45 	bl	8003ad0 <init_ADC>

	GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003246:	481d      	ldr	r0, [pc, #116]	(80032bc <main+0xac>)
 8003248:	f44f 7180 	mov.w	r1, #256	; 0x100
 800324c:	f001 fa84 	bl	8004758 <GPIO_SetBits>
	GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 8003250:	481a      	ldr	r0, [pc, #104]	(80032bc <main+0xac>)
 8003252:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003256:	f001 fa81 	bl	800475c <GPIO_ResetBits>
		gwTimingDelay--;
}
void startIRsweep()
{

	IRsweepDone = 0;
 800325a:	4b19      	ldr	r3, [pc, #100]	(80032c0 <main+0xb0>)
	ADCres_buf_index = 0;
 800325c:	f04f 0200 	mov.w	r2, #0	; 0x0
		gwTimingDelay--;
}
void startIRsweep()
{

	IRsweepDone = 0;
 8003260:	701c      	strb	r4, [r3, #0]
	ADCres_buf_index = 0;
 8003262:	4b18      	ldr	r3, [pc, #96]	(80032c4 <main+0xb4>)
				case 4:
				//IR_SENSOR_LEFT
				TxDString("sensor 5:");
				break;
			}
			TxDByte_PC((avg&0xFF00)>>8);
 8003264:	2600      	movs	r6, #0
}
void startIRsweep()
{

	IRsweepDone = 0;
	ADCres_buf_index = 0;
 8003266:	801a      	strh	r2, [r3, #0]
//	{
//		count = 214;
//		sweepDirection = 0;
//		//set_IR_position(814);
//	}
	TIM2->CNT = 0;
 8003268:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800326c:	849a      	strh	r2, [r3, #36]
	TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
 800326e:	f04f 0201 	mov.w	r2, #1	; 0x1
 8003272:	801a      	strh	r2, [r3, #0]
				//IR_SENSOR_LEFT
				TxDString("sensor 5:");
				break;
			}
			TxDByte_PC((avg&0xFF00)>>8);
			TxDByte_PC((avg&0x00FF));
 8003274:	2500      	movs	r5, #0
 8003276:	e010      	b.n	800329a <main+0x8a>
			sum = 0;
/*			for(j = 0; j < 9; j++){
				sum = sampleADC(i);
			}
*/
			sum = sampleADC(k);	
 8003278:	b2e0      	uxtb	r0, r4
 800327a:	f000 fc6f 	bl	8003b5c <sampleADC>

			switch(i){
				case 0:
				// IR_SENSOR_LEFT_front
				TxDString("sensor 1:");
 800327e:	4812      	ldr	r0, [pc, #72]	(80032c8 <main+0xb8>)
 8003280:	f000 fa62 	bl	8003748 <TxDString>
				case 4:
				//IR_SENSOR_LEFT
				TxDString("sensor 5:");
				break;
			}
			TxDByte_PC((avg&0xFF00)>>8);
 8003284:	4630      	mov	r0, r6
 8003286:	f000 fa17 	bl	80036b8 <TxDByte_PC>
			TxDByte_PC((avg&0x00FF));
 800328a:	4628      	mov	r0, r5
 800328c:	f000 fa14 	bl	80036b8 <TxDByte_PC>
			TxDString("\r");
 8003290:	480e      	ldr	r0, [pc, #56]	(80032cc <main+0xbc>)
 8003292:	f000 fa59 	bl	8003748 <TxDString>

		}
		uDelay(10);
*/
// MEASUREMENTS AND AVERAGE OF SENSOR
		for(k = 0; k < 5; k++){
 8003296:	1c63      	adds	r3, r4, #1
 8003298:	b29c      	uxth	r4, r3
 800329a:	2c04      	cmp	r4, #4
 800329c:	d9ec      	bls.n	8003278 <main+0x68>
			TxDByte_PC((avg&0xFF00)>>8);
			TxDByte_PC((avg&0x00FF));
			TxDString("\r");
		}	

		mDelay(2000);
 800329e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80032a2:	f000 f9fd 	bl	80036a0 <mDelay>
 80032a6:	2400      	movs	r4, #0
 80032a8:	e7e6      	b.n	8003278 <main+0x68>
 80032aa:	46c0      	nop			(mov r8, r8)
 80032ac:	000f4240 	.word	0x000f4240
 80032b0:	20000004 	.word	0x20000004
 80032b4:	080063c8 	.word	0x080063c8
 80032b8:	200000a4 	.word	0x200000a4
 80032bc:	40010c00 	.word	0x40010c00
 80032c0:	2000007a 	.word	0x2000007a
 80032c4:	20000010 	.word	0x20000010
 80032c8:	080063d4 	.word	0x080063d4
 80032cc:	080063d2 	.word	0x080063d2

080032d0 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 80032d0:	4770      	bx	lr
 80032d2:	46c0      	nop			(mov r8, r8)

080032d4 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 80032d4:	e7fe      	b.n	80032d4 <HardFaultException>
 80032d6:	46c0      	nop			(mov r8, r8)

080032d8 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 80032d8:	e7fe      	b.n	80032d8 <MemManageException>
 80032da:	46c0      	nop			(mov r8, r8)

080032dc <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 80032dc:	e7fe      	b.n	80032dc <BusFaultException>
 80032de:	46c0      	nop			(mov r8, r8)

080032e0 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 80032e0:	e7fe      	b.n	80032e0 <UsageFaultException>
 80032e2:	46c0      	nop			(mov r8, r8)

080032e4 <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 80032e4:	4770      	bx	lr
 80032e6:	46c0      	nop			(mov r8, r8)

080032e8 <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 80032e8:	4770      	bx	lr
 80032ea:	46c0      	nop			(mov r8, r8)

080032ec <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 80032ec:	4770      	bx	lr
 80032ee:	46c0      	nop			(mov r8, r8)

080032f0 <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 80032f0:	4770      	bx	lr
 80032f2:	46c0      	nop			(mov r8, r8)

080032f4 <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 80032f4:	4770      	bx	lr
 80032f6:	46c0      	nop			(mov r8, r8)

080032f8 <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 80032f8:	4770      	bx	lr
 80032fa:	46c0      	nop			(mov r8, r8)

080032fc <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 80032fc:	4770      	bx	lr
 80032fe:	46c0      	nop			(mov r8, r8)

08003300 <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 8003300:	4770      	bx	lr
 8003302:	46c0      	nop			(mov r8, r8)

08003304 <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 8003304:	4770      	bx	lr
 8003306:	46c0      	nop			(mov r8, r8)

08003308 <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 8003308:	4770      	bx	lr
 800330a:	46c0      	nop			(mov r8, r8)

0800330c <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 800330c:	4770      	bx	lr
 800330e:	46c0      	nop			(mov r8, r8)

08003310 <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 8003310:	4770      	bx	lr
 8003312:	46c0      	nop			(mov r8, r8)

08003314 <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 8003314:	4770      	bx	lr
 8003316:	46c0      	nop			(mov r8, r8)

08003318 <EXTI4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
}
 8003318:	4770      	bx	lr
 800331a:	46c0      	nop			(mov r8, r8)

0800331c <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 800331c:	4770      	bx	lr
 800331e:	46c0      	nop			(mov r8, r8)

08003320 <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 8003320:	4770      	bx	lr
 8003322:	46c0      	nop			(mov r8, r8)

08003324 <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 8003324:	4770      	bx	lr
 8003326:	46c0      	nop			(mov r8, r8)

08003328 <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 8003328:	4770      	bx	lr
 800332a:	46c0      	nop			(mov r8, r8)

0800332c <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 800332c:	4770      	bx	lr
 800332e:	46c0      	nop			(mov r8, r8)

08003330 <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 8003330:	4770      	bx	lr
 8003332:	46c0      	nop			(mov r8, r8)

08003334 <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 8003334:	4770      	bx	lr
 8003336:	46c0      	nop			(mov r8, r8)

08003338 <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 8003338:	4770      	bx	lr
 800333a:	46c0      	nop			(mov r8, r8)

0800333c <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 800333c:	4770      	bx	lr
 800333e:	46c0      	nop			(mov r8, r8)

08003340 <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 8003340:	4770      	bx	lr
 8003342:	46c0      	nop			(mov r8, r8)

08003344 <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 8003344:	4770      	bx	lr
 8003346:	46c0      	nop			(mov r8, r8)

08003348 <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 8003348:	4770      	bx	lr
 800334a:	46c0      	nop			(mov r8, r8)

0800334c <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 800334c:	4770      	bx	lr
 800334e:	46c0      	nop			(mov r8, r8)

08003350 <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 8003350:	4770      	bx	lr
 8003352:	46c0      	nop			(mov r8, r8)

08003354 <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 8003354:	4770      	bx	lr
 8003356:	46c0      	nop			(mov r8, r8)

08003358 <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 8003358:	4770      	bx	lr
 800335a:	46c0      	nop			(mov r8, r8)

0800335c <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 800335c:	4770      	bx	lr
 800335e:	46c0      	nop			(mov r8, r8)

08003360 <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 8003360:	4770      	bx	lr
 8003362:	46c0      	nop			(mov r8, r8)

08003364 <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 8003364:	4770      	bx	lr
 8003366:	46c0      	nop			(mov r8, r8)

08003368 <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 8003368:	4770      	bx	lr
 800336a:	46c0      	nop			(mov r8, r8)

0800336c <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 800336c:	4770      	bx	lr
 800336e:	46c0      	nop			(mov r8, r8)

08003370 <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 8003370:	4770      	bx	lr
 8003372:	46c0      	nop			(mov r8, r8)

08003374 <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 8003374:	4770      	bx	lr
 8003376:	46c0      	nop			(mov r8, r8)

08003378 <SPI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
}
 8003378:	4770      	bx	lr
 800337a:	46c0      	nop			(mov r8, r8)

0800337c <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 800337c:	4770      	bx	lr
 800337e:	46c0      	nop			(mov r8, r8)

08003380 <EXTI15_10_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
}
 8003380:	4770      	bx	lr
 8003382:	46c0      	nop			(mov r8, r8)

08003384 <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 8003384:	4770      	bx	lr
 8003386:	46c0      	nop			(mov r8, r8)

08003388 <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 8003388:	4770      	bx	lr
 800338a:	46c0      	nop			(mov r8, r8)

0800338c <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 800338c:	4770      	bx	lr
 800338e:	46c0      	nop			(mov r8, r8)

08003390 <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 8003390:	4770      	bx	lr
 8003392:	46c0      	nop			(mov r8, r8)

08003394 <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 8003394:	4770      	bx	lr
 8003396:	46c0      	nop			(mov r8, r8)

08003398 <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 8003398:	4770      	bx	lr
 800339a:	46c0      	nop			(mov r8, r8)

0800339c <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 800339c:	4770      	bx	lr
 800339e:	46c0      	nop			(mov r8, r8)

080033a0 <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 80033a0:	4770      	bx	lr
 80033a2:	46c0      	nop			(mov r8, r8)

080033a4 <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 80033a4:	4770      	bx	lr
 80033a6:	46c0      	nop			(mov r8, r8)

080033a8 <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 80033a8:	4770      	bx	lr
 80033aa:	46c0      	nop			(mov r8, r8)

080033ac <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 80033ac:	4770      	bx	lr
 80033ae:	46c0      	nop			(mov r8, r8)

080033b0 <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 80033b0:	4770      	bx	lr
 80033b2:	46c0      	nop			(mov r8, r8)

080033b4 <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
}
 80033b4:	4770      	bx	lr
 80033b6:	46c0      	nop			(mov r8, r8)

080033b8 <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 80033b8:	4770      	bx	lr
 80033ba:	46c0      	nop			(mov r8, r8)

080033bc <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 80033bc:	4770      	bx	lr
 80033be:	46c0      	nop			(mov r8, r8)

080033c0 <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 80033c0:	4770      	bx	lr
 80033c2:	46c0      	nop			(mov r8, r8)

080033c4 <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 80033c4:	4770      	bx	lr
 80033c6:	46c0      	nop			(mov r8, r8)

080033c8 <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 80033c8:	4770      	bx	lr
 80033ca:	46c0      	nop			(mov r8, r8)

080033cc <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 80033cc:	4770      	bx	lr
 80033ce:	46c0      	nop			(mov r8, r8)

080033d0 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 80033d0:	b500      	push	{lr}
 80033d2:	b081      	sub	sp, #4
	__PC_com_RX_ISR();
 80033d4:	f000 f932 	bl	800363c <__PC_com_RX_ISR>
}
 80033d8:	b001      	add	sp, #4
 80033da:	bd00      	pop	{pc}

080033dc <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 80033dc:	b500      	push	{lr}
 80033de:	b081      	sub	sp, #4
	//RxD0Interrupt();
	DXL_RX_interrupt();
 80033e0:	f000 fa3c 	bl	800385c <DXL_RX_interrupt>
}
 80033e4:	b001      	add	sp, #4
 80033e6:	bd00      	pop	{pc}

080033e8 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 80033e8:	b500      	push	{lr}
 80033ea:	b081      	sub	sp, #4
	__TIM2_ISR();
 80033ec:	f7ff febc 	bl	8003168 <__TIM2_ISR>
}
 80033f0:	b001      	add	sp, #4
 80033f2:	bd00      	pop	{pc}

080033f4 <ADC1_2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
 80033f4:	b500      	push	{lr}
  TxDString("hej");
 80033f6:	4803      	ldr	r0, [pc, #12]	(8003404 <ADC1_2_IRQHandler+0x10>)
* Output         : None
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
 80033f8:	b081      	sub	sp, #4
  TxDString("hej");
 80033fa:	f000 f9a5 	bl	8003748 <TxDString>
}
 80033fe:	b001      	add	sp, #4
 8003400:	bd00      	pop	{pc}
 8003402:	46c0      	nop			(mov r8, r8)
 8003404:	080063de 	.word	0x080063de

08003408 <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 8003408:	b500      	push	{lr}
 800340a:	b081      	sub	sp, #4
	__ISR_DELAY();
 800340c:	f7ff fe92 	bl	8003134 <__ISR_DELAY>
}
 8003410:	b001      	add	sp, #4
 8003412:	bd00      	pop	{pc}

08003414 <Init_Timer2>:
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 8003414:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003418:	f04f 0200 	mov.w	r2, #0	; 0x0
 800341c:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x0F5F; // Prescaler
 800341e:	f640 725f 	movw	r2, #3935	; 0xf5f
 8003422:	851a      	strh	r2, [r3, #40]
	TIM2->ARR = 0xFFFF; // Reload register
 8003424:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003428:	859a      	strh	r2, [r3, #44]

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 800342a:	f04f 0200 	mov.w	r2, #0	; 0x0
 800342e:	831a      	strh	r2, [r3, #24]
	TIM2->DIER = 0x0002; // CC1IE UIE
 8003430:	f04f 0202 	mov.w	r2, #2	; 0x2
 8003434:	819a      	strh	r2, [r3, #12]
	TIM2->CCR1 = 0xFF00; // CCR1 value = ~10 times overflow pr rotation of IR sensor
 8003436:	f64f 7200 	movw	r2, #65280	; 0xff00
 800343a:	869a      	strh	r2, [r3, #52]
	TIM2->CNT = 0x0000;
 800343c:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003440:	849a      	strh	r2, [r3, #36]
	//TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
}
 8003442:	4770      	bx	lr

08003444 <SysTick_Configuration>:

}


void SysTick_Configuration(void)
{
 8003444:	b500      	push	{lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 8003446:	2009      	movs	r0, #9

}


void SysTick_Configuration(void)
{
 8003448:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 800344a:	f001 fe6b 	bl	8005124 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 800344e:	2001      	movs	r0, #1
 8003450:	f001 fe84 	bl	800515c <SysTick_ITConfig>
}
 8003454:	b001      	add	sp, #4
 8003456:	bd00      	pop	{pc}

08003458 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8003458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800345a:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 800345c:	ad01      	add	r5, sp, #4

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800345e:	4c38      	ldr	r4, [pc, #224]	(8003540 <GPIO_Configuration+0xe8>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 8003460:	4628      	mov	r0, r5
 8003462:	f001 f95d 	bl	8004720 <GPIO_StructInit>


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003466:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003468:	2710      	movs	r7, #16
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 800346a:	f04f 03cf 	mov.w	r3, #207	; 0xcf
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800346e:	4629      	mov	r1, r5
 8003470:	4834      	ldr	r0, [pc, #208]	(8003544 <GPIO_Configuration+0xec>)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 8003472:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003476:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800347a:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800347e:	f001 f8fb 	bl	8004678 <GPIO_Init>

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 8003482:	f44f 734c 	mov.w	r3, #816	; 0x330
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003486:	4620      	mov	r0, r4
 8003488:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 800348a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800348e:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003492:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003496:	f001 f8ef 	bl	8004678 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 800349a:	f44f 6308 	mov.w	r3, #2176	; 0x880
 800349e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034a2:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80034a4:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034a6:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80034a8:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034ac:	f001 f8e4 	bl	8004678 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 80034b0:	f44f 6388 	mov.w	r3, #1088	; 0x440
 80034b4:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034b8:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80034ba:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034bc:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80034be:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80034c2:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034c6:	f001 f8d7 	bl	8004678 <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 80034ca:	2004      	movs	r0, #4
 80034cc:	2101      	movs	r1, #1
 80034ce:	f001 f96d 	bl	80047ac <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 80034d2:	2101      	movs	r1, #1
 80034d4:	481c      	ldr	r0, [pc, #112]	(8003548 <GPIO_Configuration+0xf0>)
 80034d6:	f001 f969 	bl	80047ac <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80034da:	4620      	mov	r0, r4
 80034dc:	2110      	movs	r1, #16
 80034de:	f001 f93d 	bl	800475c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80034e2:	4620      	mov	r0, r4
 80034e4:	2120      	movs	r1, #32
 80034e6:	f001 f937 	bl	8004758 <GPIO_SetBits>

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80034ea:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80034ee:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80034f2:	f506 3686 	add.w	r6, r6, #68608	; 0x10c00
 80034f6:	f506 767f 	add.w	r6, r6, #1020	; 0x3fc
 80034fa:	3601      	adds	r6, #1

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 80034fc:	f642 3306 	movw	r3, #11014	; 0x2b06
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003500:	4630      	mov	r0, r6
 8003502:	4629      	mov	r1, r5

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 8003504:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003508:	2400      	movs	r4, #0
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800350a:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800350e:	f001 f8b3 	bl	8004678 <GPIO_Init>

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 8003512:	f04f 0309 	mov.w	r3, #9	; 0x9
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 8003516:	4630      	mov	r0, r6
 8003518:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 800351a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800351e:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 8003522:	f001 f8a9 	bl	8004678 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 8003526:	f04f 0320 	mov.w	r3, #32	; 0x20
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 800352a:	4806      	ldr	r0, [pc, #24]	(8003544 <GPIO_Configuration+0xec>)
 800352c:	4629      	mov	r1, r5
	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 800352e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003532:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 8003536:	f001 f89f 	bl	8004678 <GPIO_Init>


}
 800353a:	b003      	add	sp, #12
 800353c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800353e:	46c0      	nop			(mov r8, r8)
 8003540:	40010c00 	.word	0x40010c00
 8003544:	40010800 	.word	0x40010800
 8003548:	00300400 	.word	0x00300400

0800354c <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800354c:	b570      	push	{r4, r5, r6, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 800354e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8003552:	b082      	sub	sp, #8
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 8003554:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8003558:	f001 faa2 	bl	8004aa0 <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800355c:	ae01      	add	r6, sp, #4
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800355e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003562:	f001 f9ff 	bl	8004964 <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003566:	2401      	movs	r4, #1
	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003568:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 800356a:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800356c:	4630      	mov	r0, r6

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 800356e:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003572:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003576:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800357a:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 800357e:	f001 f9fb 	bl	8004978 <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8003582:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8003584:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8003586:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800358a:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800358e:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003592:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8003596:	f001 f9ef 	bl	8004978 <NVIC_Init>

	// Enable the ADC Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = ADC1_2_IRQChannel;
 800359a:	2312      	movs	r3, #18
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800359c:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the ADC Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = ADC1_2_IRQChannel;
 800359e:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80035a2:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80035a6:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80035aa:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80035ae:	f001 f9e3 	bl	8004978 <NVIC_Init>
}
 80035b2:	b002      	add	sp, #8
 80035b4:	bd70      	pop	{r4, r5, r6, pc}
 80035b6:	46c0      	nop			(mov r8, r8)

080035b8 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80035b8:	b500      	push	{lr}
 80035ba:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 80035bc:	f001 fbd2 	bl	8004d64 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 80035c0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80035c4:	f001 fbee 	bl	8004da4 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80035c8:	f001 fc06 	bl	8004dd8 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 80035cc:	2801      	cmp	r0, #1
 80035ce:	d124      	bne.n	800361a <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 80035d0:	2010      	movs	r0, #16
 80035d2:	f000 fdd5 	bl	8004180 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 80035d6:	2002      	movs	r0, #2
 80035d8:	f000 fdba 	bl	8004150 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 80035dc:	2000      	movs	r0, #0
 80035de:	f001 fc45 	bl	8004e6c <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 80035e2:	2000      	movs	r0, #0
 80035e4:	f001 fc56 	bl	8004e94 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 80035e8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80035ec:	f001 fc48 	bl	8004e80 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 80035f0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80035f4:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 80035f8:	f001 fc16 	bl	8004e28 <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 80035fc:	2001      	movs	r0, #1
 80035fe:	f001 fc1d 	bl	8004e3c <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8003602:	2039      	movs	r0, #57
 8003604:	f001 fd46 	bl	8005094 <RCC_GetFlagStatus>
 8003608:	2800      	cmp	r0, #0
 800360a:	d0fa      	beq.n	8003602 <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800360c:	2002      	movs	r0, #2
 800360e:	f001 fc1b 	bl	8004e48 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 8003612:	f001 fc23 	bl	8004e5c <RCC_GetSYSCLKSource>
 8003616:	2808      	cmp	r0, #8
 8003618:	d1fb      	bne.n	8003612 <RCC_Configuration+0x5a>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC	 | RCC_APB2Periph_ADC1, ENABLE);
 800361a:	2101      	movs	r1, #1
 800361c:	f244 201c 	movw	r0, #16924	; 0x421c
 8003620:	f001 fcee 	bl	8005000 <RCC_APB2PeriphClockCmd>


	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 8003624:	4804      	ldr	r0, [pc, #16]	(8003638 <RCC_Configuration+0x80>)
 8003626:	2101      	movs	r1, #1
 8003628:	f001 fcf8 	bl	800501c <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
 800362c:	2001      	movs	r0, #1
 800362e:	f001 fb29 	bl	8004c84 <PWR_BackupAccessCmd>
}
 8003632:	b001      	add	sp, #4
 8003634:	bd00      	pop	{pc}
 8003636:	46c0      	nop			(mov r8, r8)
 8003638:	00040001 	.word	0x00040001

0800363c <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 800363c:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800363e:	4809      	ldr	r0, [pc, #36]	(8003664 <__PC_com_RX_ISR+0x28>)
 8003640:	f240 5125 	movw	r1, #1317	; 0x525
 8003644:	f002 fd8e 	bl	8006164 <USART_GetITStatus>
 8003648:	b150      	cbz	r0, 8003660 <__PC_com_RX_ISR+0x24>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 800364a:	4b07      	ldr	r3, [pc, #28]	(8003668 <__PC_com_RX_ISR+0x2c>)
 800364c:	4805      	ldr	r0, [pc, #20]	(8003664 <__PC_com_RX_ISR+0x28>)
 800364e:	681c      	ldr	r4, [r3, #0]
 8003650:	f002 fd1a 	bl	8006088 <USART_ReceiveData>
 8003654:	4b05      	ldr	r3, [pc, #20]	(800366c <__PC_com_RX_ISR+0x30>)
 8003656:	b2c0      	uxtb	r0, r0
 8003658:	5518      	strb	r0, [r3, r4]
		PC_data_rdy = 1;
 800365a:	4b05      	ldr	r3, [pc, #20]	(8003670 <__PC_com_RX_ISR+0x34>)
 800365c:	2201      	movs	r2, #1
 800365e:	701a      	strb	r2, [r3, #0]
		//PC_RX_buff_index++;
	}

}
 8003660:	bd10      	pop	{r4, pc}
 8003662:	46c0      	nop			(mov r8, r8)
 8003664:	40004800 	.word	0x40004800
 8003668:	2000007c 	.word	0x2000007c
 800366c:	2000008c 	.word	0x2000008c
 8003670:	20000080 	.word	0x20000080

08003674 <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 8003674:	b510      	push	{r4, lr}
 8003676:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 8003678:	2001      	movs	r0, #1
 800367a:	f001 fd59 	bl	8005130 <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 800367e:	4b07      	ldr	r3, [pc, #28]	(800369c <uDelay+0x28>)
 8003680:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 8003682:	461a      	mov	r2, r3
 8003684:	6813      	ldr	r3, [r2, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1fc      	bne.n	8003684 <uDelay+0x10>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 800368a:	f06f 0001 	mvn.w	r0, #1	; 0x1
 800368e:	f001 fd4f 	bl	8005130 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 8003692:	2000      	movs	r0, #0
 8003694:	f001 fd4c 	bl	8005130 <SysTick_CounterCmd>
}
 8003698:	bd10      	pop	{r4, pc}
 800369a:	46c0      	nop			(mov r8, r8)
 800369c:	20000084 	.word	0x20000084

080036a0 <mDelay>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80036a0:	b500      	push	{lr}
	uDelay(nTime*1000);
 80036a2:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 80036a6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80036aa:	b081      	sub	sp, #4
	uDelay(nTime*1000);
 80036ac:	00c0      	lsls	r0, r0, #3
 80036ae:	f7ff ffe1 	bl	8003674 <uDelay>
}
 80036b2:	b001      	add	sp, #4
 80036b4:	bd00      	pop	{pc}
 80036b6:	46c0      	nop			(mov r8, r8)

080036b8 <TxDByte_PC>:
		*bData+=1;
	}
}

void TxDByte_PC(u8 bTxdData)
{
 80036b8:	b500      	push	{lr}
	USART_SendData(USART3,bTxdData);
 80036ba:	b281      	uxth	r1, r0
		*bData+=1;
	}
}

void TxDByte_PC(u8 bTxdData)
{
 80036bc:	b081      	sub	sp, #4
	USART_SendData(USART3,bTxdData);
 80036be:	4805      	ldr	r0, [pc, #20]	(80036d4 <TxDByte_PC+0x1c>)
 80036c0:	f002 fcde 	bl	8006080 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 80036c4:	4803      	ldr	r0, [pc, #12]	(80036d4 <TxDByte_PC+0x1c>)
 80036c6:	2140      	movs	r1, #64
 80036c8:	f002 fd40 	bl	800614c <USART_GetFlagStatus>
 80036cc:	2800      	cmp	r0, #0
 80036ce:	d0f9      	beq.n	80036c4 <TxDByte_PC+0xc>
}
 80036d0:	b001      	add	sp, #4
 80036d2:	bd00      	pop	{pc}
 80036d4:	40004800 	.word	0x40004800

080036d8 <TxDWord16>:
	{
		TxDByte_PC(*bData++);
	}
}

void TxDWord16(u16 wSentData) {
 80036d8:	b510      	push	{r4, lr}
 80036da:	4604      	mov	r4, r0
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
 80036dc:	b2e4      	uxtb	r4, r4
		TxDByte_PC(*bData++);
	}
}

void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
 80036de:	0a00      	lsrs	r0, r0, #8
 80036e0:	f7ff ffea 	bl	80036b8 <TxDByte_PC>
	TxDByte_PC(wSentData & 0xff);
 80036e4:	4620      	mov	r0, r4
 80036e6:	f7ff ffe7 	bl	80036b8 <TxDByte_PC>
}
 80036ea:	bd10      	pop	{r4, pc}

080036ec <TxWordArray>:
void TxWordArray(u16 *bData, u8 len)
{
 80036ec:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
 80036ee:	4b0e      	ldr	r3, [pc, #56]	(8003728 <TxWordArray+0x3c>)
void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
 80036f0:	b083      	sub	sp, #12
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
 80036f2:	b2de      	uxtb	r6, r3
		TxDByte_PC("\r");
 80036f4:	4b0d      	ldr	r3, [pc, #52]	(800372c <TxWordArray+0x40>)
void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
 80036f6:	4605      	mov	r5, r0
 80036f8:	460f      	mov	r7, r1
 80036fa:	2400      	movs	r4, #0
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
 80036fc:	f88d 3007 	strb.w	r3, [sp, #7]
 8003700:	e00d      	b.n	800371e <TxWordArray+0x32>
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
 8003702:	b2a8      	uxth	r0, r5
 8003704:	f7ff ffe8 	bl	80036d8 <TxDWord16>
		TxDByte_PC("\n");
 8003708:	4630      	mov	r0, r6
 800370a:	f7ff ffd5 	bl	80036b8 <TxDByte_PC>
		TxDByte_PC("\r");
 800370e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003712:	f7ff ffd1 	bl	80036b8 <TxDByte_PC>
		*bData+=1;
 8003716:	882b      	ldrh	r3, [r5, #0]
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003718:	3401      	adds	r4, #1
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
		*bData+=1;
 800371a:	3301      	adds	r3, #1
 800371c:	802b      	strh	r3, [r5, #0]
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 800371e:	42bc      	cmp	r4, r7
 8003720:	dbef      	blt.n	8003702 <TxWordArray+0x16>
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
		*bData+=1;
	}
}
 8003722:	b003      	add	sp, #12
 8003724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003726:	46c0      	nop			(mov r8, r8)
 8003728:	080063e2 	.word	0x080063e2
 800372c:	080063d2 	.word	0x080063d2

08003730 <TxArray>:
{
	while (*bData)
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
 8003730:	b570      	push	{r4, r5, r6, lr}
 8003732:	4606      	mov	r6, r0
 8003734:	460d      	mov	r5, r1
 8003736:	2400      	movs	r4, #0
 8003738:	e003      	b.n	8003742 <TxArray+0x12>
	int i;
	for(i = 0; i<len; i++)
	{
		TxDByte_PC(*bData++);
 800373a:	5d30      	ldrb	r0, [r6, r4]
 800373c:	f7ff ffbc 	bl	80036b8 <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003740:	3401      	adds	r4, #1
 8003742:	42ac      	cmp	r4, r5
 8003744:	dbf9      	blt.n	800373a <TxArray+0xa>
	{
		TxDByte_PC(*bData++);
	}
}
 8003746:	bd70      	pop	{r4, r5, r6, pc}

08003748 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 8003748:	b530      	push	{r4, r5, lr}
 800374a:	4605      	mov	r5, r0
 800374c:	b081      	sub	sp, #4
 800374e:	2400      	movs	r4, #0
 8003750:	e001      	b.n	8003756 <TxDString+0xe>
	while (*bData)
		TxDByte_PC(*bData++);
 8003752:	f7ff ffb1 	bl	80036b8 <TxDByte_PC>
}


void TxDString(u8 *bData)
{
	while (*bData)
 8003756:	5d28      	ldrb	r0, [r5, r4]
 8003758:	3401      	adds	r4, #1
 800375a:	2800      	cmp	r0, #0
 800375c:	d1f9      	bne.n	8003752 <TxDString+0xa>
		TxDByte_PC(*bData++);
}
 800375e:	b001      	add	sp, #4
 8003760:	bd30      	pop	{r4, r5, pc}
 8003762:	46c0      	nop			(mov r8, r8)

08003764 <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 8003764:	b570      	push	{r4, r5, r6, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	4605      	mov	r5, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800376a:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 800376c:	460c      	mov	r4, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800376e:	f002 fbe1 	bl	8005f34 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003772:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003776:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800377a:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 800377e:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003782:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003786:	f04f 030c 	mov.w	r3, #12	; 0xc
void USART_Configuration(u8 PORT, u32 baudrate)
{

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800378a:	466e      	mov	r6, sp


	USART_InitStructure.USART_BaudRate = baudrate;
 800378c:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800378e:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 8003792:	b98d      	cbnz	r5, 80037b8 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 8003794:	4814      	ldr	r0, [pc, #80]	(80037e8 <USART_Configuration+0x84>)
 8003796:	f002 fd61 	bl	800625c <USART_DeInit>
		mDelay(10);
 800379a:	200a      	movs	r0, #10
 800379c:	f7ff ff80 	bl	80036a0 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80037a0:	4811      	ldr	r0, [pc, #68]	(80037e8 <USART_Configuration+0x84>)
 80037a2:	4669      	mov	r1, sp
 80037a4:	f002 fd0c 	bl	80061c0 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80037a8:	480f      	ldr	r0, [pc, #60]	(80037e8 <USART_Configuration+0x84>)
 80037aa:	f240 5125 	movw	r1, #1317	; 0x525
 80037ae:	2201      	movs	r2, #1
 80037b0:	f002 fbfa 	bl	8005fa8 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80037b4:	480c      	ldr	r0, [pc, #48]	(80037e8 <USART_Configuration+0x84>)
 80037b6:	e012      	b.n	80037de <USART_Configuration+0x7a>
	}

	else if( PORT == USART_PC )
 80037b8:	2d02      	cmp	r5, #2
 80037ba:	d113      	bne.n	80037e4 <USART_Configuration+0x80>
	{
		USART_DeInit(USART3);
 80037bc:	480b      	ldr	r0, [pc, #44]	(80037ec <USART_Configuration+0x88>)
 80037be:	f002 fd4d 	bl	800625c <USART_DeInit>
		mDelay(10);
 80037c2:	200a      	movs	r0, #10
 80037c4:	f7ff ff6c 	bl	80036a0 <mDelay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80037c8:	4808      	ldr	r0, [pc, #32]	(80037ec <USART_Configuration+0x88>)
 80037ca:	4669      	mov	r1, sp
 80037cc:	f002 fcf8 	bl	80061c0 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80037d0:	4806      	ldr	r0, [pc, #24]	(80037ec <USART_Configuration+0x88>)
 80037d2:	f240 5125 	movw	r1, #1317	; 0x525
 80037d6:	2201      	movs	r2, #1
 80037d8:	f002 fbe6 	bl	8005fa8 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80037dc:	4803      	ldr	r0, [pc, #12]	(80037ec <USART_Configuration+0x88>)
 80037de:	2101      	movs	r1, #1
 80037e0:	f002 fbd4 	bl	8005f8c <USART_Cmd>
	}
}
 80037e4:	b004      	add	sp, #16
 80037e6:	bd70      	pop	{r4, r5, r6, pc}
 80037e8:	40013800 	.word	0x40013800
 80037ec:	40004800 	.word	0x40004800

080037f0 <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 80037f0:	b530      	push	{r4, r5, lr}
 80037f2:	b085      	sub	sp, #20
 80037f4:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80037f6:	4668      	mov	r0, sp
 80037f8:	f002 fb9c 	bl	8005f34 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 80037fc:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 80037fe:	4c13      	ldr	r4, [pc, #76]	(800384c <USARTConfiguration+0x5c>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003800:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003804:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003808:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 800380c:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003810:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 8003814:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003816:	f04f 030c 	mov.w	r3, #12	; 0xc
 800381a:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 800381e:	f002 fd1d 	bl	800625c <USART_DeInit>
		mDelay(10);
 8003822:	200a      	movs	r0, #10
 8003824:	f7ff ff3c 	bl	80036a0 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003828:	4620      	mov	r0, r4
 800382a:	4669      	mov	r1, sp
 800382c:	f002 fcc8 	bl	80061c0 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003830:	4620      	mov	r0, r4
 8003832:	f240 5125 	movw	r1, #1317	; 0x525
 8003836:	2201      	movs	r2, #1
 8003838:	f002 fbb6 	bl	8005fa8 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800383c:	4620      	mov	r0, r4
 800383e:	2101      	movs	r1, #1
void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003840:	466d      	mov	r5, sp
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003842:	f002 fba3 	bl	8005f8c <USART_Cmd>

}
 8003846:	b005      	add	sp, #20
 8003848:	bd30      	pop	{r4, r5, pc}
 800384a:	46c0      	nop			(mov r8, r8)
 800384c:	40013800 	.word	0x40013800

08003850 <DXL_init>:
void USARTConfiguration();
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
 8003850:	b500      	push	{lr}
 8003852:	b081      	sub	sp, #4
	USARTConfiguration(baud);
 8003854:	f7ff ffcc 	bl	80037f0 <USARTConfiguration>
}
 8003858:	b001      	add	sp, #4
 800385a:	bd00      	pop	{pc}

0800385c <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 800385c:	b530      	push	{r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800385e:	480a      	ldr	r0, [pc, #40]	(8003888 <DXL_RX_interrupt+0x2c>)
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003860:	b081      	sub	sp, #4
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 8003862:	f240 5125 	movw	r1, #1317	; 0x525
 8003866:	f002 fc7d 	bl	8006164 <USART_GetITStatus>
 800386a:	b150      	cbz	r0, 8003882 <DXL_RX_interrupt+0x26>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 800386c:	4c07      	ldr	r4, [pc, #28]	(800388c <DXL_RX_interrupt+0x30>)
 800386e:	4806      	ldr	r0, [pc, #24]	(8003888 <DXL_RX_interrupt+0x2c>)
 8003870:	6825      	ldr	r5, [r4, #0]
 8003872:	f002 fc09 	bl	8006088 <USART_ReceiveData>
 8003876:	4b06      	ldr	r3, [pc, #24]	(8003890 <DXL_RX_interrupt+0x34>)
 8003878:	b2c0      	uxtb	r0, r0
 800387a:	5558      	strb	r0, [r3, r5]
		DXL_RX_buff_index++;
 800387c:	6823      	ldr	r3, [r4, #0]
 800387e:	3301      	adds	r3, #1
 8003880:	6023      	str	r3, [r4, #0]
	}
}
 8003882:	b001      	add	sp, #4
 8003884:	bd30      	pop	{r4, r5, pc}
 8003886:	46c0      	nop			(mov r8, r8)
 8003888:	40013800 	.word	0x40013800
 800388c:	2000009c 	.word	0x2000009c
 8003890:	200000a4 	.word	0x200000a4

08003894 <DXL_TX>:




void DXL_TX(u8 data)
{
 8003894:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8003896:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 8003898:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 800389a:	480d      	ldr	r0, [pc, #52]	(80038d0 <DXL_TX+0x3c>)
 800389c:	f000 ff5e 	bl	800475c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable



		USART_SendData(USART1, data);
 80038a0:	b2a4      	uxth	r4, r4

void DXL_TX(u8 data)
{

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80038a2:	480b      	ldr	r0, [pc, #44]	(80038d0 <DXL_TX+0x3c>)
 80038a4:	2110      	movs	r1, #16
 80038a6:	f000 ff57 	bl	8004758 <GPIO_SetBits>



		USART_SendData(USART1, data);
 80038aa:	480a      	ldr	r0, [pc, #40]	(80038d4 <DXL_TX+0x40>)
 80038ac:	4621      	mov	r1, r4
 80038ae:	f002 fbe7 	bl	8006080 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 80038b2:	4808      	ldr	r0, [pc, #32]	(80038d4 <DXL_TX+0x40>)
 80038b4:	2140      	movs	r1, #64
 80038b6:	f002 fc49 	bl	800614c <USART_GetFlagStatus>
 80038ba:	2800      	cmp	r0, #0
 80038bc:	d0f9      	beq.n	80038b2 <DXL_TX+0x1e>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80038be:	2110      	movs	r1, #16
 80038c0:	4803      	ldr	r0, [pc, #12]	(80038d0 <DXL_TX+0x3c>)
 80038c2:	f000 ff4b 	bl	800475c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80038c6:	4802      	ldr	r0, [pc, #8]	(80038d0 <DXL_TX+0x3c>)
 80038c8:	2120      	movs	r1, #32
 80038ca:	f000 ff45 	bl	8004758 <GPIO_SetBits>

}
 80038ce:	bd10      	pop	{r4, pc}
 80038d0:	40010c00 	.word	0x40010c00
 80038d4:	40013800 	.word	0x40013800

080038d8 <DXL_read_byte>:

void DXL_read_byte(u8 devId, u8 add)
{

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 80038d8:	4b1b      	ldr	r3, [pc, #108]	(8003948 <DXL_read_byte+0x70>)
 80038da:	2200      	movs	r2, #0




void DXL_read_byte(u8 devId, u8 add)
{
 80038dc:	b530      	push	{r4, r5, lr}

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 80038de:	601a      	str	r2, [r3, #0]
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 80038e0:	4a1a      	ldr	r2, [pc, #104]	(800394c <DXL_read_byte+0x74>)
 80038e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80038e6:	7013      	strb	r3, [r2, #0]
	DXL_TX_com_buf[1] = 0xff;
 80038e8:	7053      	strb	r3, [r2, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 80038ea:	2304      	movs	r3, #4
 80038ec:	70d3      	strb	r3, [r2, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 80038ee:	2302      	movs	r3, #2
 80038f0:	7113      	strb	r3, [r2, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 80038f2:	2301      	movs	r3, #1
	DXL_RX_buff_index = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 80038f4:	7090      	strb	r0, [r2, #2]
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 80038f6:	7151      	strb	r1, [r2, #5]




void DXL_read_byte(u8 devId, u8 add)
{
 80038f8:	b081      	sub	sp, #4
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 80038fa:	7193      	strb	r3, [r2, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80038fc:	f04f 0e04 	mov.w	lr, #4	; 0x4
 8003900:	2100      	movs	r1, #0
 8003902:	2000      	movs	r0, #0
 8003904:	e006      	b.n	8003914 <DXL_read_byte+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
 8003906:	eb02 0301 	add.w	r3, r2, r1
 800390a:	789b      	ldrb	r3, [r3, #2]
 800390c:	4403      	add	r3, r0
 800390e:	b2d8      	uxtb	r0, r3
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003910:	1c4b      	adds	r3, r1, #1
 8003912:	b2d9      	uxtb	r1, r3
 8003914:	458e      	cmp	lr, r1
 8003916:	f8df c034 	ldr.w	ip, [pc, #52]	; 800394c <DXL_read_byte+0x74>
 800391a:	daf4      	bge.n	8003906 <DXL_read_byte+0x2e>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 800391c:	ea6f 0300 	mvn.w	r3, r0
 8003920:	f88c 3007 	strb.w	r3, [ip, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 8003924:	4b08      	ldr	r3, [pc, #32]	(8003948 <DXL_read_byte+0x70>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 8003926:	2200      	movs	r2, #0
 8003928:	f88c 2008 	strb.w	r2, [ip, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	2400      	movs	r4, #0

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003930:	4665      	mov	r5, ip
 8003932:	5d28      	ldrb	r0, [r5, r4]
 8003934:	3401      	adds	r4, #1
 8003936:	f7ff ffad 	bl	8003894 <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 800393a:	2c08      	cmp	r4, #8
 800393c:	d1f9      	bne.n	8003932 <DXL_read_byte+0x5a>
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	uDelay(100); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 800393e:	2064      	movs	r0, #100
 8003940:	f7ff fe98 	bl	8003674 <uDelay>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 8003944:	b001      	add	sp, #4
 8003946:	bd30      	pop	{r4, r5, pc}
 8003948:	2000009c 	.word	0x2000009c
 800394c:	200000b3 	.word	0x200000b3

08003950 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003950:	b530      	push	{r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003952:	f8df c080 	ldr.w	ip, [pc, #128]	; 80039d4 <DXL_send_word+0x84>
 8003956:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800395a:	f88c 3000 	strb.w	r3, [ip]
	DXL_TX_com_buf[1] = 0xff;
 800395e:	f88c 3001 	strb.w	r3, [ip, #1]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 8003962:	2305      	movs	r3, #5
 8003964:	f88c 3003 	strb.w	r3, [ip, #3]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 8003968:	f88c 2006 	strb.w	r2, [ip, #6]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 800396c:	2303      	movs	r3, #3


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 800396e:	0a12      	lsrs	r2, r2, #8
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 8003970:	f88c 1005 	strb.w	r1, [ip, #5]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 8003974:	f88c 2007 	strb.w	r2, [ip, #7]




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003978:	b081      	sub	sp, #4
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 800397a:	f88c 0002 	strb.w	r0, [ip, #2]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 800397e:	f88c 3004 	strb.w	r3, [ip, #4]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003982:	f04f 0e05 	mov.w	lr, #5	; 0x5
 8003986:	2200      	movs	r2, #0
 8003988:	2100      	movs	r1, #0
 800398a:	e006      	b.n	800399a <DXL_send_word+0x4a>
	{
		checksum += DXL_TX_com_buf[i+2];
 800398c:	eb0c 0302 	add.w	r3, ip, r2
 8003990:	789b      	ldrb	r3, [r3, #2]
 8003992:	440b      	add	r3, r1
 8003994:	b299      	uxth	r1, r3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003996:	1c53      	adds	r3, r2, #1
 8003998:	b29a      	uxth	r2, r3
 800399a:	4596      	cmp	lr, r2
 800399c:	480d      	ldr	r0, [pc, #52]	(80039d4 <DXL_send_word+0x84>)
 800399e:	daf5      	bge.n	800398c <DXL_send_word+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 80039a0:	ea6f 0301 	mvn.w	r3, r1
 80039a4:	7203      	strb	r3, [r0, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 80039a6:	4b0c      	ldr	r3, [pc, #48]	(80039d8 <DXL_send_word+0x88>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 80039a8:	2200      	movs	r2, #0
 80039aa:	7242      	strb	r2, [r0, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	2400      	movs	r4, #0

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 80039b0:	4605      	mov	r5, r0
 80039b2:	5d28      	ldrb	r0, [r5, r4]
 80039b4:	3401      	adds	r4, #1
 80039b6:	f7ff ff6d 	bl	8003894 <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 80039ba:	2c09      	cmp	r4, #9
 80039bc:	d1f9      	bne.n	80039b2 <DXL_send_word+0x62>
 80039be:	2300      	movs	r3, #0
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80039c0:	f241 3288 	movw	r2, #5000	; 0x1388
	{
		asm("nop");
 80039c4:	bf00      	nop
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80039c6:	3301      	adds	r3, #1
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d1fa      	bne.n	80039c4 <DXL_send_word+0x74>
	{
		asm("nop");
	}

}
 80039ce:	b001      	add	sp, #4
 80039d0:	bd30      	pop	{r4, r5, pc}
 80039d2:	46c0      	nop			(mov r8, r8)
 80039d4:	200000b3 	.word	0x200000b3
 80039d8:	2000009c 	.word	0x2000009c

080039dc <init_motors>:
void init_motors()
{



}
 80039dc:	4770      	bx	lr
 80039de:	46c0      	nop			(mov r8, r8)

080039e0 <move_right>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 80039e0:	b510      	push	{r4, lr}
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80039e2:	4c0a      	ldr	r4, [pc, #40]	(8003a0c <move_right+0x2c>)
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 80039e4:	f240 33ff 	movw	r3, #1023	; 0x3ff
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80039e8:	8822      	ldrh	r2, [r4, #0]
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 80039ea:	4298      	cmp	r0, r3
 80039ec:	bf28      	it	cs
 80039ee:	4618      	movcs	r0, r3
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80039f0:	1a12      	subs	r2, r2, r0
 80039f2:	2120      	movs	r1, #32
 80039f4:	200a      	movs	r0, #10
 80039f6:	b292      	uxth	r2, r2
 80039f8:	f7ff ffaa 	bl	8003950 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed ^1024);
 80039fc:	8822      	ldrh	r2, [r4, #0]
 80039fe:	2009      	movs	r0, #9
 8003a00:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
 8003a04:	2120      	movs	r1, #32
 8003a06:	f7ff ffa3 	bl	8003950 <DXL_send_word>

}
 8003a0a:	bd10      	pop	{r4, pc}
 8003a0c:	200000c4 	.word	0x200000c4

08003a10 <move_left>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003a10:	b530      	push	{r4, r5, lr}
 8003a12:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003a16:	4605      	mov	r5, r0
 8003a18:	429d      	cmp	r5, r3
 8003a1a:	bf28      	it	cs
 8003a1c:	461d      	movcs	r5, r3

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003a1e:	4b09      	ldr	r3, [pc, #36]	(8003a44 <move_left+0x34>)

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003a20:	200a      	movs	r0, #10

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003a22:	881c      	ldrh	r4, [r3, #0]

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003a24:	2120      	movs	r1, #32
 8003a26:	4622      	mov	r2, r4
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003a28:	1b64      	subs	r4, r4, r5
 8003a2a:	f484 6480 	eor.w	r4, r4, #1024	; 0x400
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003a2e:	b081      	sub	sp, #4
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003a30:	b2a4      	uxth	r4, r4
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003a32:	f7ff ff8d 	bl	8003950 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003a36:	2009      	movs	r0, #9
 8003a38:	2120      	movs	r1, #32
 8003a3a:	4622      	mov	r2, r4
 8003a3c:	f7ff ff88 	bl	8003950 <DXL_send_word>

}
 8003a40:	b001      	add	sp, #4
 8003a42:	bd30      	pop	{r4, r5, pc}
 8003a44:	200000c4 	.word	0x200000c4

08003a48 <move_backward>:
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
}

void move_backward(u16 speed)
{
 8003a48:	b510      	push	{r4, lr}
 8003a4a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003a4e:	4604      	mov	r4, r0
 8003a50:	429c      	cmp	r4, r3
 8003a52:	bf28      	it	cs
 8003a54:	461c      	movcs	r4, r3
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003a56:	4b08      	ldr	r3, [pc, #32]	(8003a78 <move_backward+0x30>)
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003a58:	4622      	mov	r2, r4
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003a5a:	801c      	strh	r4, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003a5c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003a60:	200a      	movs	r0, #10
 8003a62:	2120      	movs	r1, #32
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003a64:	b2a4      	uxth	r4, r4
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003a66:	f7ff ff73 	bl	8003950 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003a6a:	2009      	movs	r0, #9
 8003a6c:	2120      	movs	r1, #32
 8003a6e:	4622      	mov	r2, r4
 8003a70:	f7ff ff6e 	bl	8003950 <DXL_send_word>

}
 8003a74:	bd10      	pop	{r4, pc}
 8003a76:	46c0      	nop			(mov r8, r8)
 8003a78:	200000c4 	.word	0x200000c4

08003a7c <move_forward>:
	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);

}

void move_forward(u16 speed)
{
 8003a7c:	b510      	push	{r4, lr}
 8003a7e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003a82:	4604      	mov	r4, r0
 8003a84:	429c      	cmp	r4, r3
 8003a86:	bf28      	it	cs
 8003a88:	461c      	movcs	r4, r3
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 8003a8a:	f504 6280 	add.w	r2, r4, #1024	; 0x400
	old_speed = temp; // save speed for "turn" function
 8003a8e:	4b06      	ldr	r3, [pc, #24]	(8003aa8 <move_forward+0x2c>)
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 8003a90:	b292      	uxth	r2, r2
	old_speed = temp; // save speed for "turn" function
 8003a92:	801a      	strh	r2, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
 8003a94:	200a      	movs	r0, #10
 8003a96:	2120      	movs	r1, #32
 8003a98:	f7ff ff5a 	bl	8003950 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 8003a9c:	2009      	movs	r0, #9
 8003a9e:	2120      	movs	r1, #32
 8003aa0:	4622      	mov	r2, r4
 8003aa2:	f7ff ff55 	bl	8003950 <DXL_send_word>
}
 8003aa6:	bd10      	pop	{r4, pc}
 8003aa8:	200000c4 	.word	0x200000c4

08003aac <set_IR_position>:

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 8003aac:	b500      	push	{lr}
 8003aae:	4602      	mov	r2, r0
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 8003ab0:	f240 33ff 	movw	r3, #1023	; 0x3ff

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 8003ab4:	b081      	sub	sp, #4
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	bf28      	it	cs
 8003aba:	461a      	movcs	r2, r3
 8003abc:	2002      	movs	r0, #2
 8003abe:	211e      	movs	r1, #30
 8003ac0:	f7ff ff46 	bl	8003950 <DXL_send_word>

}
 8003ac4:	b001      	add	sp, #4
 8003ac6:	bd00      	pop	{pc}

08003ac8 <isZero>:
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003ac8:	2808      	cmp	r0, #8
 8003aca:	bf98      	it	ls
 8003acc:	2000      	movls	r0, #0
		return ADCres;
	}
	else{
		return 0;
	}
}
 8003ace:	4770      	bx	lr

08003ad0 <init_ADC>:

	return ADCres;
}

void init_ADC()
{
 8003ad0:	b510      	push	{r4, lr}
 8003ad2:	b086      	sub	sp, #24
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);
 8003ad4:	ac01      	add	r4, sp, #4
 8003ad6:	4620      	mov	r0, r4
 8003ad8:	f000 f994 	bl	8003e04 <ADC_StructInit>

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003adc:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003ae0:	2200      	movs	r2, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003ae2:	9303      	str	r3, [sp, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 8003ae4:	481c      	ldr	r0, [pc, #112]	(8003b58 <init_ADC+0x88>)
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003ae6:	2301      	movs	r3, #1

	ADC_Init(ADC1, &ADC_InitStructure);
 8003ae8:	4621      	mov	r1, r4
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003aea:	9201      	str	r2, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8003aec:	f88d 2008 	strb.w	r2, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8003af0:	f88d 2009 	strb.w	r2, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8003af4:	9204      	str	r2, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003af6:	f88d 3014 	strb.w	r3, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 8003afa:	f000 f95f 	bl	8003dbc <ADC_Init>

	/* ADC1 regular channels configuration */
	ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003afe:	2307      	movs	r3, #7
 8003b00:	4815      	ldr	r0, [pc, #84]	(8003b58 <init_ADC+0x88>)
 8003b02:	210a      	movs	r1, #10
 8003b04:	2201      	movs	r2, #1
 8003b06:	f000 f9e1 	bl	8003ecc <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8003b0a:	4813      	ldr	r0, [pc, #76]	(8003b58 <init_ADC+0x88>)
 8003b0c:	f44f 7108 	mov.w	r1, #544	; 0x220
 8003b10:	2201      	movs	r2, #1
 8003b12:	f000 f995 	bl	8003e40 <ADC_ITConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8003b16:	4810      	ldr	r0, [pc, #64]	(8003b58 <init_ADC+0x88>)
 8003b18:	2101      	movs	r1, #1
 8003b1a:	f000 f97d 	bl	8003e18 <ADC_Cmd>

	/* Enable ADC1 reset calibration register */
	/* Check the end of ADC1 reset calibration register */
	ADC_ResetCalibration(ADC1);
 8003b1e:	480e      	ldr	r0, [pc, #56]	(8003b58 <init_ADC+0x88>)
 8003b20:	f000 f99a 	bl	8003e58 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 8003b24:	480c      	ldr	r0, [pc, #48]	(8003b58 <init_ADC+0x88>)
 8003b26:	f000 f99d 	bl	8003e64 <ADC_GetResetCalibrationStatus>
 8003b2a:	2800      	cmp	r0, #0
 8003b2c:	d1fa      	bne.n	8003b24 <init_ADC+0x54>


	/* Start ADC1 calibration */
	/* Check the end of ADC1 calibration */
	ADC_StartCalibration(ADC1);
 8003b2e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003b32:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003b36:	f000 f99b 	bl	8003e70 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 8003b3a:	4807      	ldr	r0, [pc, #28]	(8003b58 <init_ADC+0x88>)
 8003b3c:	f000 f99e 	bl	8003e7c <ADC_GetCalibrationStatus>
 8003b40:	2800      	cmp	r0, #0
 8003b42:	d1fa      	bne.n	8003b3a <init_ADC+0x6a>


	/* Start ADC1 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003b44:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003b48:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	f000 f99b 	bl	8003e88 <ADC_SoftwareStartConvCmd>
}
 8003b52:	b006      	add	sp, #24
 8003b54:	bd10      	pop	{r4, pc}
 8003b56:	46c0      	nop			(mov r8, r8)
 8003b58:	40012400 	.word	0x40012400

08003b5c <sampleADC>:
#include "ADC.h"



u16 sampleADC(u8 ADCnum)
{
 8003b5c:	b510      	push	{r4, lr}
	u16 ADCres = 0;


	switch(ADCnum)
 8003b5e:	2805      	cmp	r0, #5
 8003b60:	f200 8120 	bhi.w	8003da4 <sampleADC+0x248>
 8003b64:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003b68:	00340006 	.word	0x00340006
 8003b6c:	00900062 	.word	0x00900062
 8003b70:	00f600c4 	.word	0x00f600c4
	{
		case NUM_ADC1:

			//TxDString("starting ADC\n\r");
			GPIO_SetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003b74:	488d      	ldr	r0, [pc, #564]	(8003dac <sampleADC+0x250>)
 8003b76:	2101      	movs	r1, #1
 8003b78:	f000 fdee 	bl	8004758 <GPIO_SetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003b7c:	488b      	ldr	r0, [pc, #556]	(8003dac <sampleADC+0x250>)
 8003b7e:	2102      	movs	r1, #2
 8003b80:	f000 fdec 	bl	800475c <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003b84:	488a      	ldr	r0, [pc, #552]	(8003db0 <sampleADC+0x254>)
 8003b86:	2102      	movs	r1, #2
 8003b88:	f000 fde8 	bl	800475c <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003b8c:	4888      	ldr	r0, [pc, #544]	(8003db0 <sampleADC+0x254>)
 8003b8e:	2104      	movs	r1, #4
 8003b90:	f000 fde4 	bl	800475c <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003b94:	2201      	movs	r2, #1
 8003b96:	2307      	movs	r3, #7
 8003b98:	210a      	movs	r1, #10
 8003b9a:	4886      	ldr	r0, [pc, #536]	(8003db4 <sampleADC+0x258>)
 8003b9c:	f000 f996 	bl	8003ecc <ADC_RegularChannelConfig>

			uDelay(30);
 8003ba0:	201e      	movs	r0, #30
 8003ba2:	f7ff fd67 	bl	8003674 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	4882      	ldr	r0, [pc, #520]	(8003db4 <sampleADC+0x258>)
 8003baa:	f000 f96d 	bl	8003e88 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003bae:	2005      	movs	r0, #5
 8003bb0:	f7ff fd60 	bl	8003674 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003bb4:	487f      	ldr	r0, [pc, #508]	(8003db4 <sampleADC+0x258>)
 8003bb6:	f000 f9df 	bl	8003f78 <ADC_GetConversionValue>
 8003bba:	4604      	mov	r4, r0

			ADCres = isZero(ADCres);


			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003bbc:	2101      	movs	r1, #1
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003bbe:	2808      	cmp	r0, #8
 8003bc0:	bf98      	it	ls
 8003bc2:	2400      	movls	r4, #0
			ADCres = (ADC_GetConversionValue(ADC1));

			ADCres = isZero(ADCres);


			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003bc4:	4879      	ldr	r0, [pc, #484]	(8003dac <sampleADC+0x250>)
 8003bc6:	f000 fdc9 	bl	800475c <GPIO_ResetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003bca:	4878      	ldr	r0, [pc, #480]	(8003dac <sampleADC+0x250>)
 8003bcc:	2102      	movs	r1, #2
 8003bce:	e08c      	b.n	8003cea <sampleADC+0x18e>
			break;

		case NUM_ADC2:


			GPIO_SetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003bd0:	4876      	ldr	r0, [pc, #472]	(8003dac <sampleADC+0x250>)
 8003bd2:	2104      	movs	r1, #4
 8003bd4:	f000 fdc0 	bl	8004758 <GPIO_SetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003bd8:	4874      	ldr	r0, [pc, #464]	(8003dac <sampleADC+0x250>)
 8003bda:	2108      	movs	r1, #8
 8003bdc:	f000 fdbe 	bl	800475c <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003be0:	4873      	ldr	r0, [pc, #460]	(8003db0 <sampleADC+0x254>)
 8003be2:	2102      	movs	r1, #2
 8003be4:	f000 fdb8 	bl	8004758 <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003be8:	4871      	ldr	r0, [pc, #452]	(8003db0 <sampleADC+0x254>)
 8003bea:	2104      	movs	r1, #4
 8003bec:	f000 fdb6 	bl	800475c <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	2307      	movs	r3, #7
 8003bf4:	210a      	movs	r1, #10
 8003bf6:	486f      	ldr	r0, [pc, #444]	(8003db4 <sampleADC+0x258>)
 8003bf8:	f000 f968 	bl	8003ecc <ADC_RegularChannelConfig>

			uDelay(30);
 8003bfc:	201e      	movs	r0, #30
 8003bfe:	f7ff fd39 	bl	8003674 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003c02:	2101      	movs	r1, #1
 8003c04:	486b      	ldr	r0, [pc, #428]	(8003db4 <sampleADC+0x258>)
 8003c06:	f000 f93f 	bl	8003e88 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003c0a:	2005      	movs	r0, #5
 8003c0c:	f7ff fd32 	bl	8003674 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c10:	4868      	ldr	r0, [pc, #416]	(8003db4 <sampleADC+0x258>)
 8003c12:	f000 f9b1 	bl	8003f78 <ADC_GetConversionValue>
 8003c16:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003c18:	2104      	movs	r1, #4
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003c1a:	2808      	cmp	r0, #8
 8003c1c:	bf98      	it	ls
 8003c1e:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003c20:	4862      	ldr	r0, [pc, #392]	(8003dac <sampleADC+0x250>)
 8003c22:	f000 fd9b 	bl	800475c <GPIO_ResetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003c26:	4861      	ldr	r0, [pc, #388]	(8003dac <sampleADC+0x250>)
 8003c28:	2108      	movs	r1, #8
 8003c2a:	e05e      	b.n	8003cea <sampleADC+0x18e>
			break;

		case NUM_ADC3:

			
			GPIO_SetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003c2c:	4860      	ldr	r0, [pc, #384]	(8003db0 <sampleADC+0x254>)
 8003c2e:	2140      	movs	r1, #64
 8003c30:	f000 fd92 	bl	8004758 <GPIO_SetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003c34:	485e      	ldr	r0, [pc, #376]	(8003db0 <sampleADC+0x254>)
 8003c36:	2180      	movs	r1, #128
 8003c38:	f000 fd90 	bl	800475c <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003c3c:	485c      	ldr	r0, [pc, #368]	(8003db0 <sampleADC+0x254>)
 8003c3e:	2102      	movs	r1, #2
 8003c40:	f000 fd8c 	bl	800475c <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003c44:	485a      	ldr	r0, [pc, #360]	(8003db0 <sampleADC+0x254>)
 8003c46:	2104      	movs	r1, #4
 8003c48:	f000 fd86 	bl	8004758 <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	2307      	movs	r3, #7
 8003c50:	210a      	movs	r1, #10
 8003c52:	4858      	ldr	r0, [pc, #352]	(8003db4 <sampleADC+0x258>)
 8003c54:	f000 f93a 	bl	8003ecc <ADC_RegularChannelConfig>

			uDelay(30);
 8003c58:	201e      	movs	r0, #30
 8003c5a:	f7ff fd0b 	bl	8003674 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003c5e:	2101      	movs	r1, #1
 8003c60:	4854      	ldr	r0, [pc, #336]	(8003db4 <sampleADC+0x258>)
 8003c62:	f000 f911 	bl	8003e88 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003c66:	2005      	movs	r0, #5
 8003c68:	f7ff fd04 	bl	8003674 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c6c:	4851      	ldr	r0, [pc, #324]	(8003db4 <sampleADC+0x258>)
 8003c6e:	f000 f983 	bl	8003f78 <ADC_GetConversionValue>
 8003c72:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003c74:	2140      	movs	r1, #64
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003c76:	2808      	cmp	r0, #8
 8003c78:	bf98      	it	ls
 8003c7a:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003c7c:	484c      	ldr	r0, [pc, #304]	(8003db0 <sampleADC+0x254>)
 8003c7e:	f000 fd6d 	bl	800475c <GPIO_ResetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003c82:	484b      	ldr	r0, [pc, #300]	(8003db0 <sampleADC+0x254>)
 8003c84:	2180      	movs	r1, #128
 8003c86:	e030      	b.n	8003cea <sampleADC+0x18e>

			break;

		case NUM_ADC4:

			GPIO_SetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003c88:	4849      	ldr	r0, [pc, #292]	(8003db0 <sampleADC+0x254>)
 8003c8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c8e:	f000 fd63 	bl	8004758 <GPIO_SetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003c92:	4847      	ldr	r0, [pc, #284]	(8003db0 <sampleADC+0x254>)
 8003c94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c98:	f000 fd60 	bl	800475c <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003c9c:	4844      	ldr	r0, [pc, #272]	(8003db0 <sampleADC+0x254>)
 8003c9e:	2102      	movs	r1, #2
 8003ca0:	f000 fd5c 	bl	800475c <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003ca4:	4842      	ldr	r0, [pc, #264]	(8003db0 <sampleADC+0x254>)
 8003ca6:	2104      	movs	r1, #4
 8003ca8:	f000 fd58 	bl	800475c <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003cac:	2201      	movs	r2, #1
 8003cae:	2307      	movs	r3, #7
 8003cb0:	2105      	movs	r1, #5
 8003cb2:	4840      	ldr	r0, [pc, #256]	(8003db4 <sampleADC+0x258>)
 8003cb4:	f000 f90a 	bl	8003ecc <ADC_RegularChannelConfig>

			uDelay(30);
 8003cb8:	201e      	movs	r0, #30
 8003cba:	f7ff fcdb 	bl	8003674 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003cbe:	2101      	movs	r1, #1
 8003cc0:	483c      	ldr	r0, [pc, #240]	(8003db4 <sampleADC+0x258>)
 8003cc2:	f000 f8e1 	bl	8003e88 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003cc6:	2005      	movs	r0, #5
 8003cc8:	f7ff fcd4 	bl	8003674 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003ccc:	4839      	ldr	r0, [pc, #228]	(8003db4 <sampleADC+0x258>)
 8003cce:	f000 f953 	bl	8003f78 <ADC_GetConversionValue>
 8003cd2:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003cd4:	f44f 7180 	mov.w	r1, #256	; 0x100
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003cd8:	2808      	cmp	r0, #8
 8003cda:	bf98      	it	ls
 8003cdc:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003cde:	4834      	ldr	r0, [pc, #208]	(8003db0 <sampleADC+0x254>)
 8003ce0:	f000 fd3c 	bl	800475c <GPIO_ResetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003ce4:	4832      	ldr	r0, [pc, #200]	(8003db0 <sampleADC+0x254>)
 8003ce6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cea:	f000 fd37 	bl	800475c <GPIO_ResetBits>
 8003cee:	e05a      	b.n	8003da6 <sampleADC+0x24a>

			break;

		case NUM_ADC5:

			GPIO_SetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003cf0:	482e      	ldr	r0, [pc, #184]	(8003dac <sampleADC+0x250>)
 8003cf2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003cf6:	f000 fd2f 	bl	8004758 <GPIO_SetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003cfa:	482c      	ldr	r0, [pc, #176]	(8003dac <sampleADC+0x250>)
 8003cfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d00:	f000 fd2c 	bl	800475c <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003d04:	482a      	ldr	r0, [pc, #168]	(8003db0 <sampleADC+0x254>)
 8003d06:	2102      	movs	r1, #2
 8003d08:	f000 fd26 	bl	8004758 <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003d0c:	4828      	ldr	r0, [pc, #160]	(8003db0 <sampleADC+0x254>)
 8003d0e:	2104      	movs	r1, #4
 8003d10:	f000 fd24 	bl	800475c <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003d14:	2201      	movs	r2, #1
 8003d16:	2307      	movs	r3, #7
 8003d18:	2105      	movs	r1, #5
 8003d1a:	4826      	ldr	r0, [pc, #152]	(8003db4 <sampleADC+0x258>)
 8003d1c:	f000 f8d6 	bl	8003ecc <ADC_RegularChannelConfig>

			uDelay(30);
 8003d20:	201e      	movs	r0, #30
 8003d22:	f7ff fca7 	bl	8003674 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003d26:	2101      	movs	r1, #1
 8003d28:	4822      	ldr	r0, [pc, #136]	(8003db4 <sampleADC+0x258>)
 8003d2a:	f000 f8ad 	bl	8003e88 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003d2e:	2005      	movs	r0, #5
 8003d30:	f7ff fca0 	bl	8003674 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003d34:	481f      	ldr	r0, [pc, #124]	(8003db4 <sampleADC+0x258>)
 8003d36:	f000 f91f 	bl	8003f78 <ADC_GetConversionValue>
 8003d3a:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003d3c:	f44f 7180 	mov.w	r1, #256	; 0x100
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003d40:	2808      	cmp	r0, #8
 8003d42:	bf98      	it	ls
 8003d44:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003d46:	4819      	ldr	r0, [pc, #100]	(8003dac <sampleADC+0x250>)
 8003d48:	f000 fd08 	bl	800475c <GPIO_ResetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003d4c:	4817      	ldr	r0, [pc, #92]	(8003dac <sampleADC+0x250>)
 8003d4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d52:	e7ca      	b.n	8003cea <sampleADC+0x18e>

			break;

		case NUM_ADC6:

			GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003d54:	4818      	ldr	r0, [pc, #96]	(8003db8 <sampleADC+0x25c>)
 8003d56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d5a:	f000 fcfd 	bl	8004758 <GPIO_SetBits>
			GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 8003d5e:	4816      	ldr	r0, [pc, #88]	(8003db8 <sampleADC+0x25c>)
 8003d60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d64:	f000 fcfa 	bl	800475c <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003d68:	2102      	movs	r1, #2
 8003d6a:	4811      	ldr	r0, [pc, #68]	(8003db0 <sampleADC+0x254>)
 8003d6c:	f000 fcf6 	bl	800475c <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003d70:	2104      	movs	r1, #4
 8003d72:	480f      	ldr	r0, [pc, #60]	(8003db0 <sampleADC+0x254>)
 8003d74:	f000 fcf0 	bl	8004758 <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003d78:	2201      	movs	r2, #1
 8003d7a:	2307      	movs	r3, #7
 8003d7c:	2105      	movs	r1, #5
 8003d7e:	480d      	ldr	r0, [pc, #52]	(8003db4 <sampleADC+0x258>)
 8003d80:	f000 f8a4 	bl	8003ecc <ADC_RegularChannelConfig>

			uDelay(30);
 8003d84:	201e      	movs	r0, #30
 8003d86:	f7ff fc75 	bl	8003674 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003d8a:	2101      	movs	r1, #1
 8003d8c:	4809      	ldr	r0, [pc, #36]	(8003db4 <sampleADC+0x258>)
 8003d8e:	f000 f87b 	bl	8003e88 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(7);
 8003d92:	2007      	movs	r0, #7
 8003d94:	f7ff fc6e 	bl	8003674 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003d98:	4806      	ldr	r0, [pc, #24]	(8003db4 <sampleADC+0x258>)
 8003d9a:	f000 f8ed 	bl	8003f78 <ADC_GetConversionValue>
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003d9e:	2808      	cmp	r0, #8
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(7);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003da0:	4604      	mov	r4, r0
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 0x0008){
 8003da2:	d800      	bhi.n	8003da6 <sampleADC+0x24a>
 8003da4:	2400      	movs	r4, #0
			break;

	}

	return ADCres;
}
 8003da6:	4620      	mov	r0, r4
 8003da8:	bd10      	pop	{r4, pc}
 8003daa:	46c0      	nop			(mov r8, r8)
 8003dac:	40010800 	.word	0x40010800
 8003db0:	40011000 	.word	0x40011000
 8003db4:	40012400 	.word	0x40012400
 8003db8:	40010c00 	.word	0x40010c00

08003dbc <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003dbc:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003dbe:	680a      	ldr	r2, [r1, #0]
 8003dc0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003dc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	790a      	ldrb	r2, [r1, #4]
 8003dcc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003dd0:	6043      	str	r3, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003dd2:	68cb      	ldr	r3, [r1, #12]
 8003dd4:	688a      	ldr	r2, [r1, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003dd6:	f8d0 c008 	ldr.w	ip, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	4b08      	ldr	r3, [pc, #32]	(8003e00 <ADC_Init+0x44>)
 8003dde:	ea0c 0303 	and.w	r3, ip, r3
 8003de2:	431a      	orrs	r2, r3
 8003de4:	794b      	ldrb	r3, [r1, #5]
 8003de6:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003dea:	6082      	str	r2, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003dec:	7c0b      	ldrb	r3, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003dee:	6ac2      	ldr	r2, [r0, #44]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003df0:	3b01      	subs	r3, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003df2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003dfc:	62c2      	str	r2, [r0, #44]
}
 8003dfe:	4770      	bx	lr
 8003e00:	fff1f7fd 	.word	0xfff1f7fd

08003e04 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003e04:	2300      	movs	r3, #0
 8003e06:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8003e08:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003e0a:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003e0c:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003e0e:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003e10:	2301      	movs	r3, #1
 8003e12:	7403      	strb	r3, [r0, #16]
}
 8003e14:	4770      	bx	lr
 8003e16:	46c0      	nop			(mov r8, r8)

08003e18 <ADC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e18:	b119      	cbz	r1, 8003e22 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003e1a:	6883      	ldr	r3, [r0, #8]
 8003e1c:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003e20:	e002      	b.n	8003e28 <ADC_Cmd+0x10>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8003e22:	6883      	ldr	r3, [r0, #8]
 8003e24:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8003e28:	6083      	str	r3, [r0, #8]
  }
}
 8003e2a:	4770      	bx	lr

08003e2c <ADC_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e2c:	b119      	cbz	r1, 8003e36 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003e2e:	6883      	ldr	r3, [r0, #8]
 8003e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e34:	e002      	b.n	8003e3c <ADC_DMACmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8003e36:	6883      	ldr	r3, [r0, #8]
 8003e38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e3c:	6083      	str	r3, [r0, #8]
  }
}
 8003e3e:	4770      	bx	lr

08003e40 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8003e40:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
 8003e42:	b11a      	cbz	r2, 8003e4c <ADC_ITConfig+0xc>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003e44:	6843      	ldr	r3, [r0, #4]
 8003e46:	ea41 0303 	orr.w	r3, r1, r3
 8003e4a:	e002      	b.n	8003e52 <ADC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8003e4c:	6843      	ldr	r3, [r0, #4]
 8003e4e:	ea23 0301 	bic.w	r3, r3, r1
 8003e52:	6043      	str	r3, [r0, #4]
  }
}
 8003e54:	4770      	bx	lr
 8003e56:	46c0      	nop			(mov r8, r8)

08003e58 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003e58:	6883      	ldr	r3, [r0, #8]
 8003e5a:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8003e5e:	6083      	str	r3, [r0, #8]
}
 8003e60:	4770      	bx	lr
 8003e62:	46c0      	nop			(mov r8, r8)

08003e64 <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8003e64:	6880      	ldr	r0, [r0, #8]
 8003e66:	08c0      	lsrs	r0, r0, #3
 8003e68:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8003e6c:	4770      	bx	lr
 8003e6e:	46c0      	nop			(mov r8, r8)

08003e70 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003e70:	6883      	ldr	r3, [r0, #8]
 8003e72:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8003e76:	6083      	str	r3, [r0, #8]
}
 8003e78:	4770      	bx	lr
 8003e7a:	46c0      	nop			(mov r8, r8)

08003e7c <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8003e7c:	6880      	ldr	r0, [r0, #8]
 8003e7e:	0880      	lsrs	r0, r0, #2
 8003e80:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8003e84:	4770      	bx	lr
 8003e86:	46c0      	nop			(mov r8, r8)

08003e88 <ADC_SoftwareStartConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e88:	b119      	cbz	r1, 8003e92 <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003e8a:	6883      	ldr	r3, [r0, #8]
 8003e8c:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8003e90:	e002      	b.n	8003e98 <ADC_SoftwareStartConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003e92:	6883      	ldr	r3, [r0, #8]
 8003e94:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8003e98:	6083      	str	r3, [r0, #8]
  }
}
 8003e9a:	4770      	bx	lr

08003e9c <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8003e9c:	6880      	ldr	r0, [r0, #8]
 8003e9e:	0d80      	lsrs	r0, r0, #22
 8003ea0:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8003ea4:	4770      	bx	lr
 8003ea6:	46c0      	nop			(mov r8, r8)

08003ea8 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8003ea8:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003eaa:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8003eac:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003eb0:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8003eb4:	6043      	str	r3, [r0, #4]
}
 8003eb6:	4770      	bx	lr

08003eb8 <ADC_DiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003eb8:	b119      	cbz	r1, 8003ec2 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003eba:	6843      	ldr	r3, [r0, #4]
 8003ebc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ec0:	e002      	b.n	8003ec8 <ADC_DiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8003ec2:	6843      	ldr	r3, [r0, #4]
 8003ec4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ec8:	6043      	str	r3, [r0, #4]
  }
}
 8003eca:	4770      	bx	lr

08003ecc <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003ecc:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003ece:	b530      	push	{r4, r5, lr}
 8003ed0:	4694      	mov	ip, r2
 8003ed2:	460c      	mov	r4, r1
 8003ed4:	461d      	mov	r5, r3
 8003ed6:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003eda:	d90b      	bls.n	8003ef4 <ADC_RegularChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003edc:	1912      	adds	r2, r2, r4
 8003ede:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003ee0:	2307      	movs	r3, #7
 8003ee2:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003ee4:	fa15 f202 	lsls.w	r2, r5, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003ee8:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003eea:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003eee:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003ef0:	60c1      	str	r1, [r0, #12]
 8003ef2:	e009      	b.n	8003f08 <ADC_RegularChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003ef4:	1912      	adds	r2, r2, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003ef6:	2307      	movs	r3, #7
 8003ef8:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003efa:	fa15 f202 	lsls.w	r2, r5, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003efe:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f00:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f04:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003f06:	6101      	str	r1, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003f08:	f1bc 0f06 	cmp.w	ip, #6	; 0x6
 8003f0c:	d80c      	bhi.n	8003f28 <ADC_RegularChannelConfig+0x5c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8003f0e:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 8003f12:	3a05      	subs	r2, #5
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f14:	231f      	movs	r3, #31
 8003f16:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f18:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8003f1c:	6b41      	ldr	r1, [r0, #52]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f1e:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f22:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003f24:	6341      	str	r1, [r0, #52]
 8003f26:	e01b      	b.n	8003f60 <ADC_RegularChannelConfig+0x94>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003f28:	f1bc 0f0c 	cmp.w	ip, #12	; 0xc
 8003f2c:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8003f30:	d80b      	bhi.n	8003f4a <ADC_RegularChannelConfig+0x7e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003f32:	4462      	add	r2, ip
 8003f34:	3a23      	subs	r2, #35
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f36:	231f      	movs	r3, #31
 8003f38:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f3a:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003f3e:	6b01      	ldr	r1, [r0, #48]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f40:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f44:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003f46:	6301      	str	r1, [r0, #48]
 8003f48:	e00a      	b.n	8003f60 <ADC_RegularChannelConfig+0x94>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003f4a:	4462      	add	r2, ip
 8003f4c:	3a41      	subs	r2, #65
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f4e:	231f      	movs	r3, #31
 8003f50:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f52:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003f56:	6ac1      	ldr	r1, [r0, #44]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f58:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f5c:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8003f5e:	62c1      	str	r1, [r0, #44]
  }
}
 8003f60:	bd30      	pop	{r4, r5, pc}
 8003f62:	46c0      	nop			(mov r8, r8)

08003f64 <ADC_ExternalTrigConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003f64:	b119      	cbz	r1, 8003f6e <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003f66:	6883      	ldr	r3, [r0, #8]
 8003f68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f6c:	e002      	b.n	8003f74 <ADC_ExternalTrigConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8003f6e:	6883      	ldr	r3, [r0, #8]
 8003f70:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003f74:	6083      	str	r3, [r0, #8]
  }
}
 8003f76:	4770      	bx	lr

08003f78 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8003f78:	6cc0      	ldr	r0, [r0, #76]
 8003f7a:	b280      	uxth	r0, r0
}
 8003f7c:	4770      	bx	lr
 8003f7e:	46c0      	nop			(mov r8, r8)

08003f80 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8003f80:	4b01      	ldr	r3, [pc, #4]	(8003f88 <ADC_GetDualModeConversionValue+0x8>)
 8003f82:	6818      	ldr	r0, [r3, #0]
}
 8003f84:	4770      	bx	lr
 8003f86:	46c0      	nop			(mov r8, r8)
 8003f88:	4001244c 	.word	0x4001244c

08003f8c <ADC_AutoInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003f8c:	b119      	cbz	r1, 8003f96 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003f8e:	6843      	ldr	r3, [r0, #4]
 8003f90:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f94:	e002      	b.n	8003f9c <ADC_AutoInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003f96:	6843      	ldr	r3, [r0, #4]
 8003f98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f9c:	6043      	str	r3, [r0, #4]
  }
}
 8003f9e:	4770      	bx	lr

08003fa0 <ADC_InjectedDiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003fa0:	b119      	cbz	r1, 8003faa <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003fa2:	6843      	ldr	r3, [r0, #4]
 8003fa4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003fa8:	e002      	b.n	8003fb0 <ADC_InjectedDiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003faa:	6843      	ldr	r3, [r0, #4]
 8003fac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fb0:	6043      	str	r3, [r0, #4]
  }
}
 8003fb2:	4770      	bx	lr

08003fb4 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003fb4:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8003fb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8003fba:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003fbc:	6081      	str	r1, [r0, #8]
}
 8003fbe:	4770      	bx	lr

08003fc0 <ADC_ExternalTrigInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003fc0:	b119      	cbz	r1, 8003fca <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003fc2:	6883      	ldr	r3, [r0, #8]
 8003fc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fc8:	e002      	b.n	8003fd0 <ADC_ExternalTrigInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8003fca:	6883      	ldr	r3, [r0, #8]
 8003fcc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fd0:	6083      	str	r3, [r0, #8]
  }
}
 8003fd2:	4770      	bx	lr

08003fd4 <ADC_SoftwareStartInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003fd4:	b119      	cbz	r1, 8003fde <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003fd6:	6883      	ldr	r3, [r0, #8]
 8003fd8:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8003fdc:	e002      	b.n	8003fe4 <ADC_SoftwareStartInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8003fde:	6883      	ldr	r3, [r0, #8]
 8003fe0:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8003fe4:	6083      	str	r3, [r0, #8]
  }
}
 8003fe6:	4770      	bx	lr

08003fe8 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8003fe8:	6880      	ldr	r0, [r0, #8]
 8003fea:	0d40      	lsrs	r0, r0, #21
 8003fec:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8003ff0:	4770      	bx	lr
 8003ff2:	46c0      	nop			(mov r8, r8)

08003ff4 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003ff4:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003ff6:	b530      	push	{r4, r5, lr}
 8003ff8:	468c      	mov	ip, r1
 8003ffa:	4615      	mov	r5, r2
 8003ffc:	461c      	mov	r4, r3
 8003ffe:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8004002:	d90b      	bls.n	800401c <ADC_InjectedChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8004004:	4462      	add	r2, ip
 8004006:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004008:	2307      	movs	r3, #7
 800400a:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 800400c:	fa14 f202 	lsls.w	r2, r4, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8004010:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004012:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8004016:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8004018:	60c1      	str	r1, [r0, #12]
 800401a:	e009      	b.n	8004030 <ADC_InjectedChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 800401c:	4462      	add	r2, ip
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 800401e:	2307      	movs	r3, #7
 8004020:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8004022:	fa14 f202 	lsls.w	r2, r4, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8004026:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004028:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 800402c:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800402e:	6101      	str	r1, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8004030:	6b83      	ldr	r3, [r0, #56]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8004032:	211f      	movs	r1, #31
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8004034:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8004038:	ea6f 5212 	mvn.w	r2, r2, lsr #20
 800403c:	442a      	add	r2, r5
 800403e:	3203      	adds	r2, #3
 8004040:	b2d2      	uxtb	r2, r2
 8004042:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8004046:	4091      	lsls	r1, r2
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8004048:	fa0c f202 	lsl.w	r2, ip, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 800404c:	ea23 0301 	bic.w	r3, r3, r1
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8004050:	4313      	orrs	r3, r2
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8004052:	6383      	str	r3, [r0, #56]
}
 8004054:	bd30      	pop	{r4, r5, pc}
 8004056:	46c0      	nop			(mov r8, r8)

08004058 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8004058:	6b83      	ldr	r3, [r0, #56]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 800405a:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 800405c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8004060:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8004064:	6383      	str	r3, [r0, #56]
}
 8004066:	4770      	bx	lr

08004068 <ADC_SetInjectedOffset>:
*                    This parameter must be a 12bit value.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset)
{
 8004068:	b082      	sub	sp, #8
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 800406a:	500a      	str	r2, [r1, r0]
}
 800406c:	b002      	add	sp, #8
 800406e:	4770      	bx	lr

08004070 <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 8004070:	b082      	sub	sp, #8
 8004072:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8004074:	3028      	adds	r0, #40
 8004076:	5840      	ldr	r0, [r0, r1]
 8004078:	b280      	uxth	r0, r0
}
 800407a:	b002      	add	sp, #8
 800407c:	4770      	bx	lr
 800407e:	46c0      	nop			(mov r8, r8)

08004080 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8004080:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8004082:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004086:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 800408a:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 800408c:	6041      	str	r1, [r0, #4]
}
 800408e:	4770      	bx	lr

08004090 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8004090:	6241      	str	r1, [r0, #36]
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8004092:	6282      	str	r2, [r0, #40]
}
 8004094:	4770      	bx	lr
 8004096:	46c0      	nop			(mov r8, r8)

08004098 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8004098:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 800409a:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 800409e:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 80040a0:	6041      	str	r1, [r0, #4]
}
 80040a2:	4770      	bx	lr

080040a4 <ADC_TempSensorVrefintCmd>:
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80040a4:	b120      	cbz	r0, 80040b0 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 80040a6:	4a05      	ldr	r2, [pc, #20]	(80040bc <ADC_TempSensorVrefintCmd+0x18>)
 80040a8:	6893      	ldr	r3, [r2, #8]
 80040aa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80040ae:	e003      	b.n	80040b8 <ADC_TempSensorVrefintCmd+0x14>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 80040b0:	4a02      	ldr	r2, [pc, #8]	(80040bc <ADC_TempSensorVrefintCmd+0x18>)
 80040b2:	6893      	ldr	r3, [r2, #8]
 80040b4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80040b8:	6093      	str	r3, [r2, #8]
  }
}
 80040ba:	4770      	bx	lr
 80040bc:	40012400 	.word	0x40012400

080040c0 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 80040c0:	6803      	ldr	r3, [r0, #0]
 80040c2:	4219      	tst	r1, r3
 80040c4:	bf0c      	ite	eq
 80040c6:	2000      	moveq	r0, #0
 80040c8:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 80040ca:	4770      	bx	lr

080040cc <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 80040cc:	ea6f 0101 	mvn.w	r1, r1
 80040d0:	6001      	str	r1, [r0, #0]
}
 80040d2:	4770      	bx	lr

080040d4 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 80040d4:	6842      	ldr	r2, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 80040d6:	6803      	ldr	r3, [r0, #0]
 80040d8:	ea13 2311 	ands.w	r3, r3, r1, lsr #8
 80040dc:	d101      	bne.n	80040e2 <ADC_GetITStatus+0xe>
 80040de:	2000      	movs	r0, #0
 80040e0:	e004      	b.n	80040ec <ADC_GetITStatus+0x18>
 80040e2:	b2cb      	uxtb	r3, r1
 80040e4:	4213      	tst	r3, r2
 80040e6:	bf0c      	ite	eq
 80040e8:	2000      	moveq	r0, #0
 80040ea:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 80040ec:	4770      	bx	lr
 80040ee:	46c0      	nop			(mov r8, r8)

080040f0 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 80040f0:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 80040f4:	6001      	str	r1, [r0, #0]
}
 80040f6:	4770      	bx	lr

080040f8 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 80040f8:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 80040fa:	4b14      	ldr	r3, [pc, #80]	(800414c <ADC_DeInit+0x54>)
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 80040fc:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 80040fe:	4298      	cmp	r0, r3
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8004100:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8004102:	d00f      	beq.n	8004124 <ADC_DeInit+0x2c>
 8004104:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8004108:	4298      	cmp	r0, r3
 800410a:	d013      	beq.n	8004134 <ADC_DeInit+0x3c>
 800410c:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8004110:	4298      	cmp	r0, r3
 8004112:	d119      	bne.n	8004148 <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8004114:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004118:	2101      	movs	r1, #1
 800411a:	f000 ff8d 	bl	8005038 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 800411e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004122:	e00e      	b.n	8004142 <ADC_DeInit+0x4a>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8004124:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004128:	2101      	movs	r1, #1
 800412a:	f000 ff85 	bl	8005038 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 800412e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004132:	e006      	b.n	8004142 <ADC_DeInit+0x4a>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8004134:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004138:	2101      	movs	r1, #1
 800413a:	f000 ff7d 	bl	8005038 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 800413e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004142:	2100      	movs	r1, #0
 8004144:	f000 ff78 	bl	8005038 <RCC_APB2PeriphResetCmd>
      break; 

    default:
      break;
  }
}
 8004148:	b003      	add	sp, #12
 800414a:	bd00      	pop	{pc}
 800414c:	40012800 	.word	0x40012800

08004150 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8004150:	4a04      	ldr	r2, [pc, #16]	(8004164 <FLASH_SetLatency+0x14>)
 8004152:	6813      	ldr	r3, [r2, #0]
 8004154:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004158:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 800415a:	6813      	ldr	r3, [r2, #0]
 800415c:	4318      	orrs	r0, r3
 800415e:	6010      	str	r0, [r2, #0]
}
 8004160:	4770      	bx	lr
 8004162:	46c0      	nop			(mov r8, r8)
 8004164:	40022000 	.word	0x40022000

08004168 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8004168:	4a04      	ldr	r2, [pc, #16]	(800417c <FLASH_HalfCycleAccessCmd+0x14>)
 800416a:	6813      	ldr	r3, [r2, #0]
 800416c:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8004170:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8004172:	6813      	ldr	r3, [r2, #0]
 8004174:	4318      	orrs	r0, r3
 8004176:	6010      	str	r0, [r2, #0]
}
 8004178:	4770      	bx	lr
 800417a:	46c0      	nop			(mov r8, r8)
 800417c:	40022000 	.word	0x40022000

08004180 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8004180:	4a04      	ldr	r2, [pc, #16]	(8004194 <FLASH_PrefetchBufferCmd+0x14>)
 8004182:	6813      	ldr	r3, [r2, #0]
 8004184:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004188:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800418a:	6813      	ldr	r3, [r2, #0]
 800418c:	4318      	orrs	r0, r3
 800418e:	6010      	str	r0, [r2, #0]
}
 8004190:	4770      	bx	lr
 8004192:	46c0      	nop			(mov r8, r8)
 8004194:	40022000 	.word	0x40022000

08004198 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8004198:	4b03      	ldr	r3, [pc, #12]	(80041a8 <FLASH_Unlock+0x10>)
 800419a:	4a04      	ldr	r2, [pc, #16]	(80041ac <FLASH_Unlock+0x14>)
 800419c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800419e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80041a2:	605a      	str	r2, [r3, #4]
}
 80041a4:	4770      	bx	lr
 80041a6:	46c0      	nop			(mov r8, r8)
 80041a8:	40022000 	.word	0x40022000
 80041ac:	45670123 	.word	0x45670123

080041b0 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 80041b0:	4a02      	ldr	r2, [pc, #8]	(80041bc <FLASH_Lock+0xc>)
 80041b2:	6913      	ldr	r3, [r2, #16]
 80041b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041b8:	6113      	str	r3, [r2, #16]
}
 80041ba:	4770      	bx	lr
 80041bc:	40022000 	.word	0x40022000

080041c0 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 80041c0:	4b01      	ldr	r3, [pc, #4]	(80041c8 <FLASH_GetUserOptionByte+0x8>)
 80041c2:	69d8      	ldr	r0, [r3, #28]
 80041c4:	0880      	lsrs	r0, r0, #2
}
 80041c6:	4770      	bx	lr
 80041c8:	40022000 	.word	0x40022000

080041cc <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 80041cc:	4b01      	ldr	r3, [pc, #4]	(80041d4 <FLASH_GetWriteProtectionOptionByte+0x8>)
 80041ce:	6a18      	ldr	r0, [r3, #32]
}
 80041d0:	4770      	bx	lr
 80041d2:	46c0      	nop			(mov r8, r8)
 80041d4:	40022000 	.word	0x40022000

080041d8 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 80041d8:	4b02      	ldr	r3, [pc, #8]	(80041e4 <FLASH_GetReadOutProtectionStatus+0xc>)
 80041da:	69d8      	ldr	r0, [r3, #28]
 80041dc:	0840      	lsrs	r0, r0, #1
 80041de:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 80041e2:	4770      	bx	lr
 80041e4:	40022000 	.word	0x40022000

080041e8 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 80041e8:	4b02      	ldr	r3, [pc, #8]	(80041f4 <FLASH_GetPrefetchBufferStatus+0xc>)
 80041ea:	6818      	ldr	r0, [r3, #0]
 80041ec:	0940      	lsrs	r0, r0, #5
 80041ee:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80041f2:	4770      	bx	lr
 80041f4:	40022000 	.word	0x40022000

080041f8 <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 80041f8:	b121      	cbz	r1, 8004204 <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80041fa:	4a05      	ldr	r2, [pc, #20]	(8004210 <FLASH_ITConfig+0x18>)
 80041fc:	6913      	ldr	r3, [r2, #16]
 80041fe:	ea40 0303 	orr.w	r3, r0, r3
 8004202:	e003      	b.n	800420c <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 8004204:	4a02      	ldr	r2, [pc, #8]	(8004210 <FLASH_ITConfig+0x18>)
 8004206:	6913      	ldr	r3, [r2, #16]
 8004208:	ea23 0300 	bic.w	r3, r3, r0
 800420c:	6113      	str	r3, [r2, #16]
  }
}
 800420e:	4770      	bx	lr
 8004210:	40022000 	.word	0x40022000

08004214 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8004214:	2801      	cmp	r0, #1
 8004216:	d104      	bne.n	8004222 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 8004218:	4b05      	ldr	r3, [pc, #20]	(8004230 <FLASH_GetFlagStatus+0x1c>)
 800421a:	69db      	ldr	r3, [r3, #28]
 800421c:	f003 0001 	and.w	r0, r3, #1	; 0x1
 8004220:	e005      	b.n	800422e <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 8004222:	4b03      	ldr	r3, [pc, #12]	(8004230 <FLASH_GetFlagStatus+0x1c>)
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	4218      	tst	r0, r3
 8004228:	bf0c      	ite	eq
 800422a:	2000      	moveq	r0, #0
 800422c:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 800422e:	4770      	bx	lr
 8004230:	40022000 	.word	0x40022000

08004234 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8004234:	4b01      	ldr	r3, [pc, #4]	(800423c <FLASH_ClearFlag+0x8>)
 8004236:	60d8      	str	r0, [r3, #12]
}
 8004238:	4770      	bx	lr
 800423a:	46c0      	nop			(mov r8, r8)
 800423c:	40022000 	.word	0x40022000

08004240 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004240:	4a09      	ldr	r2, [pc, #36]	(8004268 <FLASH_GetStatus+0x28>)
 8004242:	68d3      	ldr	r3, [r2, #12]
 8004244:	f013 0f01 	tst.w	r3, #1	; 0x1
 8004248:	d001      	beq.n	800424e <FLASH_GetStatus+0xe>
 800424a:	2001      	movs	r0, #1
 800424c:	e00b      	b.n	8004266 <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800424e:	68d3      	ldr	r3, [r2, #12]
 8004250:	f013 0f04 	tst.w	r3, #4	; 0x4
 8004254:	d001      	beq.n	800425a <FLASH_GetStatus+0x1a>
 8004256:	2002      	movs	r0, #2
 8004258:	e005      	b.n	8004266 <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800425a:	68d3      	ldr	r3, [r2, #12]
 800425c:	f013 0f10 	tst.w	r3, #16	; 0x10
 8004260:	bf14      	ite	ne
 8004262:	2003      	movne	r0, #3
 8004264:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8004266:	4770      	bx	lr
 8004268:	40022000 	.word	0x40022000

0800426c <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 800426c:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800426e:	4a23      	ldr	r2, [pc, #140]	(80042fc <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004270:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004272:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004274:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004276:	f013 0f01 	tst.w	r3, #1	; 0x1
 800427a:	d001      	beq.n	8004280 <FLASH_WaitForLastOperation+0x14>
 800427c:	2001      	movs	r0, #1
 800427e:	e02a      	b.n	80042d6 <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8004280:	68d3      	ldr	r3, [r2, #12]
 8004282:	f013 0f04 	tst.w	r3, #4	; 0x4
 8004286:	d001      	beq.n	800428c <FLASH_WaitForLastOperation+0x20>
 8004288:	2002      	movs	r0, #2
 800428a:	e024      	b.n	80042d6 <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800428c:	68d3      	ldr	r3, [r2, #12]
 800428e:	f013 0f10 	tst.w	r3, #16	; 0x10
 8004292:	bf14      	ite	ne
 8004294:	2003      	movne	r0, #3
 8004296:	2004      	moveq	r0, #4
 8004298:	e01d      	b.n	80042d6 <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 800429a:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 800429c:	f8cd c004 	str.w	ip, [sp, #4]
 80042a0:	e002      	b.n	80042a8 <FLASH_WaitForLastOperation+0x3c>
 80042a2:	9b01      	ldr	r3, [sp, #4]
 80042a4:	3b01      	subs	r3, #1
 80042a6:	9301      	str	r3, [sp, #4]
 80042a8:	9b01      	ldr	r3, [sp, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1f9      	bne.n	80042a2 <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80042ae:	68d3      	ldr	r3, [r2, #12]
 80042b0:	f013 0f01 	tst.w	r3, #1	; 0x1
 80042b4:	d001      	beq.n	80042ba <FLASH_WaitForLastOperation+0x4e>
 80042b6:	2001      	movs	r0, #1
 80042b8:	e00b      	b.n	80042d2 <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80042ba:	68d3      	ldr	r3, [r2, #12]
 80042bc:	f013 0f04 	tst.w	r3, #4	; 0x4
 80042c0:	d001      	beq.n	80042c6 <FLASH_WaitForLastOperation+0x5a>
 80042c2:	2002      	movs	r0, #2
 80042c4:	e005      	b.n	80042d2 <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80042c6:	68d3      	ldr	r3, [r2, #12]
 80042c8:	f013 0f10 	tst.w	r3, #16	; 0x10
 80042cc:	bf14      	ite	ne
 80042ce:	2003      	movne	r0, #3
 80042d0:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 80042d2:	3901      	subs	r1, #1
 80042d4:	e003      	b.n	80042de <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80042d6:	4a09      	ldr	r2, [pc, #36]	(80042fc <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80042d8:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 80042da:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80042de:	1e0b      	subs	r3, r1, #0
 80042e0:	bf18      	it	ne
 80042e2:	2301      	movne	r3, #1
 80042e4:	2801      	cmp	r0, #1
 80042e6:	bf14      	ite	ne
 80042e8:	2300      	movne	r3, #0
 80042ea:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1d3      	bne.n	800429a <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 80042f2:	2900      	cmp	r1, #0
 80042f4:	bf08      	it	eq
 80042f6:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 80042f8:	b002      	add	sp, #8
 80042fa:	bd10      	pop	{r4, pc}
 80042fc:	40022000 	.word	0x40022000

08004300 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004300:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004302:	4b13      	ldr	r3, [pc, #76]	(8004350 <FLASH_UserOptionByteConfig+0x50>)
 8004304:	4c13      	ldr	r4, [pc, #76]	(8004354 <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004306:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004308:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 800430a:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800430e:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8004310:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004312:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004314:	460e      	mov	r6, r1
 8004316:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004318:	f7ff ffa8 	bl	800426c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800431c:	2804      	cmp	r0, #4
 800431e:	d115      	bne.n	800434c <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004320:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8004322:	4a0d      	ldr	r2, [pc, #52]	(8004358 <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004324:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8004328:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 800432a:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 800432e:	ea46 0303 	orr.w	r3, r6, r3
 8004332:	ea47 0303 	orr.w	r3, r7, r3
 8004336:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004338:	200f      	movs	r0, #15
 800433a:	f7ff ff97 	bl	800426c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800433e:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004340:	bf1f      	itttt	ne
 8004342:	6922      	ldrne	r2, [r4, #16]
 8004344:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004348:	4013      	andne	r3, r2
 800434a:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 800434c:	b001      	add	sp, #4
 800434e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004350:	45670123 	.word	0x45670123
 8004354:	40022000 	.word	0x40022000
 8004358:	1ffff800 	.word	0x1ffff800

0800435c <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 800435c:	b530      	push	{r4, r5, lr}
 800435e:	4605      	mov	r5, r0
 8004360:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004362:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004366:	f7ff ff81 	bl	800426c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800436a:	2804      	cmp	r0, #4
 800436c:	d13c      	bne.n	80043e8 <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800436e:	4c1f      	ldr	r4, [pc, #124]	(80043ec <FLASH_ReadOutProtection+0x90>)
 8004370:	4b1f      	ldr	r3, [pc, #124]	(80043f0 <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004372:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004376:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004378:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800437c:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 800437e:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004380:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 8004382:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8004386:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004388:	6923      	ldr	r3, [r4, #16]
 800438a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800438e:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004390:	f7ff ff6c 	bl	800426c <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8004394:	2804      	cmp	r0, #4
 8004396:	d120      	bne.n	80043da <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004398:	6923      	ldr	r3, [r4, #16]
 800439a:	f641 72df 	movw	r2, #8159	; 0x1fdf
 800439e:	ea03 0202 	and.w	r2, r3, r2
 80043a2:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 80043a4:	6923      	ldr	r3, [r4, #16]
 80043a6:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80043aa:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 80043ac:	b11d      	cbz	r5, 80043b6 <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 80043ae:	4b11      	ldr	r3, [pc, #68]	(80043f4 <FLASH_ReadOutProtection+0x98>)
 80043b0:	f04f 0200 	mov.w	r2, #0	; 0x0
 80043b4:	e002      	b.n	80043bc <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 80043b6:	4b0f      	ldr	r3, [pc, #60]	(80043f4 <FLASH_ReadOutProtection+0x98>)
 80043b8:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 80043bc:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 80043be:	f640 70ff 	movw	r0, #4095	; 0xfff
 80043c2:	f7ff ff53 	bl	800426c <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 80043c6:	2801      	cmp	r0, #1
 80043c8:	d00e      	beq.n	80043e8 <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80043ca:	4908      	ldr	r1, [pc, #32]	(80043ec <FLASH_ReadOutProtection+0x90>)
 80043cc:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80043d0:	690a      	ldr	r2, [r1, #16]
 80043d2:	ea02 0303 	and.w	r3, r2, r3
 80043d6:	610b      	str	r3, [r1, #16]
 80043d8:	e006      	b.n	80043e8 <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 80043da:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 80043dc:	bf1f      	itttt	ne
 80043de:	6922      	ldrne	r2, [r4, #16]
 80043e0:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 80043e4:	4013      	andne	r3, r2
 80043e6:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 80043e8:	b001      	add	sp, #4
 80043ea:	bd30      	pop	{r4, r5, pc}
 80043ec:	40022000 	.word	0x40022000
 80043f0:	45670123 	.word	0x45670123
 80043f4:	1ffff800 	.word	0x1ffff800

080043f8 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 80043f8:	b510      	push	{r4, lr}
 80043fa:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043fc:	200f      	movs	r0, #15
 80043fe:	f7ff ff35 	bl	800426c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004402:	2804      	cmp	r0, #4
 8004404:	d150      	bne.n	80044a8 <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004406:	4a29      	ldr	r2, [pc, #164]	(80044ac <FLASH_EnableWriteProtection+0xb4>)
 8004408:	4b29      	ldr	r3, [pc, #164]	(80044b0 <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 800440a:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800440e:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004410:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004414:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8004416:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8004418:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 800441a:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 800441e:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004420:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 8004422:	d004      	beq.n	800442e <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 8004424:	4b23      	ldr	r3, [pc, #140]	(80044b4 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004426:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8004428:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800442a:	f7ff ff1f 	bl	800426c <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 800442e:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 8004432:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004434:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004438:	bf18      	it	ne
 800443a:	2301      	movne	r3, #1
 800443c:	2804      	cmp	r0, #4
 800443e:	bf14      	ite	ne
 8004440:	2300      	movne	r3, #0
 8004442:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8004446:	b123      	cbz	r3, 8004452 <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 8004448:	4b1a      	ldr	r3, [pc, #104]	(80044b4 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800444a:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 800444c:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800444e:	f7ff ff0d 	bl	800426c <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8004452:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 8004456:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004458:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 800445c:	bf18      	it	ne
 800445e:	2301      	movne	r3, #1
 8004460:	2804      	cmp	r0, #4
 8004462:	bf14      	ite	ne
 8004464:	2300      	movne	r3, #0
 8004466:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800446a:	b123      	cbz	r3, 8004476 <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 800446c:	4b11      	ldr	r3, [pc, #68]	(80044b4 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800446e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8004470:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004472:	f7ff fefb 	bl	800426c <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8004476:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004478:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 800447c:	bf18      	it	ne
 800447e:	2301      	movne	r3, #1
 8004480:	2804      	cmp	r0, #4
 8004482:	bf14      	ite	ne
 8004484:	2300      	movne	r3, #0
 8004486:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800448a:	b123      	cbz	r3, 8004496 <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 800448c:	4b09      	ldr	r3, [pc, #36]	(80044b4 <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800448e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8004490:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004492:	f7ff feeb 	bl	800426c <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8004496:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004498:	bf1f      	itttt	ne
 800449a:	4904      	ldrne	r1, [pc, #16]	(80044ac <FLASH_EnableWriteProtection+0xb4>)
 800449c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80044a0:	690a      	ldrne	r2, [r1, #16]
 80044a2:	4013      	andne	r3, r2
 80044a4:	bf18      	it	ne
 80044a6:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 80044a8:	bd10      	pop	{r4, pc}
 80044aa:	46c0      	nop			(mov r8, r8)
 80044ac:	40022000 	.word	0x40022000
 80044b0:	45670123 	.word	0x45670123
 80044b4:	1ffff800 	.word	0x1ffff800

080044b8 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80044b8:	b570      	push	{r4, r5, r6, lr}
 80044ba:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044bc:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80044be:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044c0:	f7ff fed4 	bl	800426c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80044c4:	2804      	cmp	r0, #4
 80044c6:	d114      	bne.n	80044f2 <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044c8:	4c0a      	ldr	r4, [pc, #40]	(80044f4 <FLASH_ProgramOptionByteData+0x3c>)
 80044ca:	4b0b      	ldr	r3, [pc, #44]	(80044f8 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044cc:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044ce:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80044d0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80044d4:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80044d6:	6923      	ldr	r3, [r4, #16]
 80044d8:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80044dc:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 80044de:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044e0:	f7ff fec4 	bl	800426c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80044e4:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80044e6:	bf1f      	itttt	ne
 80044e8:	6922      	ldrne	r2, [r4, #16]
 80044ea:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80044ee:	4013      	andne	r3, r2
 80044f0:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 80044f2:	bd70      	pop	{r4, r5, r6, pc}
 80044f4:	40022000 	.word	0x40022000
 80044f8:	45670123 	.word	0x45670123

080044fc <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80044fc:	b570      	push	{r4, r5, r6, lr}
 80044fe:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004500:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8004502:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004504:	f7ff feb2 	bl	800426c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004508:	2804      	cmp	r0, #4
 800450a:	d10f      	bne.n	800452c <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 800450c:	4c08      	ldr	r4, [pc, #32]	(8004530 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800450e:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004510:	6923      	ldr	r3, [r4, #16]
 8004512:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004516:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8004518:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800451a:	f7ff fea7 	bl	800426c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800451e:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004520:	bf1f      	itttt	ne
 8004522:	6922      	ldrne	r2, [r4, #16]
 8004524:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004528:	4013      	andne	r3, r2
 800452a:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 800452c:	bd70      	pop	{r4, r5, r6, pc}
 800452e:	46c0      	nop			(mov r8, r8)
 8004530:	40022000 	.word	0x40022000

08004534 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8004534:	b570      	push	{r4, r5, r6, lr}
 8004536:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004538:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800453a:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800453c:	f7ff fe96 	bl	800426c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004540:	2804      	cmp	r0, #4
 8004542:	d117      	bne.n	8004574 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004544:	4c0c      	ldr	r4, [pc, #48]	(8004578 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004546:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004548:	6923      	ldr	r3, [r4, #16]
 800454a:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800454e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8004550:	b2ab      	uxth	r3, r5
 8004552:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004554:	f7ff fe8a 	bl	800426c <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8004558:	2804      	cmp	r0, #4
 800455a:	d104      	bne.n	8004566 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 800455c:	0c2b      	lsrs	r3, r5, #16
 800455e:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004560:	200f      	movs	r0, #15
 8004562:	f7ff fe83 	bl	800426c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8004566:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8004568:	bf1f      	itttt	ne
 800456a:	6922      	ldrne	r2, [r4, #16]
 800456c:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004570:	4013      	andne	r3, r2
 8004572:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004574:	bd70      	pop	{r4, r5, r6, pc}
 8004576:	46c0      	nop			(mov r8, r8)
 8004578:	40022000 	.word	0x40022000

0800457c <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 800457c:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800457e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004582:	f7ff fe73 	bl	800426c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8004586:	2804      	cmp	r0, #4
 8004588:	d12c      	bne.n	80045e4 <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800458a:	4c17      	ldr	r4, [pc, #92]	(80045e8 <FLASH_EraseOptionBytes+0x6c>)
 800458c:	4b17      	ldr	r3, [pc, #92]	(80045ec <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800458e:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004592:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004594:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004598:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800459a:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800459c:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800459e:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 80045a2:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80045a4:	6923      	ldr	r3, [r4, #16]
 80045a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045aa:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80045ac:	f7ff fe5e 	bl	800426c <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80045b0:	2804      	cmp	r0, #4
 80045b2:	d110      	bne.n	80045d6 <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80045b4:	6922      	ldr	r2, [r4, #16]
 80045b6:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80045ba:	ea02 0303 	and.w	r3, r2, r3
 80045be:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80045c0:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80045c2:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80045c6:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80045ca:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80045cc:	4b08      	ldr	r3, [pc, #32]	(80045f0 <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045ce:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80045d0:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045d2:	f7ff fe4b 	bl	800426c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80045d6:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80045d8:	bf1f      	itttt	ne
 80045da:	6922      	ldrne	r2, [r4, #16]
 80045dc:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80045e0:	4013      	andne	r3, r2
 80045e2:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80045e4:	bd10      	pop	{r4, pc}
 80045e6:	46c0      	nop			(mov r8, r8)
 80045e8:	40022000 	.word	0x40022000
 80045ec:	45670123 	.word	0x45670123
 80045f0:	1ffff800 	.word	0x1ffff800

080045f4 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 80045f4:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80045f6:	f640 70ff 	movw	r0, #4095	; 0xfff
 80045fa:	f7ff fe37 	bl	800426c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80045fe:	2804      	cmp	r0, #4
 8004600:	d113      	bne.n	800462a <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8004602:	4c0a      	ldr	r4, [pc, #40]	(800462c <FLASH_EraseAllPages+0x38>)
 8004604:	6923      	ldr	r3, [r4, #16]
 8004606:	4303      	orrs	r3, r0
 8004608:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 800460a:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800460c:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 8004610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004614:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004616:	301b      	adds	r0, #27
 8004618:	f7ff fe28 	bl	800426c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800461c:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 800461e:	bf1f      	itttt	ne
 8004620:	6922      	ldrne	r2, [r4, #16]
 8004622:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 8004626:	4013      	andne	r3, r2
 8004628:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 800462a:	bd10      	pop	{r4, pc}
 800462c:	40022000 	.word	0x40022000

08004630 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8004630:	b530      	push	{r4, r5, lr}
 8004632:	4605      	mov	r5, r0
 8004634:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004636:	f640 70ff 	movw	r0, #4095	; 0xfff
 800463a:	f7ff fe17 	bl	800426c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800463e:	2804      	cmp	r0, #4
 8004640:	d115      	bne.n	800466e <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004642:	4c0c      	ldr	r4, [pc, #48]	(8004674 <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004644:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004648:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800464a:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800464c:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004650:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8004652:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8004654:	6923      	ldr	r3, [r4, #16]
 8004656:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800465a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800465c:	f7ff fe06 	bl	800426c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004660:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8004662:	bf1f      	itttt	ne
 8004664:	6922      	ldrne	r2, [r4, #16]
 8004666:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 800466a:	4013      	andne	r3, r2
 800466c:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 800466e:	b001      	add	sp, #4
 8004670:	bd30      	pop	{r4, r5, pc}
 8004672:	46c0      	nop			(mov r8, r8)
 8004674:	40022000 	.word	0x40022000

08004678 <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004678:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800467a:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800467c:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 800467e:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8004682:	bf18      	it	ne
 8004684:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8004686:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800468a:	bf18      	it	ne
 800468c:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800468e:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004692:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004694:	d01e      	beq.n	80046d4 <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 8004696:	6804      	ldr	r4, [r0, #0]
 8004698:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 800469a:	2201      	movs	r2, #1
 800469c:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80046a0:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 80046a4:	459c      	cmp	ip, r3
 80046a6:	d111      	bne.n	80046cc <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 80046a8:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 80046aa:	230f      	movs	r3, #15
 80046ac:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80046ae:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80046b2:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80046b6:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80046b8:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80046ba:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80046bc:	bf08      	it	eq
 80046be:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80046c2:	d003      	beq.n	80046cc <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80046c4:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80046c6:	bf08      	it	eq
 80046c8:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80046cc:	3101      	adds	r1, #1
 80046ce:	2908      	cmp	r1, #8
 80046d0:	d1e3      	bne.n	800469a <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80046d2:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80046d4:	2eff      	cmp	r6, #255
 80046d6:	d920      	bls.n	800471a <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 80046d8:	6844      	ldr	r4, [r0, #4]
 80046da:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 80046dc:	2201      	movs	r2, #1
 80046de:	f101 0308 	add.w	r3, r1, #8	; 0x8
 80046e2:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80046e6:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 80046ea:	459c      	cmp	ip, r3
 80046ec:	d111      	bne.n	8004712 <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 80046ee:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 80046f0:	230f      	movs	r3, #15
 80046f2:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80046f4:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80046f8:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80046fc:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80046fe:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004700:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8004702:	bf08      	it	eq
 8004704:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004708:	d003      	beq.n	8004712 <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800470a:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 800470c:	bf08      	it	eq
 800470e:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004712:	3101      	adds	r1, #1
 8004714:	2908      	cmp	r1, #8
 8004716:	d1e1      	bne.n	80046dc <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8004718:	6044      	str	r4, [r0, #4]
  }
}
 800471a:	b003      	add	sp, #12
 800471c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800471e:	46c0      	nop			(mov r8, r8)

08004720 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004720:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004724:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8004726:	2302      	movs	r3, #2
 8004728:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800472a:	2304      	movs	r3, #4
 800472c:	70c3      	strb	r3, [r0, #3]
}
 800472e:	4770      	bx	lr

08004730 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8004730:	6883      	ldr	r3, [r0, #8]
 8004732:	4219      	tst	r1, r3
 8004734:	bf0c      	ite	eq
 8004736:	2000      	moveq	r0, #0
 8004738:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800473a:	4770      	bx	lr

0800473c <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 800473c:	6880      	ldr	r0, [r0, #8]
 800473e:	b280      	uxth	r0, r0
}
 8004740:	4770      	bx	lr
 8004742:	46c0      	nop			(mov r8, r8)

08004744 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8004744:	68c3      	ldr	r3, [r0, #12]
 8004746:	4219      	tst	r1, r3
 8004748:	bf0c      	ite	eq
 800474a:	2000      	moveq	r0, #0
 800474c:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800474e:	4770      	bx	lr

08004750 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8004750:	68c0      	ldr	r0, [r0, #12]
 8004752:	b280      	uxth	r0, r0
}
 8004754:	4770      	bx	lr
 8004756:	46c0      	nop			(mov r8, r8)

08004758 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8004758:	6101      	str	r1, [r0, #16]
}
 800475a:	4770      	bx	lr

0800475c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800475c:	6141      	str	r1, [r0, #20]
}
 800475e:	4770      	bx	lr

08004760 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8004760:	b10a      	cbz	r2, 8004766 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004762:	6101      	str	r1, [r0, #16]
 8004764:	e000      	b.n	8004768 <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8004766:	6141      	str	r1, [r0, #20]
  }
}
 8004768:	4770      	bx	lr
 800476a:	46c0      	nop			(mov r8, r8)

0800476c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 800476c:	60c1      	str	r1, [r0, #12]
}
 800476e:	4770      	bx	lr

08004770 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8004770:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004774:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8004776:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004778:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800477a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800477c:	6983      	ldr	r3, [r0, #24]
}
 800477e:	4770      	bx	lr

08004780 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004780:	f8df c018 	ldr.w	ip, [pc, #24]	; 800479c <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004784:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004788:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 800478c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004790:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8004794:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 8004796:	f8cc 1000 	str.w	r1, [ip]
}
 800479a:	4770      	bx	lr
 800479c:	40010000 	.word	0x40010000

080047a0 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 80047a0:	4b01      	ldr	r3, [pc, #4]	(80047a8 <GPIO_EventOutputCmd+0x8>)
 80047a2:	6018      	str	r0, [r3, #0]
}
 80047a4:	4770      	bx	lr
 80047a6:	46c0      	nop			(mov r8, r8)
 80047a8:	4220001c 	.word	0x4220001c

080047ac <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80047ac:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80047ae:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80047b2:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80047b4:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80047b6:	4914      	ldr	r1, [pc, #80]	(8004808 <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80047b8:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80047ba:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80047be:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80047c2:	d106      	bne.n	80047d2 <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80047c4:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80047c6:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80047ca:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80047ce:	604b      	str	r3, [r1, #4]
 80047d0:	e010      	b.n	80047f4 <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80047d2:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80047d6:	d005      	beq.n	80047e4 <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 80047d8:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 80047dc:	0c12      	lsrs	r2, r2, #16
 80047de:	2303      	movs	r3, #3
 80047e0:	4093      	lsls	r3, r2
 80047e2:	e003      	b.n	80047ec <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80047e4:	0d43      	lsrs	r3, r0, #21
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	fa14 f303 	lsls.w	r3, r4, r3
 80047ec:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80047f0:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 80047f4:	b125      	cbz	r5, 8004800 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80047f6:	0d43      	lsrs	r3, r0, #21
 80047f8:	011b      	lsls	r3, r3, #4
 80047fa:	fa14 f303 	lsls.w	r3, r4, r3
 80047fe:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 8004800:	4b01      	ldr	r3, [pc, #4]	(8004808 <GPIO_PinRemapConfig+0x5c>)
 8004802:	605a      	str	r2, [r3, #4]
}
 8004804:	bd30      	pop	{r4, r5, pc}
 8004806:	46c0      	nop			(mov r8, r8)
 8004808:	40010000 	.word	0x40010000

0800480c <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 800480c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 800480e:	f001 0403 	and.w	r4, r1, #3	; 0x3
 8004812:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8004814:	230f      	movs	r3, #15
 8004816:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8004818:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 800481a:	f8df c020 	ldr.w	ip, [pc, #32]	; 800483c <GPIO_EXTILineConfig+0x30>
 800481e:	0889      	lsrs	r1, r1, #2
 8004820:	3102      	adds	r1, #2
 8004822:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 8004826:	ea22 0203 	bic.w	r2, r2, r3
 800482a:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 800482e:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 8004832:	4318      	orrs	r0, r3
 8004834:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 8004838:	bd10      	pop	{r4, pc}
 800483a:	46c0      	nop			(mov r8, r8)
 800483c:	40010000 	.word	0x40010000

08004840 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8004840:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004842:	2001      	movs	r0, #1
 8004844:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8004846:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004848:	f000 fbf6 	bl	8005038 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 800484c:	2001      	movs	r0, #1
 800484e:	2100      	movs	r1, #0
 8004850:	f000 fbf2 	bl	8005038 <RCC_APB2PeriphResetCmd>
}
 8004854:	b001      	add	sp, #4
 8004856:	bd00      	pop	{pc}

08004858 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004858:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800485a:	4b27      	ldr	r3, [pc, #156]	(80048f8 <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 800485c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800485e:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004860:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004862:	d02b      	beq.n	80048bc <GPIO_DeInit+0x64>
 8004864:	d80c      	bhi.n	8004880 <GPIO_DeInit+0x28>
 8004866:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800486a:	4298      	cmp	r0, r3
 800486c:	d01a      	beq.n	80048a4 <GPIO_DeInit+0x4c>
 800486e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004872:	4298      	cmp	r0, r3
 8004874:	d01c      	beq.n	80048b0 <GPIO_DeInit+0x58>
 8004876:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800487a:	4298      	cmp	r0, r3
 800487c:	d13a      	bne.n	80048f4 <GPIO_DeInit+0x9c>
 800487e:	e00b      	b.n	8004898 <GPIO_DeInit+0x40>
 8004880:	4b1e      	ldr	r3, [pc, #120]	(80048fc <GPIO_DeInit+0xa4>)
 8004882:	4298      	cmp	r0, r3
 8004884:	d026      	beq.n	80048d4 <GPIO_DeInit+0x7c>
 8004886:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800488a:	4298      	cmp	r0, r3
 800488c:	d028      	beq.n	80048e0 <GPIO_DeInit+0x88>
 800488e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004892:	4298      	cmp	r0, r3
 8004894:	d12e      	bne.n	80048f4 <GPIO_DeInit+0x9c>
 8004896:	e017      	b.n	80048c8 <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8004898:	2004      	movs	r0, #4
 800489a:	2101      	movs	r1, #1
 800489c:	f000 fbcc 	bl	8005038 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 80048a0:	2004      	movs	r0, #4
 80048a2:	e024      	b.n	80048ee <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80048a4:	2008      	movs	r0, #8
 80048a6:	2101      	movs	r1, #1
 80048a8:	f000 fbc6 	bl	8005038 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80048ac:	2008      	movs	r0, #8
 80048ae:	e01e      	b.n	80048ee <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80048b0:	2010      	movs	r0, #16
 80048b2:	2101      	movs	r1, #1
 80048b4:	f000 fbc0 	bl	8005038 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 80048b8:	2010      	movs	r0, #16
 80048ba:	e018      	b.n	80048ee <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80048bc:	2020      	movs	r0, #32
 80048be:	2101      	movs	r1, #1
 80048c0:	f000 fbba 	bl	8005038 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80048c4:	2020      	movs	r0, #32
 80048c6:	e012      	b.n	80048ee <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80048c8:	2040      	movs	r0, #64
 80048ca:	2101      	movs	r1, #1
 80048cc:	f000 fbb4 	bl	8005038 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80048d0:	2040      	movs	r0, #64
 80048d2:	e00c      	b.n	80048ee <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 80048d4:	2080      	movs	r0, #128
 80048d6:	2101      	movs	r1, #1
 80048d8:	f000 fbae 	bl	8005038 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 80048dc:	2080      	movs	r0, #128
 80048de:	e006      	b.n	80048ee <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 80048e0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80048e4:	2101      	movs	r1, #1
 80048e6:	f000 fba7 	bl	8005038 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 80048ea:	f44f 7080 	mov.w	r0, #256	; 0x100
 80048ee:	2100      	movs	r1, #0
 80048f0:	f000 fba2 	bl	8005038 <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 80048f4:	b003      	add	sp, #12
 80048f6:	bd00      	pop	{pc}
 80048f8:	40011400 	.word	0x40011400
 80048fc:	40011c00 	.word	0x40011c00

08004900 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8004900:	4b0b      	ldr	r3, [pc, #44]	(8004930 <NVIC_DeInit+0x30>)
 8004902:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 8004906:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 800490a:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 800490e:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 8004910:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8004914:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004918:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 800491c:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 800491e:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004920:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004924:	3201      	adds	r2, #1
 8004926:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8004928:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 800492c:	d1f8      	bne.n	8004920 <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 800492e:	4770      	bx	lr
 8004930:	e000e100 	.word	0xe000e100

08004934 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004934:	4a09      	ldr	r2, [pc, #36]	(800495c <NVIC_SCBDeInit+0x28>)
 8004936:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 800493a:	4909      	ldr	r1, [pc, #36]	(8004960 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 800493c:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 800493e:	2300      	movs	r3, #0
 8004940:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004942:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 8004944:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 8004946:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8004948:	6193      	str	r3, [r2, #24]
 800494a:	61d3      	str	r3, [r2, #28]
 800494c:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 800494e:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 8004950:	3b01      	subs	r3, #1
 8004952:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 8004954:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 8004956:	6313      	str	r3, [r2, #48]
}
 8004958:	4770      	bx	lr
 800495a:	46c0      	nop			(mov r8, r8)
 800495c:	e000ed00 	.word	0xe000ed00
 8004960:	05fa0000 	.word	0x05fa0000

08004964 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004964:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 8004968:	4b02      	ldr	r3, [pc, #8]	(8004974 <NVIC_PriorityGroupConfig+0x10>)
 800496a:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 800496e:	60d8      	str	r0, [r3, #12]
}
 8004970:	4770      	bx	lr
 8004972:	46c0      	nop			(mov r8, r8)
 8004974:	e000ed00 	.word	0xe000ed00

08004978 <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004978:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800497a:	78c3      	ldrb	r3, [r0, #3]
 800497c:	7805      	ldrb	r5, [r0, #0]
 800497e:	b35b      	cbz	r3, 80049d8 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004980:	4b1a      	ldr	r3, [pc, #104]	(80049ec <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004982:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004984:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004986:	4c1a      	ldr	r4, [pc, #104]	(80049f0 <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004988:	ea6f 0202 	mvn.w	r2, r2
 800498c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004990:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004992:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 8004996:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004998:	230f      	movs	r3, #15
 800499a:	40d3      	lsrs	r3, r2
 800499c:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800499e:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80049a2:	4013      	ands	r3, r2
 80049a4:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80049a6:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 80049a8:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80049aa:	22ff      	movs	r2, #255
 80049ac:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80049ae:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80049b0:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 80049b4:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 80049b8:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80049bc:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 80049be:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80049c2:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 80049c4:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80049c8:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80049cc:	2301      	movs	r3, #1
 80049ce:	4093      	lsls	r3, r2
 80049d0:	0969      	lsrs	r1, r5, #5
 80049d2:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 80049d6:	e008      	b.n	80049ea <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80049d8:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80049dc:	2301      	movs	r3, #1
 80049de:	4093      	lsls	r3, r2
 80049e0:	0969      	lsrs	r1, r5, #5
 80049e2:	4a03      	ldr	r2, [pc, #12]	(80049f0 <NVIC_Init+0x78>)
 80049e4:	3120      	adds	r1, #32
 80049e6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 80049ea:	bd30      	pop	{r4, r5, pc}
 80049ec:	e000ed00 	.word	0xe000ed00
 80049f0:	e000e100 	.word	0xe000e100

080049f4 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 80049f4:	2300      	movs	r3, #0
 80049f6:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 80049f8:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 80049fa:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 80049fc:	70c3      	strb	r3, [r0, #3]
}
 80049fe:	4770      	bx	lr

08004a00 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8004a00:	4b03      	ldr	r3, [pc, #12]	(8004a10 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 8004a02:	4804      	ldr	r0, [pc, #16]	(8004a14 <NVIC_GetCurrentPendingIRQChannel+0x14>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	ea03 0000 	and.w	r0, r3, r0
 8004a0a:	0b00      	lsrs	r0, r0, #12
}
 8004a0c:	4770      	bx	lr
 8004a0e:	46c0      	nop			(mov r8, r8)
 8004a10:	e000ed00 	.word	0xe000ed00
 8004a14:	003ff000 	.word	0x003ff000

08004a18 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004a18:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8004a20:	0940      	lsrs	r0, r0, #5
 8004a22:	4b05      	ldr	r3, [pc, #20]	(8004a38 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8004a24:	3040      	adds	r0, #64
 8004a26:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004a2a:	4010      	ands	r0, r2
 8004a2c:	4290      	cmp	r0, r2
 8004a2e:	bf14      	ite	ne
 8004a30:	2000      	movne	r0, #0
 8004a32:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8004a34:	4770      	bx	lr
 8004a36:	46c0      	nop			(mov r8, r8)
 8004a38:	e000e100 	.word	0xe000e100

08004a3c <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8004a3c:	4b01      	ldr	r3, [pc, #4]	(8004a44 <NVIC_SetIRQChannelPendingBit+0x8>)
 8004a3e:	6018      	str	r0, [r3, #0]
}
 8004a40:	4770      	bx	lr
 8004a42:	46c0      	nop			(mov r8, r8)
 8004a44:	e000ef00 	.word	0xe000ef00

08004a48 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8004a48:	0941      	lsrs	r1, r0, #5
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004a50:	4083      	lsls	r3, r0
 8004a52:	4a02      	ldr	r2, [pc, #8]	(8004a5c <NVIC_ClearIRQChannelPendingBit+0x14>)
 8004a54:	3160      	adds	r1, #96
 8004a56:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 8004a5a:	4770      	bx	lr
 8004a5c:	e000e100 	.word	0xe000e100

08004a60 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8004a60:	4b02      	ldr	r3, [pc, #8]	(8004a6c <NVIC_GetCurrentActiveHandler+0xc>)
 8004a62:	6858      	ldr	r0, [r3, #4]
 8004a64:	0580      	lsls	r0, r0, #22
 8004a66:	0d80      	lsrs	r0, r0, #22
}
 8004a68:	4770      	bx	lr
 8004a6a:	46c0      	nop			(mov r8, r8)
 8004a6c:	e000ed00 	.word	0xe000ed00

08004a70 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004a70:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004a74:	2201      	movs	r2, #1
 8004a76:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8004a78:	0940      	lsrs	r0, r0, #5
 8004a7a:	4b05      	ldr	r3, [pc, #20]	(8004a90 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8004a7c:	3080      	adds	r0, #128
 8004a7e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004a82:	4010      	ands	r0, r2
 8004a84:	4290      	cmp	r0, r2
 8004a86:	bf14      	ite	ne
 8004a88:	2000      	movne	r0, #0
 8004a8a:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8004a8c:	4770      	bx	lr
 8004a8e:	46c0      	nop			(mov r8, r8)
 8004a90:	e000e100 	.word	0xe000e100

08004a94 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8004a94:	4b01      	ldr	r3, [pc, #4]	(8004a9c <NVIC_GetCPUID+0x8>)
 8004a96:	6818      	ldr	r0, [r3, #0]
}
 8004a98:	4770      	bx	lr
 8004a9a:	46c0      	nop			(mov r8, r8)
 8004a9c:	e000ed00 	.word	0xe000ed00

08004aa0 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8004aa0:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8004aa4:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8004aa8:	4b01      	ldr	r3, [pc, #4]	(8004ab0 <NVIC_SetVectorTable+0x10>)
 8004aaa:	4301      	orrs	r1, r0
 8004aac:	6099      	str	r1, [r3, #8]
}
 8004aae:	4770      	bx	lr
 8004ab0:	e000ed00 	.word	0xe000ed00

08004ab4 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8004ab4:	4a01      	ldr	r2, [pc, #4]	(8004abc <NVIC_GenerateSystemReset+0x8>)
 8004ab6:	4b02      	ldr	r3, [pc, #8]	(8004ac0 <NVIC_GenerateSystemReset+0xc>)
 8004ab8:	60da      	str	r2, [r3, #12]
}
 8004aba:	4770      	bx	lr
 8004abc:	05fa0004 	.word	0x05fa0004
 8004ac0:	e000ed00 	.word	0xe000ed00

08004ac4 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8004ac4:	4a01      	ldr	r2, [pc, #4]	(8004acc <NVIC_GenerateCoreReset+0x8>)
 8004ac6:	4b02      	ldr	r3, [pc, #8]	(8004ad0 <NVIC_GenerateCoreReset+0xc>)
 8004ac8:	60da      	str	r2, [r3, #12]
}
 8004aca:	4770      	bx	lr
 8004acc:	05fa0001 	.word	0x05fa0001
 8004ad0:	e000ed00 	.word	0xe000ed00

08004ad4 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8004ad4:	b121      	cbz	r1, 8004ae0 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 8004ad6:	4a05      	ldr	r2, [pc, #20]	(8004aec <NVIC_SystemLPConfig+0x18>)
 8004ad8:	6913      	ldr	r3, [r2, #16]
 8004ada:	ea40 0303 	orr.w	r3, r0, r3
 8004ade:	e003      	b.n	8004ae8 <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8004ae0:	4a02      	ldr	r2, [pc, #8]	(8004aec <NVIC_SystemLPConfig+0x18>)
 8004ae2:	6913      	ldr	r3, [r2, #16]
 8004ae4:	ea23 0300 	bic.w	r3, r3, r0
 8004ae8:	6113      	str	r3, [r2, #16]
  }
}
 8004aea:	4770      	bx	lr
 8004aec:	e000ed00 	.word	0xe000ed00

08004af0 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8004af0:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004af4:	2301      	movs	r3, #1
 8004af6:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 8004afa:	b121      	cbz	r1, 8004b06 <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 8004afc:	4a05      	ldr	r2, [pc, #20]	(8004b14 <NVIC_SystemHandlerConfig+0x24>)
 8004afe:	6a53      	ldr	r3, [r2, #36]
 8004b00:	ea40 0303 	orr.w	r3, r0, r3
 8004b04:	e003      	b.n	8004b0e <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8004b06:	4a03      	ldr	r2, [pc, #12]	(8004b14 <NVIC_SystemHandlerConfig+0x24>)
 8004b08:	6a53      	ldr	r3, [r2, #36]
 8004b0a:	ea23 0300 	bic.w	r3, r3, r0
 8004b0e:	6253      	str	r3, [r2, #36]
  }
}
 8004b10:	4770      	bx	lr
 8004b12:	46c0      	nop			(mov r8, r8)
 8004b14:	e000ed00 	.word	0xe000ed00

08004b18 <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8004b18:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004b1a:	4c14      	ldr	r4, [pc, #80]	(8004b6c <NVIC_SystemHandlerPriorityConfig+0x54>)
 8004b1c:	68e3      	ldr	r3, [r4, #12]
 8004b1e:	ea6f 0303 	mvn.w	r3, r3
 8004b22:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b26:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8004b28:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 8004b2c:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8004b30:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004b34:	fa2c f303 	lsr.w	r3, ip, r3
 8004b38:	401a      	ands	r2, r3
 8004b3a:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 8004b3c:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004b40:	0940      	lsrs	r0, r0, #5
 8004b42:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004b46:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8004b4a:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8004b4c:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8004b4e:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004b50:	3106      	adds	r1, #6
 8004b52:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004b56:	ea23 030c 	bic.w	r3, r3, ip
 8004b5a:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 8004b5e:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004b62:	431a      	orrs	r2, r3
 8004b64:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8004b68:	bd10      	pop	{r4, pc}
 8004b6a:	46c0      	nop			(mov r8, r8)
 8004b6c:	e000ed00 	.word	0xe000ed00

08004b70 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8004b70:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004b72:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004b76:	2301      	movs	r3, #1
 8004b78:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004b7a:	4a04      	ldr	r2, [pc, #16]	(8004b8c <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 8004b7c:	6a50      	ldr	r0, [r2, #36]
 8004b7e:	ea03 0000 	and.w	r0, r3, r0
 8004b82:	4298      	cmp	r0, r3
 8004b84:	bf14      	ite	ne
 8004b86:	2000      	movne	r0, #0
 8004b88:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004b8a:	4770      	bx	lr
 8004b8c:	e000ed00 	.word	0xe000ed00

08004b90 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8004b90:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004b94:	2301      	movs	r3, #1
 8004b96:	4083      	lsls	r3, r0
 8004b98:	4a02      	ldr	r2, [pc, #8]	(8004ba4 <NVIC_SetSystemHandlerPendingBit+0x14>)
 8004b9a:	6851      	ldr	r1, [r2, #4]
 8004b9c:	430b      	orrs	r3, r1
 8004b9e:	6053      	str	r3, [r2, #4]
}
 8004ba0:	4770      	bx	lr
 8004ba2:	46c0      	nop			(mov r8, r8)
 8004ba4:	e000ed00 	.word	0xe000ed00

08004ba8 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004ba8:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004bac:	3801      	subs	r0, #1
 8004bae:	2301      	movs	r3, #1
 8004bb0:	4083      	lsls	r3, r0
 8004bb2:	4a02      	ldr	r2, [pc, #8]	(8004bbc <NVIC_ClearSystemHandlerPendingBit+0x14>)
 8004bb4:	6851      	ldr	r1, [r2, #4]
 8004bb6:	430b      	orrs	r3, r1
 8004bb8:	6053      	str	r3, [r2, #4]
}
 8004bba:	4770      	bx	lr
 8004bbc:	e000ed00 	.word	0xe000ed00

08004bc0 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004bc0:	0b80      	lsrs	r0, r0, #14
 8004bc2:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004bca:	4a04      	ldr	r2, [pc, #16]	(8004bdc <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 8004bcc:	6a50      	ldr	r0, [r2, #36]
 8004bce:	ea03 0000 	and.w	r0, r3, r0
 8004bd2:	4298      	cmp	r0, r3
 8004bd4:	bf14      	ite	ne
 8004bd6:	2000      	movne	r0, #0
 8004bd8:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004bda:	4770      	bx	lr
 8004bdc:	e000ed00 	.word	0xe000ed00

08004be0 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8004be0:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8004be2:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 8004be6:	d102      	bne.n	8004bee <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 8004be8:	4b0d      	ldr	r3, [pc, #52]	(8004c20 <NVIC_GetFaultHandlerSources+0x40>)
 8004bea:	6ad8      	ldr	r0, [r3, #44]
 8004bec:	e017      	b.n	8004c1e <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d113      	bne.n	8004c1a <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004bf2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004bf6:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8004bfa:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004bfc:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004bfe:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004c00:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004c04:	6a99      	ldr	r1, [r3, #40]
 8004c06:	00d3      	lsls	r3, r2, #3
 8004c08:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 8004c0c:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 8004c0e:	bf14      	ite	ne
 8004c10:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 8004c14:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 8004c18:	e001      	b.n	8004c1e <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8004c1a:	4b01      	ldr	r3, [pc, #4]	(8004c20 <NVIC_GetFaultHandlerSources+0x40>)
 8004c1c:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 8004c1e:	4770      	bx	lr
 8004c20:	e000ed00 	.word	0xe000ed00

08004c24 <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8004c24:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8004c28:	bf0b      	itete	eq
 8004c2a:	4b02      	ldreq	r3, [pc, #8]	(8004c34 <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004c2c:	4b01      	ldrne	r3, [pc, #4]	(8004c34 <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 8004c2e:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004c30:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 8004c32:	4770      	bx	lr
 8004c34:	e000ed00 	.word	0xe000ed00

08004c38 <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 8004c38:	b500      	push	{lr}
 8004c3a:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 8004c3c:	f001 fb88 	bl	8006350 <__GetBASEPRI>
}
 8004c40:	b001      	add	sp, #4
 8004c42:	bd00      	pop	{pc}

08004c44 <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004c44:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004c46:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004c48:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004c4a:	f001 fb7e 	bl	800634a <__BASEPRICONFIG>
}
 8004c4e:	b001      	add	sp, #4
 8004c50:	bd00      	pop	{pc}
 8004c52:	46c0      	nop			(mov r8, r8)

08004c54 <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8004c54:	b500      	push	{lr}
 8004c56:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8004c58:	f001 fb75 	bl	8006346 <__RESETFAULTMASK>
}
 8004c5c:	b001      	add	sp, #4
 8004c5e:	bd00      	pop	{pc}

08004c60 <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8004c60:	b500      	push	{lr}
 8004c62:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8004c64:	f001 fb6d 	bl	8006342 <__SETFAULTMASK>
}
 8004c68:	b001      	add	sp, #4
 8004c6a:	bd00      	pop	{pc}

08004c6c <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 8004c6c:	b500      	push	{lr}
 8004c6e:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8004c70:	f001 fb65 	bl	800633e <__RESETPRIMASK>
}
 8004c74:	b001      	add	sp, #4
 8004c76:	bd00      	pop	{pc}

08004c78 <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8004c78:	b500      	push	{lr}
 8004c7a:	b081      	sub	sp, #4
  __SETPRIMASK();
 8004c7c:	f001 fb5d 	bl	800633a <__SETPRIMASK>
}
 8004c80:	b001      	add	sp, #4
 8004c82:	bd00      	pop	{pc}

08004c84 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004c84:	4b01      	ldr	r3, [pc, #4]	(8004c8c <PWR_BackupAccessCmd+0x8>)
 8004c86:	6018      	str	r0, [r3, #0]
}
 8004c88:	4770      	bx	lr
 8004c8a:	46c0      	nop			(mov r8, r8)
 8004c8c:	420e0020 	.word	0x420e0020

08004c90 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004c90:	4b01      	ldr	r3, [pc, #4]	(8004c98 <PWR_PVDCmd+0x8>)
 8004c92:	6018      	str	r0, [r3, #0]
}
 8004c94:	4770      	bx	lr
 8004c96:	46c0      	nop			(mov r8, r8)
 8004c98:	420e0010 	.word	0x420e0010

08004c9c <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8004c9c:	4a03      	ldr	r2, [pc, #12]	(8004cac <PWR_PVDLevelConfig+0x10>)
 8004c9e:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004ca0:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004ca4:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004ca6:	6010      	str	r0, [r2, #0]
}
 8004ca8:	4770      	bx	lr
 8004caa:	46c0      	nop			(mov r8, r8)
 8004cac:	40007000 	.word	0x40007000

08004cb0 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004cb0:	4b01      	ldr	r3, [pc, #4]	(8004cb8 <PWR_WakeUpPinCmd+0x8>)
 8004cb2:	6018      	str	r0, [r3, #0]
}
 8004cb4:	4770      	bx	lr
 8004cb6:	46c0      	nop			(mov r8, r8)
 8004cb8:	420e00a0 	.word	0x420e00a0

08004cbc <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8004cbc:	4b03      	ldr	r3, [pc, #12]	(8004ccc <PWR_GetFlagStatus+0x10>)
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	4218      	tst	r0, r3
 8004cc2:	bf0c      	ite	eq
 8004cc4:	2000      	moveq	r0, #0
 8004cc6:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004cc8:	4770      	bx	lr
 8004cca:	46c0      	nop			(mov r8, r8)
 8004ccc:	40007000 	.word	0x40007000

08004cd0 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004cd0:	4a02      	ldr	r2, [pc, #8]	(8004cdc <PWR_ClearFlag+0xc>)
 8004cd2:	6813      	ldr	r3, [r2, #0]
 8004cd4:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8004cd8:	6013      	str	r3, [r2, #0]
}
 8004cda:	4770      	bx	lr
 8004cdc:	40007000 	.word	0x40007000

08004ce0 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004ce0:	4a0b      	ldr	r2, [pc, #44]	(8004d10 <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004ce2:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004ce4:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004ce6:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004ce8:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004cec:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8004cee:	6813      	ldr	r3, [r2, #0]
 8004cf0:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004cf4:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004cf6:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004cfa:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004cfe:	3210      	adds	r2, #16
 8004d00:	6813      	ldr	r3, [r2, #0]
 8004d02:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004d06:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8004d08:	f001 faf2 	bl	80062f0 <__WFI>
}
 8004d0c:	b001      	add	sp, #4
 8004d0e:	bd00      	pop	{pc}
 8004d10:	40007000 	.word	0x40007000

08004d14 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004d14:	4a0c      	ldr	r2, [pc, #48]	(8004d48 <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004d16:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004d18:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004d1a:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8004d1c:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004d20:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004d22:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004d24:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004d28:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004d2c:	3210      	adds	r2, #16
 8004d2e:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004d30:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004d32:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004d36:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004d38:	d102      	bne.n	8004d40 <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004d3a:	f001 fad9 	bl	80062f0 <__WFI>
 8004d3e:	e001      	b.n	8004d44 <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004d40:	f001 fad8 	bl	80062f4 <__WFE>
  }
}
 8004d44:	b001      	add	sp, #4
 8004d46:	bd00      	pop	{pc}
 8004d48:	40007000 	.word	0x40007000

08004d4c <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8004d4c:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8004d4e:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8004d52:	4620      	mov	r0, r4
 8004d54:	2101      	movs	r1, #1
 8004d56:	f000 f97d 	bl	8005054 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8004d5a:	4620      	mov	r0, r4
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	f000 f979 	bl	8005054 <RCC_APB1PeriphResetCmd>
}
 8004d62:	bd10      	pop	{r4, pc}

08004d64 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004d64:	4a0d      	ldr	r2, [pc, #52]	(8004d9c <RCC_DeInit+0x38>)
 8004d66:	6813      	ldr	r3, [r2, #0]
 8004d68:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004d6c:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8004d6e:	6851      	ldr	r1, [r2, #4]
 8004d70:	4b0b      	ldr	r3, [pc, #44]	(8004da0 <RCC_DeInit+0x3c>)
 8004d72:	ea01 0303 	and.w	r3, r1, r3
 8004d76:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004d78:	6813      	ldr	r3, [r2, #0]
 8004d7a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004d7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d82:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004d84:	6813      	ldr	r3, [r2, #0]
 8004d86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d8a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8004d8c:	6853      	ldr	r3, [r2, #4]
 8004d8e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004d92:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004d94:	2300      	movs	r3, #0
 8004d96:	6093      	str	r3, [r2, #8]
}
 8004d98:	4770      	bx	lr
 8004d9a:	46c0      	nop			(mov r8, r8)
 8004d9c:	40021000 	.word	0x40021000
 8004da0:	f8ff0000 	.word	0xf8ff0000

08004da4 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004da4:	4a0b      	ldr	r2, [pc, #44]	(8004dd4 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004da6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004daa:	6813      	ldr	r3, [r2, #0]
 8004dac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004db0:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004db2:	6813      	ldr	r3, [r2, #0]
 8004db4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004db8:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004dba:	d003      	beq.n	8004dc4 <RCC_HSEConfig+0x20>
 8004dbc:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004dc0:	d107      	bne.n	8004dd2 <RCC_HSEConfig+0x2e>
 8004dc2:	e002      	b.n	8004dca <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004dc4:	6813      	ldr	r3, [r2, #0]
 8004dc6:	4303      	orrs	r3, r0
 8004dc8:	e002      	b.n	8004dd0 <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8004dca:	6813      	ldr	r3, [r2, #0]
 8004dcc:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004dd0:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004dd2:	4770      	bx	lr
 8004dd4:	40021000 	.word	0x40021000

08004dd8 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004dd8:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 8004dda:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004ddc:	4909      	ldr	r1, [pc, #36]	(8004e04 <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 8004dde:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004de0:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004de2:	9b01      	ldr	r3, [sp, #4]
 8004de4:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004de6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004dea:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004dec:	d103      	bne.n	8004df6 <RCC_WaitForHSEStartUp+0x1e>
 8004dee:	9b01      	ldr	r3, [sp, #4]
 8004df0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004df4:	d1f4      	bne.n	8004de0 <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004df6:	4b03      	ldr	r3, [pc, #12]	(8004e04 <RCC_WaitForHSEStartUp+0x2c>)
 8004df8:	6818      	ldr	r0, [r3, #0]
 8004dfa:	0c40      	lsrs	r0, r0, #17
 8004dfc:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 8004e00:	b002      	add	sp, #8
 8004e02:	4770      	bx	lr
 8004e04:	40021000 	.word	0x40021000

08004e08 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8004e08:	4a03      	ldr	r2, [pc, #12]	(8004e18 <RCC_AdjustHSICalibrationValue+0x10>)
 8004e0a:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8004e0c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8004e10:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004e14:	6013      	str	r3, [r2, #0]
}
 8004e16:	4770      	bx	lr
 8004e18:	40021000 	.word	0x40021000

08004e1c <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004e1c:	4b01      	ldr	r3, [pc, #4]	(8004e24 <RCC_HSICmd+0x8>)
 8004e1e:	6018      	str	r0, [r3, #0]
}
 8004e20:	4770      	bx	lr
 8004e22:	46c0      	nop			(mov r8, r8)
 8004e24:	42420000 	.word	0x42420000

08004e28 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004e28:	4a03      	ldr	r2, [pc, #12]	(8004e38 <RCC_PLLConfig+0x10>)
 8004e2a:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004e2c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004e30:	4318      	orrs	r0, r3
 8004e32:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e34:	6050      	str	r0, [r2, #4]
}
 8004e36:	4770      	bx	lr
 8004e38:	40021000 	.word	0x40021000

08004e3c <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004e3c:	4b01      	ldr	r3, [pc, #4]	(8004e44 <RCC_PLLCmd+0x8>)
 8004e3e:	6018      	str	r0, [r3, #0]
}
 8004e40:	4770      	bx	lr
 8004e42:	46c0      	nop			(mov r8, r8)
 8004e44:	42420060 	.word	0x42420060

08004e48 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004e48:	4a03      	ldr	r2, [pc, #12]	(8004e58 <RCC_SYSCLKConfig+0x10>)
 8004e4a:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004e4c:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004e50:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e52:	6050      	str	r0, [r2, #4]
}
 8004e54:	4770      	bx	lr
 8004e56:	46c0      	nop			(mov r8, r8)
 8004e58:	40021000 	.word	0x40021000

08004e5c <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8004e5c:	4b02      	ldr	r3, [pc, #8]	(8004e68 <RCC_GetSYSCLKSource+0xc>)
 8004e5e:	6858      	ldr	r0, [r3, #4]
 8004e60:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8004e64:	4770      	bx	lr
 8004e66:	46c0      	nop			(mov r8, r8)
 8004e68:	40021000 	.word	0x40021000

08004e6c <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004e6c:	4a03      	ldr	r2, [pc, #12]	(8004e7c <RCC_HCLKConfig+0x10>)
 8004e6e:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8004e70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004e74:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e76:	6050      	str	r0, [r2, #4]
}
 8004e78:	4770      	bx	lr
 8004e7a:	46c0      	nop			(mov r8, r8)
 8004e7c:	40021000 	.word	0x40021000

08004e80 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004e80:	4a03      	ldr	r2, [pc, #12]	(8004e90 <RCC_PCLK1Config+0x10>)
 8004e82:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004e84:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004e88:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e8a:	6050      	str	r0, [r2, #4]
}
 8004e8c:	4770      	bx	lr
 8004e8e:	46c0      	nop			(mov r8, r8)
 8004e90:	40021000 	.word	0x40021000

08004e94 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004e94:	4a03      	ldr	r2, [pc, #12]	(8004ea4 <RCC_PCLK2Config+0x10>)
 8004e96:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004e98:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004e9c:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004ea0:	6053      	str	r3, [r2, #4]
}
 8004ea2:	4770      	bx	lr
 8004ea4:	40021000 	.word	0x40021000

08004ea8 <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004ea8:	b121      	cbz	r1, 8004eb4 <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8004eaa:	4a05      	ldr	r2, [pc, #20]	(8004ec0 <RCC_ITConfig+0x18>)
 8004eac:	7813      	ldrb	r3, [r2, #0]
 8004eae:	ea40 0303 	orr.w	r3, r0, r3
 8004eb2:	e003      	b.n	8004ebc <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8004eb4:	4a02      	ldr	r2, [pc, #8]	(8004ec0 <RCC_ITConfig+0x18>)
 8004eb6:	7813      	ldrb	r3, [r2, #0]
 8004eb8:	ea23 0300 	bic.w	r3, r3, r0
 8004ebc:	7013      	strb	r3, [r2, #0]
  }
}
 8004ebe:	4770      	bx	lr
 8004ec0:	40021009 	.word	0x40021009

08004ec4 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004ec4:	4b01      	ldr	r3, [pc, #4]	(8004ecc <RCC_USBCLKConfig+0x8>)
 8004ec6:	6018      	str	r0, [r3, #0]
}
 8004ec8:	4770      	bx	lr
 8004eca:	46c0      	nop			(mov r8, r8)
 8004ecc:	424200d8 	.word	0x424200d8

08004ed0 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004ed0:	4a03      	ldr	r2, [pc, #12]	(8004ee0 <RCC_ADCCLKConfig+0x10>)
 8004ed2:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004ed4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004ed8:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004eda:	6050      	str	r0, [r2, #4]
}
 8004edc:	4770      	bx	lr
 8004ede:	46c0      	nop			(mov r8, r8)
 8004ee0:	40021000 	.word	0x40021000

08004ee4 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004ee4:	4a06      	ldr	r2, [pc, #24]	(8004f00 <RCC_LSEConfig+0x1c>)
 8004ee6:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004ee8:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004eea:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004eec:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8004eee:	bf08      	it	eq
 8004ef0:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004ef2:	d003      	beq.n	8004efc <RCC_LSEConfig+0x18>
 8004ef4:	2804      	cmp	r0, #4
 8004ef6:	d101      	bne.n	8004efc <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8004ef8:	2305      	movs	r3, #5
 8004efa:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004efc:	4770      	bx	lr
 8004efe:	46c0      	nop			(mov r8, r8)
 8004f00:	40021020 	.word	0x40021020

08004f04 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8004f04:	4b01      	ldr	r3, [pc, #4]	(8004f0c <RCC_LSICmd+0x8>)
 8004f06:	6018      	str	r0, [r3, #0]
}
 8004f08:	4770      	bx	lr
 8004f0a:	46c0      	nop			(mov r8, r8)
 8004f0c:	42420480 	.word	0x42420480

08004f10 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8004f10:	4a02      	ldr	r2, [pc, #8]	(8004f1c <RCC_RTCCLKConfig+0xc>)
 8004f12:	6a13      	ldr	r3, [r2, #32]
 8004f14:	4318      	orrs	r0, r3
 8004f16:	6210      	str	r0, [r2, #32]
}
 8004f18:	4770      	bx	lr
 8004f1a:	46c0      	nop			(mov r8, r8)
 8004f1c:	40021000 	.word	0x40021000

08004f20 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8004f20:	4b01      	ldr	r3, [pc, #4]	(8004f28 <RCC_RTCCLKCmd+0x8>)
 8004f22:	6018      	str	r0, [r3, #0]
}
 8004f24:	4770      	bx	lr
 8004f26:	46c0      	nop			(mov r8, r8)
 8004f28:	4242043c 	.word	0x4242043c

08004f2c <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004f2c:	4929      	ldr	r1, [pc, #164]	(8004fd4 <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004f2e:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004f30:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 8004f32:	f003 030c 	and.w	r3, r3, #12	; 0xc
 8004f36:	2b04      	cmp	r3, #4
 8004f38:	d021      	beq.n	8004f7e <RCC_GetClocksFreq+0x52>
 8004f3a:	2b08      	cmp	r3, #8
 8004f3c:	d11f      	bne.n	8004f7e <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8004f3e:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 8004f40:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004f44:	0c9b      	lsrs	r3, r3, #18
 8004f46:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8004f48:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 8004f4a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 8004f4e:	bf08      	it	eq
 8004f50:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004f54:	d006      	beq.n	8004f64 <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004f56:	684b      	ldr	r3, [r1, #4]
 8004f58:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004f5c:	ea4f 1342 	mov.w	r3, r2, lsl #5
 8004f60:	d006      	beq.n	8004f70 <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004f62:	1a9b      	subs	r3, r3, r2
 8004f64:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004f68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004f6c:	021b      	lsls	r3, r3, #8
 8004f6e:	e007      	b.n	8004f80 <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004f70:	1a9b      	subs	r3, r3, r2
 8004f72:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004f76:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004f7a:	025b      	lsls	r3, r3, #9
 8004f7c:	e000      	b.n	8004f80 <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004f7e:	4b16      	ldr	r3, [pc, #88]	(8004fd8 <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004f80:	4814      	ldr	r0, [pc, #80]	(8004fd4 <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004f82:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004f86:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004f88:	4a14      	ldr	r2, [pc, #80]	(8004fdc <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004f8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004f8e:	091b      	lsrs	r3, r3, #4
 8004f90:	5cd3      	ldrb	r3, [r2, r3]
 8004f92:	f8dc 1000 	ldr.w	r1, [ip]
 8004f96:	40d9      	lsrs	r1, r3
 8004f98:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8004f9c:	6843      	ldr	r3, [r0, #4]
 8004f9e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004fa2:	0a1b      	lsrs	r3, r3, #8
 8004fa4:	5cd3      	ldrb	r3, [r2, r3]
 8004fa6:	fa31 f303 	lsrs.w	r3, r1, r3
 8004faa:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8004fae:	6843      	ldr	r3, [r0, #4]
 8004fb0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004fb4:	0adb      	lsrs	r3, r3, #11
 8004fb6:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004fb8:	4a09      	ldr	r2, [pc, #36]	(8004fe0 <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004fba:	40d9      	lsrs	r1, r3
 8004fbc:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004fc0:	6843      	ldr	r3, [r0, #4]
 8004fc2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004fc6:	0b9b      	lsrs	r3, r3, #14
 8004fc8:	5cd3      	ldrb	r3, [r2, r3]
 8004fca:	fbb1 f1f3 	udiv	r1, r1, r3
 8004fce:	f8cc 1010 	str.w	r1, [ip, #16]
}
 8004fd2:	4770      	bx	lr
 8004fd4:	40021000 	.word	0x40021000
 8004fd8:	007a1200 	.word	0x007a1200
 8004fdc:	080063b4 	.word	0x080063b4
 8004fe0:	080063c4 	.word	0x080063c4

08004fe4 <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004fe4:	b121      	cbz	r1, 8004ff0 <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004fe6:	4a05      	ldr	r2, [pc, #20]	(8004ffc <RCC_AHBPeriphClockCmd+0x18>)
 8004fe8:	6953      	ldr	r3, [r2, #20]
 8004fea:	ea40 0303 	orr.w	r3, r0, r3
 8004fee:	e003      	b.n	8004ff8 <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8004ff0:	4a02      	ldr	r2, [pc, #8]	(8004ffc <RCC_AHBPeriphClockCmd+0x18>)
 8004ff2:	6953      	ldr	r3, [r2, #20]
 8004ff4:	ea23 0300 	bic.w	r3, r3, r0
 8004ff8:	6153      	str	r3, [r2, #20]
  }
}
 8004ffa:	4770      	bx	lr
 8004ffc:	40021000 	.word	0x40021000

08005000 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005000:	b121      	cbz	r1, 800500c <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005002:	4a05      	ldr	r2, [pc, #20]	(8005018 <RCC_APB2PeriphClockCmd+0x18>)
 8005004:	6993      	ldr	r3, [r2, #24]
 8005006:	ea40 0303 	orr.w	r3, r0, r3
 800500a:	e003      	b.n	8005014 <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800500c:	4a02      	ldr	r2, [pc, #8]	(8005018 <RCC_APB2PeriphClockCmd+0x18>)
 800500e:	6993      	ldr	r3, [r2, #24]
 8005010:	ea23 0300 	bic.w	r3, r3, r0
 8005014:	6193      	str	r3, [r2, #24]
  }
}
 8005016:	4770      	bx	lr
 8005018:	40021000 	.word	0x40021000

0800501c <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800501c:	b121      	cbz	r1, 8005028 <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800501e:	4a05      	ldr	r2, [pc, #20]	(8005034 <RCC_APB1PeriphClockCmd+0x18>)
 8005020:	69d3      	ldr	r3, [r2, #28]
 8005022:	ea40 0303 	orr.w	r3, r0, r3
 8005026:	e003      	b.n	8005030 <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8005028:	4a02      	ldr	r2, [pc, #8]	(8005034 <RCC_APB1PeriphClockCmd+0x18>)
 800502a:	69d3      	ldr	r3, [r2, #28]
 800502c:	ea23 0300 	bic.w	r3, r3, r0
 8005030:	61d3      	str	r3, [r2, #28]
  }
}
 8005032:	4770      	bx	lr
 8005034:	40021000 	.word	0x40021000

08005038 <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005038:	b121      	cbz	r1, 8005044 <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800503a:	4a05      	ldr	r2, [pc, #20]	(8005050 <RCC_APB2PeriphResetCmd+0x18>)
 800503c:	68d3      	ldr	r3, [r2, #12]
 800503e:	ea40 0303 	orr.w	r3, r0, r3
 8005042:	e003      	b.n	800504c <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8005044:	4a02      	ldr	r2, [pc, #8]	(8005050 <RCC_APB2PeriphResetCmd+0x18>)
 8005046:	68d3      	ldr	r3, [r2, #12]
 8005048:	ea23 0300 	bic.w	r3, r3, r0
 800504c:	60d3      	str	r3, [r2, #12]
  }
}
 800504e:	4770      	bx	lr
 8005050:	40021000 	.word	0x40021000

08005054 <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005054:	b121      	cbz	r1, 8005060 <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8005056:	4a05      	ldr	r2, [pc, #20]	(800506c <RCC_APB1PeriphResetCmd+0x18>)
 8005058:	6913      	ldr	r3, [r2, #16]
 800505a:	ea40 0303 	orr.w	r3, r0, r3
 800505e:	e003      	b.n	8005068 <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8005060:	4a02      	ldr	r2, [pc, #8]	(800506c <RCC_APB1PeriphResetCmd+0x18>)
 8005062:	6913      	ldr	r3, [r2, #16]
 8005064:	ea23 0300 	bic.w	r3, r3, r0
 8005068:	6113      	str	r3, [r2, #16]
  }
}
 800506a:	4770      	bx	lr
 800506c:	40021000 	.word	0x40021000

08005070 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8005070:	4b01      	ldr	r3, [pc, #4]	(8005078 <RCC_BackupResetCmd+0x8>)
 8005072:	6018      	str	r0, [r3, #0]
}
 8005074:	4770      	bx	lr
 8005076:	46c0      	nop			(mov r8, r8)
 8005078:	42420440 	.word	0x42420440

0800507c <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 800507c:	4b01      	ldr	r3, [pc, #4]	(8005084 <RCC_ClockSecuritySystemCmd+0x8>)
 800507e:	6018      	str	r0, [r3, #0]
}
 8005080:	4770      	bx	lr
 8005082:	46c0      	nop			(mov r8, r8)
 8005084:	4242004c 	.word	0x4242004c

08005088 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8005088:	4b01      	ldr	r3, [pc, #4]	(8005090 <RCC_MCOConfig+0x8>)
 800508a:	7018      	strb	r0, [r3, #0]
}
 800508c:	4770      	bx	lr
 800508e:	46c0      	nop			(mov r8, r8)
 8005090:	40021007 	.word	0x40021007

08005094 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8005094:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8005096:	2b01      	cmp	r3, #1
 8005098:	d108      	bne.n	80050ac <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 800509a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800509e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80050a2:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 80050a6:	3307      	adds	r3, #7
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	e00c      	b.n	80050c6 <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d108      	bne.n	80050c2 <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 80050b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80050b4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80050b8:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 80050bc:	3306      	adds	r3, #6
 80050be:	6a1b      	ldr	r3, [r3, #32]
 80050c0:	e001      	b.n	80050c6 <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80050c2:	4b04      	ldr	r3, [pc, #16]	(80050d4 <RCC_GetFlagStatus+0x40>)
 80050c4:	6a5b      	ldr	r3, [r3, #36]
 80050c6:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 80050ca:	fa33 f000 	lsrs.w	r0, r3, r0
 80050ce:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80050d2:	4770      	bx	lr
 80050d4:	40021000 	.word	0x40021000

080050d8 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80050d8:	4a02      	ldr	r2, [pc, #8]	(80050e4 <RCC_ClearFlag+0xc>)
 80050da:	6a53      	ldr	r3, [r2, #36]
 80050dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050e0:	6253      	str	r3, [r2, #36]
}
 80050e2:	4770      	bx	lr
 80050e4:	40021000 	.word	0x40021000

080050e8 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 80050e8:	4b03      	ldr	r3, [pc, #12]	(80050f8 <RCC_GetITStatus+0x10>)
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	4218      	tst	r0, r3
 80050ee:	bf0c      	ite	eq
 80050f0:	2000      	moveq	r0, #0
 80050f2:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 80050f4:	4770      	bx	lr
 80050f6:	46c0      	nop			(mov r8, r8)
 80050f8:	40021000 	.word	0x40021000

080050fc <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 80050fc:	4b01      	ldr	r3, [pc, #4]	(8005104 <RCC_ClearITPendingBit+0x8>)
 80050fe:	7018      	strb	r0, [r3, #0]
}
 8005100:	4770      	bx	lr
 8005102:	46c0      	nop			(mov r8, r8)
 8005104:	4002100a 	.word	0x4002100a

08005108 <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8005108:	2804      	cmp	r0, #4
 800510a:	d103      	bne.n	8005114 <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800510c:	4a04      	ldr	r2, [pc, #16]	(8005120 <SysTick_CLKSourceConfig+0x18>)
 800510e:	6813      	ldr	r3, [r2, #0]
 8005110:	4303      	orrs	r3, r0
 8005112:	e003      	b.n	800511c <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8005114:	4a02      	ldr	r2, [pc, #8]	(8005120 <SysTick_CLKSourceConfig+0x18>)
 8005116:	6813      	ldr	r3, [r2, #0]
 8005118:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 800511c:	6013      	str	r3, [r2, #0]
  }
}
 800511e:	4770      	bx	lr
 8005120:	e000e010 	.word	0xe000e010

08005124 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8005124:	4b01      	ldr	r3, [pc, #4]	(800512c <SysTick_SetReload+0x8>)
 8005126:	6058      	str	r0, [r3, #4]
}
 8005128:	4770      	bx	lr
 800512a:	46c0      	nop			(mov r8, r8)
 800512c:	e000e010 	.word	0xe000e010

08005130 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8005130:	2801      	cmp	r0, #1
 8005132:	d103      	bne.n	800513c <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8005134:	4a08      	ldr	r2, [pc, #32]	(8005158 <SysTick_CounterCmd+0x28>)
 8005136:	6813      	ldr	r3, [r2, #0]
 8005138:	4303      	orrs	r3, r0
 800513a:	e006      	b.n	800514a <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 800513c:	f110 0f02 	cmn.w	r0, #2	; 0x2
 8005140:	d105      	bne.n	800514e <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8005142:	4a05      	ldr	r2, [pc, #20]	(8005158 <SysTick_CounterCmd+0x28>)
 8005144:	6813      	ldr	r3, [r2, #0]
 8005146:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800514a:	6013      	str	r3, [r2, #0]
 800514c:	e002      	b.n	8005154 <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 800514e:	4b02      	ldr	r3, [pc, #8]	(8005158 <SysTick_CounterCmd+0x28>)
 8005150:	2200      	movs	r2, #0
 8005152:	609a      	str	r2, [r3, #8]
  }    
}
 8005154:	4770      	bx	lr
 8005156:	46c0      	nop			(mov r8, r8)
 8005158:	e000e010 	.word	0xe000e010

0800515c <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800515c:	b120      	cbz	r0, 8005168 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800515e:	4a05      	ldr	r2, [pc, #20]	(8005174 <SysTick_ITConfig+0x18>)
 8005160:	6813      	ldr	r3, [r2, #0]
 8005162:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005166:	e003      	b.n	8005170 <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8005168:	4a02      	ldr	r2, [pc, #8]	(8005174 <SysTick_ITConfig+0x18>)
 800516a:	6813      	ldr	r3, [r2, #0]
 800516c:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005170:	6013      	str	r3, [r2, #0]
  }
}
 8005172:	4770      	bx	lr
 8005174:	e000e010 	.word	0xe000e010

08005178 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8005178:	4b01      	ldr	r3, [pc, #4]	(8005180 <SysTick_GetCounter+0x8>)
 800517a:	6898      	ldr	r0, [r3, #8]
}
 800517c:	4770      	bx	lr
 800517e:	46c0      	nop			(mov r8, r8)
 8005180:	e000e010 	.word	0xe000e010

08005184 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8005184:	08c3      	lsrs	r3, r0, #3
 8005186:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 8005188:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 800518a:	d106      	bne.n	800519a <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 800518c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8005190:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8005194:	330e      	adds	r3, #14
 8005196:	6818      	ldr	r0, [r3, #0]
 8005198:	e001      	b.n	800519e <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 800519a:	4b03      	ldr	r3, [pc, #12]	(80051a8 <SysTick_GetFlagStatus+0x24>)
 800519c:	68d8      	ldr	r0, [r3, #12]
 800519e:	40d0      	lsrs	r0, r2
 80051a0:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80051a4:	4770      	bx	lr
 80051a6:	46c0      	nop			(mov r8, r8)
 80051a8:	e000e010 	.word	0xe000e010

080051ac <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80051ac:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80051ae:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80051b0:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80051b4:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80051b6:	8803      	ldrh	r3, [r0, #0]
 80051b8:	88ca      	ldrh	r2, [r1, #6]
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	4313      	orrs	r3, r2
 80051be:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80051c0:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80051c2:	4313      	orrs	r3, r2
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80051c8:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80051ca:	4a0b      	ldr	r2, [pc, #44]	(80051f8 <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80051cc:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80051ce:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80051d0:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80051d2:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80051d4:	f04f 0301 	mov.w	r3, #1	; 0x1
 80051d8:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80051da:	4b08      	ldr	r3, [pc, #32]	(80051fc <TIM_TimeBaseInit+0x50>)
 80051dc:	4298      	cmp	r0, r3
 80051de:	bf14      	ite	ne
 80051e0:	2300      	movne	r3, #0
 80051e2:	2301      	moveq	r3, #1
 80051e4:	4290      	cmp	r0, r2
 80051e6:	bf08      	it	eq
 80051e8:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 80051ec:	b113      	cbz	r3, 80051f4 <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80051ee:	f89c 3008 	ldrb.w	r3, [ip, #8]
 80051f2:	8603      	strh	r3, [r0, #48]
  }        
}
 80051f4:	b002      	add	sp, #8
 80051f6:	4770      	bx	lr
 80051f8:	40012c00 	.word	0x40012c00
 80051fc:	40013400 	.word	0x40013400

08005200 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005200:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005202:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005204:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005208:	041b      	lsls	r3, r3, #16
 800520a:	0c1b      	lsrs	r3, r3, #16
 800520c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800520e:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005210:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005212:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005214:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005216:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005218:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800521c:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800521e:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005222:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005226:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005228:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800522a:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800522c:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800522e:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8005232:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005236:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800523a:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800523c:	4b1a      	ldr	r3, [pc, #104]	(80052a8 <TIM_OC1Init+0xa8>)
 800523e:	4a1b      	ldr	r2, [pc, #108]	(80052ac <TIM_OC1Init+0xac>)
 8005240:	4298      	cmp	r0, r3
 8005242:	bf14      	ite	ne
 8005244:	2300      	movne	r3, #0
 8005246:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005248:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800524a:	4290      	cmp	r0, r2
 800524c:	bf08      	it	eq
 800524e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005252:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005254:	b1eb      	cbz	r3, 8005292 <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8005256:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 800525a:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800525e:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8005262:	3a09      	subs	r2, #9
 8005264:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8005268:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 800526a:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 800526e:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8005272:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8005276:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800527a:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800527e:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 8005282:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8005286:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800528a:	4313      	orrs	r3, r2
 800528c:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800528e:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8005292:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005296:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800529a:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800529c:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800529e:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052a0:	8404      	strh	r4, [r0, #32]
}
 80052a2:	b003      	add	sp, #12
 80052a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052a6:	46c0      	nop			(mov r8, r8)
 80052a8:	40013400 	.word	0x40013400
 80052ac:	40012c00 	.word	0x40012c00

080052b0 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80052b0:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052b2:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80052b4:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80052b8:	041b      	lsls	r3, r3, #16
 80052ba:	0c1b      	lsrs	r3, r3, #16
 80052bc:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80052be:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052c0:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80052c2:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052c6:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052c8:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80052ca:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052cc:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80052ce:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80052d0:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80052d2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80052d6:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80052d8:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80052da:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80052de:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80052e0:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80052e2:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80052e4:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80052e6:	4b1e      	ldr	r3, [pc, #120]	(8005360 <TIM_OC2Init+0xb0>)
 80052e8:	4a1e      	ldr	r2, [pc, #120]	(8005364 <TIM_OC2Init+0xb4>)
 80052ea:	4298      	cmp	r0, r3
 80052ec:	bf14      	ite	ne
 80052ee:	2300      	movne	r3, #0
 80052f0:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052f2:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80052f4:	4290      	cmp	r0, r2
 80052f6:	bf08      	it	eq
 80052f8:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052fc:	9001      	str	r0, [sp, #4]
 80052fe:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005300:	b30b      	cbz	r3, 8005346 <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8005302:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8005306:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800530a:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 800530e:	3a01      	subs	r2, #1
 8005310:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8005314:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8005318:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 800531c:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8005320:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8005324:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005328:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800532a:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 800532e:	f247 33ff 	movw	r3, #29695	; 0x73ff
 8005332:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005336:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800533a:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800533e:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005340:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 8005344:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005346:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800534a:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800534e:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8005352:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005354:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005356:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005358:	8404      	strh	r4, [r0, #32]
}
 800535a:	b003      	add	sp, #12
 800535c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800535e:	46c0      	nop			(mov r8, r8)
 8005360:	40013400 	.word	0x40013400
 8005364:	40012c00 	.word	0x40012c00

08005368 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005368:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800536a:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800536c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005370:	041b      	lsls	r3, r3, #16
 8005372:	0c1b      	lsrs	r3, r3, #16
 8005374:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005376:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005378:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800537a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800537e:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005380:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005382:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005384:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005386:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005388:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800538a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 800538e:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005390:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8005392:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005396:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8005398:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800539a:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800539c:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800539e:	4b1d      	ldr	r3, [pc, #116]	(8005414 <TIM_OC3Init+0xac>)
 80053a0:	4a1d      	ldr	r2, [pc, #116]	(8005418 <TIM_OC3Init+0xb0>)
 80053a2:	4298      	cmp	r0, r3
 80053a4:	bf14      	ite	ne
 80053a6:	2300      	movne	r3, #0
 80053a8:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80053aa:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80053ac:	4290      	cmp	r0, r2
 80053ae:	bf08      	it	eq
 80053b0:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80053b4:	9001      	str	r0, [sp, #4]
 80053b6:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80053b8:	b30b      	cbz	r3, 80053fe <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80053ba:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80053be:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80053c2:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80053c6:	3a01      	subs	r2, #1
 80053c8:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80053cc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 80053d0:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80053d4:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80053d8:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 80053dc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80053e0:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80053e2:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 80053e6:	f644 73ff 	movw	r3, #20479	; 0x4fff
 80053ea:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80053ee:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80053f2:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80053f6:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80053f8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80053fc:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80053fe:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005402:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005406:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005408:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800540a:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800540c:	8404      	strh	r4, [r0, #32]
}
 800540e:	b003      	add	sp, #12
 8005410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005412:	46c0      	nop			(mov r8, r8)
 8005414:	40013400 	.word	0x40013400
 8005418:	40012c00 	.word	0x40012c00

0800541c <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800541c:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800541e:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005420:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005424:	041b      	lsls	r3, r3, #16
 8005426:	0c1b      	lsrs	r3, r3, #16
 8005428:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800542a:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800542c:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800542e:	b29b      	uxth	r3, r3
 8005430:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005432:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005434:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005436:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800543a:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800543c:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800543e:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005440:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005442:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005444:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005448:	4b17      	ldr	r3, [pc, #92]	(80054a8 <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800544a:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800544c:	4a17      	ldr	r2, [pc, #92]	(80054ac <TIM_OC4Init+0x90>)
 800544e:	4298      	cmp	r0, r3
 8005450:	bf14      	ite	ne
 8005452:	2300      	movne	r3, #0
 8005454:	2301      	moveq	r3, #1
 8005456:	4290      	cmp	r0, r2
 8005458:	bf08      	it	eq
 800545a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800545e:	9003      	str	r0, [sp, #12]
 8005460:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005462:	b13b      	cbz	r3, 8005474 <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8005464:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005468:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 800546a:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800546c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8005470:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005474:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005478:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800547c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8005480:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8005482:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005484:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8005488:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800548a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800548e:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005492:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005496:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005498:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800549a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800549e:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a0:	8403      	strh	r3, [r0, #32]
}
 80054a2:	b005      	add	sp, #20
 80054a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054a6:	46c0      	nop			(mov r8, r8)
 80054a8:	40013400 	.word	0x40013400
 80054ac:	40012c00 	.word	0x40012c00

080054b0 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80054b0:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80054b2:	b530      	push	{r4, r5, lr}
 80054b4:	4604      	mov	r4, r0
 80054b6:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80054b8:	bb43      	cbnz	r3, 800550c <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80054ba:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80054bc:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80054be:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80054c2:	041b      	lsls	r3, r3, #16
 80054c4:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80054c6:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 80054ca:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80054cc:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 80054ce:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 80054d0:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054d2:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80054d6:	041b      	lsls	r3, r3, #16
 80054d8:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80054da:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054de:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80054e2:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054e4:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80054e6:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80054e8:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054ec:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80054f0:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054f2:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80054f4:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80054f6:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80054f8:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80054fa:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80054fe:	041b      	lsls	r3, r3, #16
 8005500:	0c1b      	lsrs	r3, r3, #16
 8005502:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005504:	8b23      	ldrh	r3, [r4, #24]
 8005506:	b29b      	uxth	r3, r3
 8005508:	4313      	orrs	r3, r2
 800550a:	e02e      	b.n	800556a <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 800550c:	2b04      	cmp	r3, #4
 800550e:	d12e      	bne.n	800556e <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005510:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005512:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005516:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800551a:	041b      	lsls	r3, r3, #16
 800551c:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800551e:	8888      	ldrh	r0, [r1, #4]
 8005520:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005522:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005524:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 8005526:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005528:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800552c:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800552e:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005532:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005534:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005536:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800553a:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800553c:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800553e:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005542:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005546:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005548:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800554a:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800554e:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005550:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005552:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005554:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005556:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800555a:	041b      	lsls	r3, r3, #16
 800555c:	0c1b      	lsrs	r3, r3, #16
 800555e:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005560:	8b23      	ldrh	r3, [r4, #24]
 8005562:	b29b      	uxth	r3, r3
 8005564:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005568:	b29b      	uxth	r3, r3
 800556a:	8323      	strh	r3, [r4, #24]
 800556c:	e055      	b.n	800561a <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800556e:	2b08      	cmp	r3, #8
 8005570:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8005574:	8888      	ldrh	r0, [r1, #4]
 8005576:	8909      	ldrh	r1, [r1, #8]
 8005578:	d125      	bne.n	80055c6 <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800557a:	8c23      	ldrh	r3, [r4, #32]
 800557c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005580:	041b      	lsls	r3, r3, #16
 8005582:	0c1b      	lsrs	r3, r3, #16
 8005584:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 8005586:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 8005588:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800558a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800558e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005592:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005594:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005596:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005598:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800559a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800559e:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80055a2:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80055a4:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80055a6:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80055a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80055ac:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 80055ae:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80055b0:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055b2:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80055b4:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80055b8:	041b      	lsls	r3, r3, #16
 80055ba:	0c1b      	lsrs	r3, r3, #16
 80055bc:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80055be:	8ba3      	ldrh	r3, [r4, #28]
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	4313      	orrs	r3, r2
 80055c4:	e028      	b.n	8005618 <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80055c6:	8c23      	ldrh	r3, [r4, #32]
 80055c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055cc:	041b      	lsls	r3, r3, #16
 80055ce:	0c1b      	lsrs	r3, r3, #16
 80055d0:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 80055d2:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 80055d4:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055da:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055e0:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055e2:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055e4:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055e8:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055ea:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055ec:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055f0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055f4:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055f6:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055f8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80055fc:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 80055fe:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005600:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005602:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005604:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005608:	041b      	lsls	r3, r3, #16
 800560a:	0c1b      	lsrs	r3, r3, #16
 800560c:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 800560e:	8ba3      	ldrh	r3, [r4, #28]
 8005610:	b29b      	uxth	r3, r3
 8005612:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005616:	b29b      	uxth	r3, r3
 8005618:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800561a:	bd30      	pop	{r4, r5, pc}

0800561c <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800561c:	468c      	mov	ip, r1
 800561e:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005620:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005624:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005626:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005628:	2c00      	cmp	r4, #0
 800562a:	bf0c      	ite	eq
 800562c:	2702      	moveq	r7, #2
 800562e:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005630:	2901      	cmp	r1, #1
 8005632:	bf0c      	ite	eq
 8005634:	2602      	moveq	r6, #2
 8005636:	2601      	movne	r6, #1
 8005638:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800563c:	2b00      	cmp	r3, #0
 800563e:	d14b      	bne.n	80056d8 <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005640:	8c03      	ldrh	r3, [r0, #32]
 8005642:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005646:	041b      	lsls	r3, r3, #16
 8005648:	0c1b      	lsrs	r3, r3, #16
 800564a:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800564c:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 800564e:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005650:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005654:	041b      	lsls	r3, r3, #16
 8005656:	0c1b      	lsrs	r3, r3, #16
 8005658:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800565c:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005660:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005662:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005664:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005666:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005668:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 800566c:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800566e:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005670:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005672:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005674:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005678:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800567c:	041b      	lsls	r3, r3, #16
 800567e:	0c1b      	lsrs	r3, r3, #16
 8005680:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005682:	8b03      	ldrh	r3, [r0, #24]
 8005684:	b29b      	uxth	r3, r3
 8005686:	430b      	orrs	r3, r1
 8005688:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800568a:	8c03      	ldrh	r3, [r0, #32]
 800568c:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005690:	041b      	lsls	r3, r3, #16
 8005692:	0c1b      	lsrs	r3, r3, #16
 8005694:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005696:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005698:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800569a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800569e:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056a0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056a4:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056a6:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056a8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056ac:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056ae:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056b0:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80056b4:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056b8:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056bc:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80056be:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80056c0:	8b03      	ldrh	r3, [r0, #24]
 80056c2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80056c6:	041b      	lsls	r3, r3, #16
 80056c8:	0c1b      	lsrs	r3, r3, #16
 80056ca:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80056cc:	8b03      	ldrh	r3, [r0, #24]
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	e04c      	b.n	8005772 <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80056d8:	8c03      	ldrh	r3, [r0, #32]
 80056da:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80056de:	041b      	lsls	r3, r3, #16
 80056e0:	0c1b      	lsrs	r3, r3, #16
 80056e2:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80056e4:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80056e6:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056ec:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056ee:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056f2:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056f4:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056f6:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056fa:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056fc:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056fe:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005702:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005706:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005708:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800570a:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800570e:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005710:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005712:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005714:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005718:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800571c:	041b      	lsls	r3, r3, #16
 800571e:	0c1b      	lsrs	r3, r3, #16
 8005720:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005722:	8b03      	ldrh	r3, [r0, #24]
 8005724:	b29b      	uxth	r3, r3
 8005726:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800572a:	b29b      	uxth	r3, r3
 800572c:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800572e:	8c03      	ldrh	r3, [r0, #32]
 8005730:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005734:	041b      	lsls	r3, r3, #16
 8005736:	0c1b      	lsrs	r3, r3, #16
 8005738:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800573a:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 800573c:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800573e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005742:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005744:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005748:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800574a:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800574c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005750:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005752:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005754:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005758:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800575a:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800575c:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800575e:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005760:	8b03      	ldrh	r3, [r0, #24]
 8005762:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005766:	041b      	lsls	r3, r3, #16
 8005768:	0c1b      	lsrs	r3, r3, #16
 800576a:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800576c:	8b03      	ldrh	r3, [r0, #24]
 800576e:	b29b      	uxth	r3, r3
 8005770:	430b      	orrs	r3, r1
 8005772:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005776:	46c0      	nop			(mov r8, r8)

08005778 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005778:	880a      	ldrh	r2, [r1, #0]
 800577a:	884b      	ldrh	r3, [r1, #2]
 800577c:	4313      	orrs	r3, r2
 800577e:	888a      	ldrh	r2, [r1, #4]
 8005780:	4313      	orrs	r3, r2
 8005782:	88ca      	ldrh	r2, [r1, #6]
 8005784:	4313      	orrs	r3, r2
 8005786:	890a      	ldrh	r2, [r1, #8]
 8005788:	4313      	orrs	r3, r2
 800578a:	894a      	ldrh	r2, [r1, #10]
 800578c:	4313      	orrs	r3, r2
 800578e:	898a      	ldrh	r2, [r1, #12]
 8005790:	4313      	orrs	r3, r2
 8005792:	b29b      	uxth	r3, r3
 8005794:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 8005798:	4770      	bx	lr
 800579a:	46c0      	nop			(mov r8, r8)

0800579c <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 800579c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057a0:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80057a2:	f04f 0300 	mov.w	r3, #0	; 0x0
 80057a6:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80057a8:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80057aa:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80057ac:	2300      	movs	r3, #0
 80057ae:	7203      	strb	r3, [r0, #8]
}
 80057b0:	4770      	bx	lr
 80057b2:	46c0      	nop			(mov r8, r8)

080057b4 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80057b4:	f04f 0300 	mov.w	r3, #0	; 0x0
 80057b8:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80057ba:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80057bc:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80057be:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80057c0:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80057c2:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80057c4:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80057c6:	81c3      	strh	r3, [r0, #14]
}
 80057c8:	4770      	bx	lr
 80057ca:	46c0      	nop			(mov r8, r8)

080057cc <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80057cc:	f04f 0300 	mov.w	r3, #0	; 0x0
 80057d0:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80057d2:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80057d4:	f04f 0301 	mov.w	r3, #1	; 0x1
 80057d8:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80057da:	f04f 0300 	mov.w	r3, #0	; 0x0
 80057de:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80057e0:	8103      	strh	r3, [r0, #8]
}
 80057e2:	4770      	bx	lr

080057e4 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80057e4:	f04f 0300 	mov.w	r3, #0	; 0x0
 80057e8:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80057ea:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80057ec:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 80057ee:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 80057f0:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80057f2:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80057f4:	8183      	strh	r3, [r0, #12]
}
 80057f6:	4770      	bx	lr

080057f8 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80057f8:	b121      	cbz	r1, 8005804 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80057fa:	8803      	ldrh	r3, [r0, #0]
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005802:	e004      	b.n	800580e <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8005804:	8803      	ldrh	r3, [r0, #0]
 8005806:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800580a:	059b      	lsls	r3, r3, #22
 800580c:	0d9b      	lsrs	r3, r3, #22
 800580e:	8003      	strh	r3, [r0, #0]
  }
}
 8005810:	4770      	bx	lr
 8005812:	46c0      	nop			(mov r8, r8)

08005814 <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005814:	b129      	cbz	r1, 8005822 <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8005816:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 800581a:	b29b      	uxth	r3, r3
 800581c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005820:	e003      	b.n	800582a <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8005822:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8005826:	045b      	lsls	r3, r3, #17
 8005828:	0c5b      	lsrs	r3, r3, #17
 800582a:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 800582e:	4770      	bx	lr

08005830 <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005830:	b122      	cbz	r2, 800583c <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8005832:	8983      	ldrh	r3, [r0, #12]
 8005834:	b29b      	uxth	r3, r3
 8005836:	ea41 0303 	orr.w	r3, r1, r3
 800583a:	e003      	b.n	8005844 <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 800583c:	8983      	ldrh	r3, [r0, #12]
 800583e:	b29b      	uxth	r3, r3
 8005840:	ea23 0301 	bic.w	r3, r3, r1
 8005844:	8183      	strh	r3, [r0, #12]
  }
}
 8005846:	4770      	bx	lr

08005848 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8005848:	8281      	strh	r1, [r0, #20]
}
 800584a:	4770      	bx	lr

0800584c <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 800584c:	430a      	orrs	r2, r1
 800584e:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 8005852:	4770      	bx	lr

08005854 <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005854:	b122      	cbz	r2, 8005860 <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005856:	8983      	ldrh	r3, [r0, #12]
 8005858:	b29b      	uxth	r3, r3
 800585a:	ea41 0303 	orr.w	r3, r1, r3
 800585e:	e003      	b.n	8005868 <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8005860:	8983      	ldrh	r3, [r0, #12]
 8005862:	b29b      	uxth	r3, r3
 8005864:	ea23 0301 	bic.w	r3, r3, r1
 8005868:	8183      	strh	r3, [r0, #12]
  }
}
 800586a:	4770      	bx	lr

0800586c <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 800586c:	8903      	ldrh	r3, [r0, #8]
 800586e:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005872:	041b      	lsls	r3, r3, #16
 8005874:	0c1b      	lsrs	r3, r3, #16
 8005876:	8103      	strh	r3, [r0, #8]
}
 8005878:	4770      	bx	lr
 800587a:	46c0      	nop			(mov r8, r8)

0800587c <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800587c:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800587e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005882:	041b      	lsls	r3, r3, #16
 8005884:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005886:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005888:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800588a:	8903      	ldrh	r3, [r0, #8]
 800588c:	b29b      	uxth	r3, r3
 800588e:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8005892:	8103      	strh	r3, [r0, #8]
}
 8005894:	4770      	bx	lr
 8005896:	46c0      	nop			(mov r8, r8)

08005898 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8005898:	b510      	push	{r4, lr}
 800589a:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800589c:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 800589e:	4611      	mov	r1, r2
 80058a0:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80058a2:	d11a      	bne.n	80058da <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80058a4:	8c03      	ldrh	r3, [r0, #32]
 80058a6:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80058aa:	041b      	lsls	r3, r3, #16
 80058ac:	0c1b      	lsrs	r3, r3, #16
 80058ae:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80058b0:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80058b2:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80058b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058b8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80058bc:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058be:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80058c0:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058c2:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80058c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058c8:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80058cc:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058d0:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80058d4:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058d6:	b292      	uxth	r2, r2
 80058d8:	e017      	b.n	800590a <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80058da:	8c03      	ldrh	r3, [r0, #32]
 80058dc:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80058e0:	041b      	lsls	r3, r3, #16
 80058e2:	0c1b      	lsrs	r3, r3, #16
 80058e4:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80058e6:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80058e8:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058ea:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80058ee:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058f0:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058f4:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058f6:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058f8:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058fc:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058fe:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005902:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005906:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005908:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800590a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800590c:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800590e:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005910:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005914:	041b      	lsls	r3, r3, #16
 8005916:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005918:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800591c:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800591e:	8903      	ldrh	r3, [r0, #8]
 8005920:	b29b      	uxth	r3, r3
 8005922:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8005926:	8103      	strh	r3, [r0, #8]
}
 8005928:	bd10      	pop	{r4, pc}
 800592a:	46c0      	nop			(mov r8, r8)

0800592c <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 800592c:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005930:	fa5f fc8c 	uxtb.w	ip, ip
 8005934:	ea41 010c 	orr.w	r1, r1, ip
 8005938:	430a      	orrs	r2, r1
 800593a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800593e:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005940:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005942:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8005944:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005948:	041b      	lsls	r3, r3, #16
 800594a:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 800594c:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005950:	8103      	strh	r3, [r0, #8]
}
 8005952:	4770      	bx	lr

08005954 <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005954:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005958:	fa5f fc8c 	uxtb.w	ip, ip
 800595c:	ea41 010c 	orr.w	r1, r1, ip
 8005960:	430a      	orrs	r2, r1
 8005962:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005966:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005968:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 800596a:	8903      	ldrh	r3, [r0, #8]
 800596c:	b29b      	uxth	r3, r3
 800596e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005972:	8103      	strh	r3, [r0, #8]
}
 8005974:	4770      	bx	lr
 8005976:	46c0      	nop			(mov r8, r8)

08005978 <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005978:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800597c:	fa5f fc8c 	uxtb.w	ip, ip
 8005980:	ea41 010c 	orr.w	r1, r1, ip
 8005984:	430a      	orrs	r2, r1
 8005986:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800598a:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800598c:	8102      	strh	r2, [r0, #8]
}
 800598e:	4770      	bx	lr

08005990 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8005990:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8005992:	8282      	strh	r2, [r0, #20]
}
 8005994:	4770      	bx	lr
 8005996:	46c0      	nop			(mov r8, r8)

08005998 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8005998:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 800599a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800599e:	059b      	lsls	r3, r3, #22
 80059a0:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80059a2:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80059a4:	8001      	strh	r1, [r0, #0]
}
 80059a6:	4770      	bx	lr

080059a8 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059a8:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80059aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ae:	041b      	lsls	r3, r3, #16
 80059b0:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80059b2:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059b4:	8101      	strh	r1, [r0, #8]
}
 80059b6:	4770      	bx	lr

080059b8 <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059b8:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 80059bc:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80059be:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059c0:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80059c2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059c6:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80059ca:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059ce:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80059d0:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80059d4:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059d6:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80059d8:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80059dc:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059de:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80059e0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80059e4:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059e8:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 80059ec:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80059f0:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059f4:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059f6:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80059f8:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059fa:	8402      	strh	r2, [r0, #32]
}
 80059fc:	bd30      	pop	{r4, r5, pc}
 80059fe:	46c0      	nop			(mov r8, r8)

08005a00 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005a00:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8005a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a06:	041b      	lsls	r3, r3, #16
 8005a08:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8005a0a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005a0c:	8301      	strh	r1, [r0, #24]
}
 8005a0e:	4770      	bx	lr

08005a10 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005a10:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8005a12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a16:	041b      	lsls	r3, r3, #16
 8005a18:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8005a1a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a1e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005a20:	8303      	strh	r3, [r0, #24]
}
 8005a22:	4770      	bx	lr

08005a24 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8005a24:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8005a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a2a:	041b      	lsls	r3, r3, #16
 8005a2c:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8005a2e:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a30:	8381      	strh	r1, [r0, #28]
}
 8005a32:	4770      	bx	lr

08005a34 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8005a34:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8005a36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a3a:	041b      	lsls	r3, r3, #16
 8005a3c:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8005a3e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a42:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a44:	8383      	strh	r3, [r0, #28]
}
 8005a46:	4770      	bx	lr

08005a48 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a48:	b121      	cbz	r1, 8005a54 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8005a4a:	8803      	ldrh	r3, [r0, #0]
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a52:	e004      	b.n	8005a5e <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8005a54:	8803      	ldrh	r3, [r0, #0]
 8005a56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a5a:	059b      	lsls	r3, r3, #22
 8005a5c:	0d9b      	lsrs	r3, r3, #22
 8005a5e:	8003      	strh	r3, [r0, #0]
  }
}
 8005a60:	4770      	bx	lr
 8005a62:	46c0      	nop			(mov r8, r8)

08005a64 <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a64:	b121      	cbz	r1, 8005a70 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8005a66:	8883      	ldrh	r3, [r0, #4]
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005a6e:	e004      	b.n	8005a7a <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8005a70:	8883      	ldrh	r3, [r0, #4]
 8005a72:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005a76:	041b      	lsls	r3, r3, #16
 8005a78:	0c1b      	lsrs	r3, r3, #16
 8005a7a:	8083      	strh	r3, [r0, #4]
  }
}
 8005a7c:	4770      	bx	lr
 8005a7e:	46c0      	nop			(mov r8, r8)

08005a80 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a80:	b121      	cbz	r1, 8005a8c <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8005a82:	8883      	ldrh	r3, [r0, #4]
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8005a8a:	e004      	b.n	8005a96 <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8005a8c:	8883      	ldrh	r3, [r0, #4]
 8005a8e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005a92:	041b      	lsls	r3, r3, #16
 8005a94:	0c1b      	lsrs	r3, r3, #16
 8005a96:	8083      	strh	r3, [r0, #4]
  }
}
 8005a98:	4770      	bx	lr
 8005a9a:	46c0      	nop			(mov r8, r8)

08005a9c <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a9c:	b121      	cbz	r1, 8005aa8 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8005a9e:	8883      	ldrh	r3, [r0, #4]
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005aa6:	e004      	b.n	8005ab2 <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8005aa8:	8883      	ldrh	r3, [r0, #4]
 8005aaa:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005aae:	041b      	lsls	r3, r3, #16
 8005ab0:	0c1b      	lsrs	r3, r3, #16
 8005ab2:	8083      	strh	r3, [r0, #4]
  }
}
 8005ab4:	4770      	bx	lr
 8005ab6:	46c0      	nop			(mov r8, r8)

08005ab8 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005ab8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8005aba:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005abe:	041b      	lsls	r3, r3, #16
 8005ac0:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8005ac2:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005ac4:	8301      	strh	r1, [r0, #24]
}
 8005ac6:	4770      	bx	lr

08005ac8 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005ac8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8005aca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ace:	041b      	lsls	r3, r3, #16
 8005ad0:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8005ad2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005ad6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005ad8:	8303      	strh	r3, [r0, #24]
}
 8005ada:	4770      	bx	lr

08005adc <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005adc:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8005ade:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005ae2:	041b      	lsls	r3, r3, #16
 8005ae4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005ae6:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005ae8:	8381      	strh	r1, [r0, #28]
}
 8005aea:	4770      	bx	lr

08005aec <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005aec:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8005aee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005af2:	041b      	lsls	r3, r3, #16
 8005af4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8005af6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005afa:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005afc:	8383      	strh	r3, [r0, #28]
}
 8005afe:	4770      	bx	lr

08005b00 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005b00:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8005b02:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005b06:	041b      	lsls	r3, r3, #16
 8005b08:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8005b0a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005b0c:	8301      	strh	r1, [r0, #24]
}
 8005b0e:	4770      	bx	lr

08005b10 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005b10:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8005b12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b16:	041b      	lsls	r3, r3, #16
 8005b18:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8005b1a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b1e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005b20:	8303      	strh	r3, [r0, #24]
}
 8005b22:	4770      	bx	lr

08005b24 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005b24:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8005b26:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005b2a:	041b      	lsls	r3, r3, #16
 8005b2c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8005b2e:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005b30:	8381      	strh	r1, [r0, #28]
}
 8005b32:	4770      	bx	lr

08005b34 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005b34:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8005b36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b3a:	041b      	lsls	r3, r3, #16
 8005b3c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8005b3e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b42:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005b44:	8383      	strh	r3, [r0, #28]
}
 8005b46:	4770      	bx	lr

08005b48 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005b48:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8005b4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b4e:	041b      	lsls	r3, r3, #16
 8005b50:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8005b52:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005b54:	8301      	strh	r1, [r0, #24]
}
 8005b56:	4770      	bx	lr

08005b58 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005b58:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8005b5a:	045b      	lsls	r3, r3, #17
 8005b5c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8005b5e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b62:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005b64:	8303      	strh	r3, [r0, #24]
}
 8005b66:	4770      	bx	lr

08005b68 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005b68:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8005b6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b6e:	041b      	lsls	r3, r3, #16
 8005b70:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005b72:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005b74:	8381      	strh	r1, [r0, #28]
}
 8005b76:	4770      	bx	lr

08005b78 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005b78:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8005b7a:	045b      	lsls	r3, r3, #17
 8005b7c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8005b7e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b82:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005b84:	8383      	strh	r3, [r0, #28]
}
 8005b86:	4770      	bx	lr

08005b88 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005b88:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005b8a:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005b8e:	041b      	lsls	r3, r3, #16
 8005b90:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8005b92:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005b94:	8401      	strh	r1, [r0, #32]
}
 8005b96:	4770      	bx	lr

08005b98 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8005b98:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8005b9a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005b9e:	041b      	lsls	r3, r3, #16
 8005ba0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8005ba2:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005ba4:	8401      	strh	r1, [r0, #32]
}
 8005ba6:	4770      	bx	lr

08005ba8 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005ba8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8005baa:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005bae:	041b      	lsls	r3, r3, #16
 8005bb0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8005bb2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005bb6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005bb8:	8403      	strh	r3, [r0, #32]
}
 8005bba:	4770      	bx	lr

08005bbc <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8005bbc:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8005bbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bc2:	041b      	lsls	r3, r3, #16
 8005bc4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8005bc6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005bca:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005bcc:	8403      	strh	r3, [r0, #32]
}
 8005bce:	4770      	bx	lr

08005bd0 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005bd0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8005bd2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bd6:	041b      	lsls	r3, r3, #16
 8005bd8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8005bda:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005bde:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005be0:	8403      	strh	r3, [r0, #32]
}
 8005be2:	4770      	bx	lr

08005be4 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005be4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8005be6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bea:	041b      	lsls	r3, r3, #16
 8005bec:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8005bee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005bf2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005bf4:	8403      	strh	r3, [r0, #32]
}
 8005bf6:	4770      	bx	lr

08005bf8 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005bf8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8005bfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bfe:	041b      	lsls	r3, r3, #16
 8005c00:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8005c02:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005c06:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005c08:	8403      	strh	r3, [r0, #32]
}
 8005c0a:	4770      	bx	lr

08005c0c <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005c10:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c12:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005c16:	fa1f fc8c 	uxth.w	ip, ip
 8005c1a:	ea2c 0c03 	bic.w	ip, ip, r3
 8005c1e:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005c22:	8c03      	ldrh	r3, [r0, #32]
 8005c24:	431a      	orrs	r2, r3
 8005c26:	b292      	uxth	r2, r2
 8005c28:	8402      	strh	r2, [r0, #32]
}
 8005c2a:	4770      	bx	lr

08005c2c <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005c2c:	2304      	movs	r3, #4
 8005c2e:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005c30:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005c32:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005c36:	fa1f fc8c 	uxth.w	ip, ip
 8005c3a:	ea2c 0c03 	bic.w	ip, ip, r3
 8005c3e:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005c42:	8c03      	ldrh	r3, [r0, #32]
 8005c44:	431a      	orrs	r2, r3
 8005c46:	b292      	uxth	r2, r2
 8005c48:	8402      	strh	r2, [r0, #32]
}
 8005c4a:	4770      	bx	lr

08005c4c <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005c50:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c52:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005c54:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c56:	b292      	uxth	r2, r2
 8005c58:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005c5c:	2908      	cmp	r1, #8
 8005c5e:	bf14      	ite	ne
 8005c60:	2300      	movne	r3, #0
 8005c62:	2301      	moveq	r3, #1
 8005c64:	2900      	cmp	r1, #0
 8005c66:	bf08      	it	eq
 8005c68:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005c6c:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c6e:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005c70:	b16b      	cbz	r3, 8005c8e <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8005c72:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8005c76:	0849      	lsrs	r1, r1, #1
 8005c78:	5850      	ldr	r0, [r2, r1]
 8005c7a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005c7e:	ea00 0303 	and.w	r3, r0, r3
 8005c82:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8005c84:	5853      	ldr	r3, [r2, r1]
 8005c86:	ea43 030c 	orr.w	r3, r3, ip
 8005c8a:	5053      	str	r3, [r2, r1]
 8005c8c:	e010      	b.n	8005cb0 <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8005c8e:	9801      	ldr	r0, [sp, #4]
 8005c90:	1f0a      	subs	r2, r1, #4
 8005c92:	b292      	uxth	r2, r2
 8005c94:	3018      	adds	r0, #24
 8005c96:	0852      	lsrs	r2, r2, #1
 8005c98:	5881      	ldr	r1, [r0, r2]
 8005c9a:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005c9e:	ea01 0303 	and.w	r3, r1, r3
 8005ca2:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8005ca4:	5881      	ldr	r1, [r0, r2]
 8005ca6:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	4319      	orrs	r1, r3
 8005cae:	5081      	str	r1, [r0, r2]
  }
}
 8005cb0:	b002      	add	sp, #8
 8005cb2:	4770      	bx	lr

08005cb4 <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005cb4:	b121      	cbz	r1, 8005cc0 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8005cb6:	8803      	ldrh	r3, [r0, #0]
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005cbe:	e004      	b.n	8005cca <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8005cc0:	8803      	ldrh	r3, [r0, #0]
 8005cc2:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005cc6:	059b      	lsls	r3, r3, #22
 8005cc8:	0d9b      	lsrs	r3, r3, #22
 8005cca:	8003      	strh	r3, [r0, #0]
  }
}
 8005ccc:	4770      	bx	lr
 8005cce:	46c0      	nop			(mov r8, r8)

08005cd0 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005cd0:	b121      	cbz	r1, 8005cdc <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005cd2:	8803      	ldrh	r3, [r0, #0]
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005cda:	e004      	b.n	8005ce6 <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8005cdc:	8803      	ldrh	r3, [r0, #0]
 8005cde:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005ce2:	059b      	lsls	r3, r3, #22
 8005ce4:	0d9b      	lsrs	r3, r3, #22
 8005ce6:	8003      	strh	r3, [r0, #0]
  }
}
 8005ce8:	4770      	bx	lr
 8005cea:	46c0      	nop			(mov r8, r8)

08005cec <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005cec:	b121      	cbz	r1, 8005cf8 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8005cee:	8883      	ldrh	r3, [r0, #4]
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cf6:	e004      	b.n	8005d02 <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8005cf8:	8883      	ldrh	r3, [r0, #4]
 8005cfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cfe:	041b      	lsls	r3, r3, #16
 8005d00:	0c1b      	lsrs	r3, r3, #16
 8005d02:	8083      	strh	r3, [r0, #4]
  }
}
 8005d04:	4770      	bx	lr
 8005d06:	46c0      	nop			(mov r8, r8)

08005d08 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8005d08:	8803      	ldrh	r3, [r0, #0]
 8005d0a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005d0e:	059b      	lsls	r3, r3, #22
 8005d10:	0d9b      	lsrs	r3, r3, #22
 8005d12:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8005d14:	8803      	ldrh	r3, [r0, #0]
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	4319      	orrs	r1, r3
 8005d1a:	8001      	strh	r1, [r0, #0]
}
 8005d1c:	4770      	bx	lr
 8005d1e:	46c0      	nop			(mov r8, r8)

08005d20 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8005d20:	8883      	ldrh	r3, [r0, #4]
 8005d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d26:	041b      	lsls	r3, r3, #16
 8005d28:	0c1b      	lsrs	r3, r3, #16
 8005d2a:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8005d2c:	8883      	ldrh	r3, [r0, #4]
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	4319      	orrs	r1, r3
 8005d32:	8081      	strh	r1, [r0, #4]
}
 8005d34:	4770      	bx	lr
 8005d36:	46c0      	nop			(mov r8, r8)

08005d38 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8005d38:	8903      	ldrh	r3, [r0, #8]
 8005d3a:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005d3e:	041b      	lsls	r3, r3, #16
 8005d40:	0c1b      	lsrs	r3, r3, #16
 8005d42:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8005d44:	8903      	ldrh	r3, [r0, #8]
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	4319      	orrs	r1, r3
 8005d4a:	8101      	strh	r1, [r0, #8]
}
 8005d4c:	4770      	bx	lr
 8005d4e:	46c0      	nop			(mov r8, r8)

08005d50 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8005d50:	8903      	ldrh	r3, [r0, #8]
 8005d52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d56:	041b      	lsls	r3, r3, #16
 8005d58:	0c1b      	lsrs	r3, r3, #16
 8005d5a:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8005d5c:	8903      	ldrh	r3, [r0, #8]
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	4319      	orrs	r1, r3
 8005d62:	8101      	strh	r1, [r0, #8]
}
 8005d64:	4770      	bx	lr
 8005d66:	46c0      	nop			(mov r8, r8)

08005d68 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8005d68:	8481      	strh	r1, [r0, #36]
}
 8005d6a:	4770      	bx	lr

08005d6c <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8005d6c:	8581      	strh	r1, [r0, #44]
}
 8005d6e:	4770      	bx	lr

08005d70 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005d70:	8681      	strh	r1, [r0, #52]
}
 8005d72:	4770      	bx	lr

08005d74 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005d74:	8701      	strh	r1, [r0, #56]
}
 8005d76:	4770      	bx	lr

08005d78 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005d78:	8781      	strh	r1, [r0, #60]
}
 8005d7a:	4770      	bx	lr

08005d7c <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8005d7c:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8005d80:	4770      	bx	lr
 8005d82:	46c0      	nop			(mov r8, r8)

08005d84 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005d84:	8b03      	ldrh	r3, [r0, #24]
 8005d86:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005d8a:	041b      	lsls	r3, r3, #16
 8005d8c:	0c1b      	lsrs	r3, r3, #16
 8005d8e:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005d90:	8b03      	ldrh	r3, [r0, #24]
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	4319      	orrs	r1, r3
 8005d96:	8301      	strh	r1, [r0, #24]
}
 8005d98:	4770      	bx	lr
 8005d9a:	46c0      	nop			(mov r8, r8)

08005d9c <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005d9c:	8b03      	ldrh	r3, [r0, #24]
 8005d9e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005da2:	041b      	lsls	r3, r3, #16
 8005da4:	0c1b      	lsrs	r3, r3, #16
 8005da6:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005da8:	8b03      	ldrh	r3, [r0, #24]
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	8303      	strh	r3, [r0, #24]
}
 8005db4:	4770      	bx	lr
 8005db6:	46c0      	nop			(mov r8, r8)

08005db8 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005db8:	8b83      	ldrh	r3, [r0, #28]
 8005dba:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005dbe:	041b      	lsls	r3, r3, #16
 8005dc0:	0c1b      	lsrs	r3, r3, #16
 8005dc2:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005dc4:	8b83      	ldrh	r3, [r0, #28]
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	4319      	orrs	r1, r3
 8005dca:	8381      	strh	r1, [r0, #28]
}
 8005dcc:	4770      	bx	lr
 8005dce:	46c0      	nop			(mov r8, r8)

08005dd0 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005dd0:	8b83      	ldrh	r3, [r0, #28]
 8005dd2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005dd6:	041b      	lsls	r3, r3, #16
 8005dd8:	0c1b      	lsrs	r3, r3, #16
 8005dda:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005ddc:	8b83      	ldrh	r3, [r0, #28]
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	8383      	strh	r3, [r0, #28]
}
 8005de8:	4770      	bx	lr
 8005dea:	46c0      	nop			(mov r8, r8)

08005dec <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8005dec:	8803      	ldrh	r3, [r0, #0]
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005df2:	8803      	ldrh	r3, [r0, #0]
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	4319      	orrs	r1, r3
 8005df8:	8001      	strh	r1, [r0, #0]
}
 8005dfa:	4770      	bx	lr

08005dfc <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8005dfc:	8e80      	ldrh	r0, [r0, #52]
 8005dfe:	b280      	uxth	r0, r0
}
 8005e00:	4770      	bx	lr
 8005e02:	46c0      	nop			(mov r8, r8)

08005e04 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005e04:	8f00      	ldrh	r0, [r0, #56]
 8005e06:	b280      	uxth	r0, r0
}
 8005e08:	4770      	bx	lr
 8005e0a:	46c0      	nop			(mov r8, r8)

08005e0c <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005e0c:	8f80      	ldrh	r0, [r0, #60]
 8005e0e:	b280      	uxth	r0, r0
}
 8005e10:	4770      	bx	lr
 8005e12:	46c0      	nop			(mov r8, r8)

08005e14 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8005e14:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 8005e18:	b280      	uxth	r0, r0
}
 8005e1a:	4770      	bx	lr

08005e1c <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8005e1c:	8c80      	ldrh	r0, [r0, #36]
 8005e1e:	b280      	uxth	r0, r0
}
 8005e20:	4770      	bx	lr
 8005e22:	46c0      	nop			(mov r8, r8)

08005e24 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8005e24:	8d00      	ldrh	r0, [r0, #40]
 8005e26:	b280      	uxth	r0, r0
}
 8005e28:	4770      	bx	lr
 8005e2a:	46c0      	nop			(mov r8, r8)

08005e2c <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8005e2c:	8a03      	ldrh	r3, [r0, #16]
 8005e2e:	4219      	tst	r1, r3
 8005e30:	bf0c      	ite	eq
 8005e32:	2000      	moveq	r0, #0
 8005e34:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005e36:	4770      	bx	lr

08005e38 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8005e38:	ea6f 0101 	mvn.w	r1, r1
 8005e3c:	b289      	uxth	r1, r1
 8005e3e:	8201      	strh	r1, [r0, #16]
}
 8005e40:	4770      	bx	lr
 8005e42:	46c0      	nop			(mov r8, r8)

08005e44 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005e44:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8005e46:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8005e48:	4219      	tst	r1, r3
 8005e4a:	bf0c      	ite	eq
 8005e4c:	2000      	moveq	r0, #0
 8005e4e:	2001      	movne	r0, #1
 8005e50:	4211      	tst	r1, r2
 8005e52:	bf0c      	ite	eq
 8005e54:	2000      	moveq	r0, #0
 8005e56:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005e5a:	4770      	bx	lr

08005e5c <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8005e5c:	ea6f 0101 	mvn.w	r1, r1
 8005e60:	b289      	uxth	r1, r1
 8005e62:	8201      	strh	r1, [r0, #16]
}
 8005e64:	4770      	bx	lr
 8005e66:	46c0      	nop			(mov r8, r8)

08005e68 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005e68:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005e6a:	4b2f      	ldr	r3, [pc, #188]	(8005f28 <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005e6c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005e6e:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005e70:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005e72:	d037      	beq.n	8005ee4 <TIM_DeInit+0x7c>
 8005e74:	d80b      	bhi.n	8005e8e <TIM_DeInit+0x26>
 8005e76:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005e7a:	4298      	cmp	r0, r3
 8005e7c:	d026      	beq.n	8005ecc <TIM_DeInit+0x64>
 8005e7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e82:	4298      	cmp	r0, r3
 8005e84:	d028      	beq.n	8005ed8 <TIM_DeInit+0x70>
 8005e86:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005e8a:	d14a      	bne.n	8005f22 <TIM_DeInit+0xba>
 8005e8c:	e018      	b.n	8005ec0 <TIM_DeInit+0x58>
 8005e8e:	4b27      	ldr	r3, [pc, #156]	(8005f2c <TIM_DeInit+0xc4>)
 8005e90:	4298      	cmp	r0, r3
 8005e92:	d033      	beq.n	8005efc <TIM_DeInit+0x94>
 8005e94:	d804      	bhi.n	8005ea0 <TIM_DeInit+0x38>
 8005e96:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005e9a:	4298      	cmp	r0, r3
 8005e9c:	d141      	bne.n	8005f22 <TIM_DeInit+0xba>
 8005e9e:	e027      	b.n	8005ef0 <TIM_DeInit+0x88>
 8005ea0:	4b23      	ldr	r3, [pc, #140]	(8005f30 <TIM_DeInit+0xc8>)
 8005ea2:	4298      	cmp	r0, r3
 8005ea4:	d004      	beq.n	8005eb0 <TIM_DeInit+0x48>
 8005ea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005eaa:	4298      	cmp	r0, r3
 8005eac:	d139      	bne.n	8005f22 <TIM_DeInit+0xba>
 8005eae:	e02e      	b.n	8005f0e <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005eb0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005eb4:	2101      	movs	r1, #1
 8005eb6:	f7ff f8bf 	bl	8005038 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8005eba:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005ebe:	e02d      	b.n	8005f1c <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005ec0:	2001      	movs	r0, #1
 8005ec2:	2101      	movs	r1, #1
 8005ec4:	f7ff f8c6 	bl	8005054 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005ec8:	2001      	movs	r0, #1
 8005eca:	e01c      	b.n	8005f06 <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8005ecc:	2002      	movs	r0, #2
 8005ece:	2101      	movs	r1, #1
 8005ed0:	f7ff f8c0 	bl	8005054 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005ed4:	2002      	movs	r0, #2
 8005ed6:	e016      	b.n	8005f06 <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005ed8:	2004      	movs	r0, #4
 8005eda:	2101      	movs	r1, #1
 8005edc:	f7ff f8ba 	bl	8005054 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005ee0:	2004      	movs	r0, #4
 8005ee2:	e010      	b.n	8005f06 <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005ee4:	2008      	movs	r0, #8
 8005ee6:	2101      	movs	r1, #1
 8005ee8:	f7ff f8b4 	bl	8005054 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8005eec:	2008      	movs	r0, #8
 8005eee:	e00a      	b.n	8005f06 <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005ef0:	2010      	movs	r0, #16
 8005ef2:	2101      	movs	r1, #1
 8005ef4:	f7ff f8ae 	bl	8005054 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8005ef8:	2010      	movs	r0, #16
 8005efa:	e004      	b.n	8005f06 <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8005efc:	2020      	movs	r0, #32
 8005efe:	2101      	movs	r1, #1
 8005f00:	f7ff f8a8 	bl	8005054 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8005f04:	2020      	movs	r0, #32
 8005f06:	2100      	movs	r1, #0
 8005f08:	f7ff f8a4 	bl	8005054 <RCC_APB1PeriphResetCmd>
 8005f0c:	e009      	b.n	8005f22 <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8005f0e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005f12:	2101      	movs	r1, #1
 8005f14:	f7ff f890 	bl	8005038 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8005f18:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	f7ff f88b 	bl	8005038 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005f22:	b003      	add	sp, #12
 8005f24:	bd00      	pop	{pc}
 8005f26:	46c0      	nop			(mov r8, r8)
 8005f28:	40000c00 	.word	0x40000c00
 8005f2c:	40001400 	.word	0x40001400
 8005f30:	40012c00 	.word	0x40012c00

08005f34 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8005f34:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005f38:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8005f3a:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005f3e:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8005f40:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8005f42:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005f44:	f04f 030c 	mov.w	r3, #12	; 0xc
 8005f48:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8005f4a:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005f4e:	8183      	strh	r3, [r0, #12]
}
 8005f50:	4770      	bx	lr
 8005f52:	46c0      	nop			(mov r8, r8)

08005f54 <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f54:	f8b1 c000 	ldrh.w	ip, [r1]
 8005f58:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005f5a:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f5c:	ea43 030c 	orr.w	r3, r3, ip
 8005f60:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8005f64:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005f66:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f6a:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005f6e:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f70:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005f72:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	4313      	orrs	r3, r2
 8005f78:	8203      	strh	r3, [r0, #16]
}
 8005f7a:	4770      	bx	lr

08005f7c <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8005f7c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005f80:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005f82:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005f84:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005f86:	80c3      	strh	r3, [r0, #6]
}
 8005f88:	4770      	bx	lr
 8005f8a:	46c0      	nop			(mov r8, r8)

08005f8c <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005f8c:	b121      	cbz	r1, 8005f98 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005f8e:	8983      	ldrh	r3, [r0, #12]
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005f96:	e004      	b.n	8005fa2 <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005f98:	8983      	ldrh	r3, [r0, #12]
 8005f9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f9e:	041b      	lsls	r3, r3, #16
 8005fa0:	0c1b      	lsrs	r3, r3, #16
 8005fa2:	8183      	strh	r3, [r0, #12]
  }
}
 8005fa4:	4770      	bx	lr
 8005fa6:	46c0      	nop			(mov r8, r8)

08005fa8 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005fa8:	b2cb      	uxtb	r3, r1
 8005faa:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005fae:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8005fb2:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005fb4:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005fb6:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005fba:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005fbe:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005fc0:	d101      	bne.n	8005fc6 <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 8005fc2:	300c      	adds	r0, #12
 8005fc4:	e005      	b.n	8005fd2 <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005fc6:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 8005fca:	d101      	bne.n	8005fd0 <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 8005fcc:	3010      	adds	r0, #16
 8005fce:	e000      	b.n	8005fd2 <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005fd0:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8005fd2:	b112      	cbz	r2, 8005fda <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 8005fd4:	6803      	ldr	r3, [r0, #0]
 8005fd6:	430b      	orrs	r3, r1
 8005fd8:	e002      	b.n	8005fe0 <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8005fda:	6803      	ldr	r3, [r0, #0]
 8005fdc:	ea23 0301 	bic.w	r3, r3, r1
 8005fe0:	6003      	str	r3, [r0, #0]
  }
}
 8005fe2:	b002      	add	sp, #8
 8005fe4:	4770      	bx	lr
 8005fe6:	46c0      	nop			(mov r8, r8)

08005fe8 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005fe8:	b122      	cbz	r2, 8005ff4 <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005fea:	8a83      	ldrh	r3, [r0, #20]
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	ea41 0303 	orr.w	r3, r1, r3
 8005ff2:	e003      	b.n	8005ffc <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8005ff4:	8a83      	ldrh	r3, [r0, #20]
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	ea23 0301 	bic.w	r3, r3, r1
 8005ffc:	8283      	strh	r3, [r0, #20]
  }
}
 8005ffe:	4770      	bx	lr

08006000 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8006000:	8a03      	ldrh	r3, [r0, #16]
 8006002:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 8006006:	041b      	lsls	r3, r3, #16
 8006008:	0c1b      	lsrs	r3, r3, #16
 800600a:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 800600c:	8a03      	ldrh	r3, [r0, #16]
 800600e:	b29b      	uxth	r3, r3
 8006010:	430b      	orrs	r3, r1
 8006012:	8203      	strh	r3, [r0, #16]
}
 8006014:	4770      	bx	lr
 8006016:	46c0      	nop			(mov r8, r8)

08006018 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8006018:	8983      	ldrh	r3, [r0, #12]
 800601a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800601e:	041b      	lsls	r3, r3, #16
 8006020:	0c1b      	lsrs	r3, r3, #16
 8006022:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8006024:	8983      	ldrh	r3, [r0, #12]
 8006026:	b29b      	uxth	r3, r3
 8006028:	4319      	orrs	r1, r3
 800602a:	8181      	strh	r1, [r0, #12]
}
 800602c:	4770      	bx	lr
 800602e:	46c0      	nop			(mov r8, r8)

08006030 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8006030:	b121      	cbz	r1, 800603c <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8006032:	8983      	ldrh	r3, [r0, #12]
 8006034:	b29b      	uxth	r3, r3
 8006036:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800603a:	e004      	b.n	8006046 <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 800603c:	8983      	ldrh	r3, [r0, #12]
 800603e:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8006042:	041b      	lsls	r3, r3, #16
 8006044:	0c1b      	lsrs	r3, r3, #16
 8006046:	8183      	strh	r3, [r0, #12]
  }
}
 8006048:	4770      	bx	lr
 800604a:	46c0      	nop			(mov r8, r8)

0800604c <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 800604c:	8a03      	ldrh	r3, [r0, #16]
 800604e:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8006052:	041b      	lsls	r3, r3, #16
 8006054:	0c1b      	lsrs	r3, r3, #16
 8006056:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8006058:	8a03      	ldrh	r3, [r0, #16]
 800605a:	b29b      	uxth	r3, r3
 800605c:	4319      	orrs	r1, r3
 800605e:	8201      	strh	r1, [r0, #16]
}
 8006060:	4770      	bx	lr
 8006062:	46c0      	nop			(mov r8, r8)

08006064 <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006064:	b121      	cbz	r1, 8006070 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8006066:	8a03      	ldrh	r3, [r0, #16]
 8006068:	b29b      	uxth	r3, r3
 800606a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800606e:	e004      	b.n	800607a <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8006070:	8a03      	ldrh	r3, [r0, #16]
 8006072:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006076:	041b      	lsls	r3, r3, #16
 8006078:	0c1b      	lsrs	r3, r3, #16
 800607a:	8203      	strh	r3, [r0, #16]
  }
}
 800607c:	4770      	bx	lr
 800607e:	46c0      	nop			(mov r8, r8)

08006080 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8006080:	05c9      	lsls	r1, r1, #23
 8006082:	0dc9      	lsrs	r1, r1, #23
 8006084:	8081      	strh	r1, [r0, #4]
}
 8006086:	4770      	bx	lr

08006088 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8006088:	8880      	ldrh	r0, [r0, #4]
 800608a:	05c0      	lsls	r0, r0, #23
 800608c:	0dc0      	lsrs	r0, r0, #23
}
 800608e:	4770      	bx	lr

08006090 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8006090:	8983      	ldrh	r3, [r0, #12]
 8006092:	b29b      	uxth	r3, r3
 8006094:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8006098:	8183      	strh	r3, [r0, #12]
}
 800609a:	4770      	bx	lr

0800609c <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 800609c:	8b03      	ldrh	r3, [r0, #24]
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 80060a2:	8b03      	ldrh	r3, [r0, #24]
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80060aa:	8303      	strh	r3, [r0, #24]
}
 80060ac:	4770      	bx	lr
 80060ae:	46c0      	nop			(mov r8, r8)

080060b0 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 80060b0:	8b03      	ldrh	r3, [r0, #24]
 80060b2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80060b6:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80060b8:	8b03      	ldrh	r3, [r0, #24]
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	430b      	orrs	r3, r1
 80060be:	8303      	strh	r3, [r0, #24]
}
 80060c0:	4770      	bx	lr
 80060c2:	46c0      	nop			(mov r8, r8)

080060c4 <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80060c4:	b121      	cbz	r1, 80060d0 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80060c6:	8a83      	ldrh	r3, [r0, #20]
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 80060ce:	e004      	b.n	80060da <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 80060d0:	8a83      	ldrh	r3, [r0, #20]
 80060d2:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 80060d6:	041b      	lsls	r3, r3, #16
 80060d8:	0c1b      	lsrs	r3, r3, #16
 80060da:	8283      	strh	r3, [r0, #20]
  }
}
 80060dc:	4770      	bx	lr
 80060de:	46c0      	nop			(mov r8, r8)

080060e0 <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80060e0:	b121      	cbz	r1, 80060ec <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80060e2:	8a83      	ldrh	r3, [r0, #20]
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80060ea:	e004      	b.n	80060f6 <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 80060ec:	8a83      	ldrh	r3, [r0, #20]
 80060ee:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80060f2:	041b      	lsls	r3, r3, #16
 80060f4:	0c1b      	lsrs	r3, r3, #16
 80060f6:	8283      	strh	r3, [r0, #20]
  }
}
 80060f8:	4770      	bx	lr
 80060fa:	46c0      	nop			(mov r8, r8)

080060fc <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80060fc:	b121      	cbz	r1, 8006108 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80060fe:	8a83      	ldrh	r3, [r0, #20]
 8006100:	b29b      	uxth	r3, r3
 8006102:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8006106:	e004      	b.n	8006112 <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8006108:	8a83      	ldrh	r3, [r0, #20]
 800610a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 800610e:	041b      	lsls	r3, r3, #16
 8006110:	0c1b      	lsrs	r3, r3, #16
 8006112:	8283      	strh	r3, [r0, #20]
  }
}
 8006114:	4770      	bx	lr
 8006116:	46c0      	nop			(mov r8, r8)

08006118 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8006118:	8a83      	ldrh	r3, [r0, #20]
 800611a:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 800611e:	041b      	lsls	r3, r3, #16
 8006120:	0c1b      	lsrs	r3, r3, #16
 8006122:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8006124:	8a83      	ldrh	r3, [r0, #20]
 8006126:	b29b      	uxth	r3, r3
 8006128:	4319      	orrs	r1, r3
 800612a:	8281      	strh	r1, [r0, #20]
}
 800612c:	4770      	bx	lr
 800612e:	46c0      	nop			(mov r8, r8)

08006130 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8006130:	b121      	cbz	r1, 800613c <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8006132:	8a83      	ldrh	r3, [r0, #20]
 8006134:	b29b      	uxth	r3, r3
 8006136:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800613a:	e004      	b.n	8006146 <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 800613c:	8a83      	ldrh	r3, [r0, #20]
 800613e:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8006142:	041b      	lsls	r3, r3, #16
 8006144:	0c1b      	lsrs	r3, r3, #16
 8006146:	8283      	strh	r3, [r0, #20]
  }
}
 8006148:	4770      	bx	lr
 800614a:	46c0      	nop			(mov r8, r8)

0800614c <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 800614c:	8803      	ldrh	r3, [r0, #0]
 800614e:	4219      	tst	r1, r3
 8006150:	bf0c      	ite	eq
 8006152:	2000      	moveq	r0, #0
 8006154:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8006156:	4770      	bx	lr

08006158 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8006158:	ea6f 0101 	mvn.w	r1, r1
 800615c:	b289      	uxth	r1, r1
 800615e:	8001      	strh	r1, [r0, #0]
}
 8006160:	4770      	bx	lr
 8006162:	46c0      	nop			(mov r8, r8)

08006164 <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8006164:	b2cb      	uxtb	r3, r1
 8006166:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800616a:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 800616e:	2301      	movs	r3, #1
 8006170:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006174:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 8006178:	bf08      	it	eq
 800617a:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800617c:	d004      	beq.n	8006188 <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800617e:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 8006182:	bf0c      	ite	eq
 8006184:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8006186:	8a83      	ldrhne	r3, [r0, #20]
 8006188:	b29b      	uxth	r3, r3
 800618a:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 800618e:	0a0b      	lsrs	r3, r1, #8
 8006190:	2201      	movs	r2, #1
 8006192:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 8006194:	8803      	ldrh	r3, [r0, #0]
 8006196:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8006198:	421a      	tst	r2, r3
 800619a:	bf0c      	ite	eq
 800619c:	2000      	moveq	r0, #0
 800619e:	2001      	movne	r0, #1
 80061a0:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 80061a4:	bf0c      	ite	eq
 80061a6:	2000      	moveq	r0, #0
 80061a8:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 80061ac:	4770      	bx	lr
 80061ae:	46c0      	nop			(mov r8, r8)

080061b0 <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 80061b0:	0a09      	lsrs	r1, r1, #8
 80061b2:	2301      	movs	r3, #1
 80061b4:	408b      	lsls	r3, r1
 80061b6:	ea6f 0303 	mvn.w	r3, r3
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	8003      	strh	r3, [r0, #0]
}
 80061be:	4770      	bx	lr

080061c0 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80061c0:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80061c2:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80061c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80061c8:	041b      	lsls	r3, r3, #16
 80061ca:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80061cc:	4313      	orrs	r3, r2
 80061ce:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80061d0:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80061d2:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80061d4:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80061d6:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80061d8:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80061da:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80061de:	430b      	orrs	r3, r1
 80061e0:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80061e2:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80061e6:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80061e8:	0412      	lsls	r2, r2, #16
 80061ea:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	4313      	orrs	r3, r2
 80061f0:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80061f2:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80061f4:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80061f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061fa:	041b      	lsls	r3, r3, #16
 80061fc:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80061fe:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8006200:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006202:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8006204:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006206:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 8006208:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800620a:	a803      	add	r0, sp, #12
 800620c:	f7fe fe8e 	bl	8004f2c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8006210:	4b10      	ldr	r3, [pc, #64]	(8006254 <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006212:	4811      	ldr	r0, [pc, #68]	(8006258 <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 8006214:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8006216:	bf0c      	ite	eq
 8006218:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800621a:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 800621c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006220:	6833      	ldr	r3, [r6, #0]
 8006222:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 800622c:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8006230:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006232:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8006236:	fb0c 1212 	mls	r2, ip, r2, r1
 800623a:	0112      	lsls	r2, r2, #4
 800623c:	3232      	adds	r2, #50
 800623e:	fba2 2300 	umull	r2, r3, r2, r0
 8006242:	095b      	lsrs	r3, r3, #5
 8006244:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8006248:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 800624c:	b29b      	uxth	r3, r3
 800624e:	812b      	strh	r3, [r5, #8]
}
 8006250:	b008      	add	sp, #32
 8006252:	bd70      	pop	{r4, r5, r6, pc}
 8006254:	40013800 	.word	0x40013800
 8006258:	51eb851f 	.word	0x51eb851f

0800625c <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 800625c:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800625e:	4b22      	ldr	r3, [pc, #136]	(80062e8 <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006260:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8006262:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006264:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8006266:	d02b      	beq.n	80062c0 <USART_DeInit+0x64>
 8006268:	d808      	bhi.n	800627c <USART_DeInit+0x20>
 800626a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800626e:	4298      	cmp	r0, r3
 8006270:	d016      	beq.n	80062a0 <USART_DeInit+0x44>
 8006272:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006276:	4298      	cmp	r0, r3
 8006278:	d134      	bne.n	80062e4 <USART_DeInit+0x88>
 800627a:	e019      	b.n	80062b0 <USART_DeInit+0x54>
 800627c:	4b1b      	ldr	r3, [pc, #108]	(80062ec <USART_DeInit+0x90>)
 800627e:	4298      	cmp	r0, r3
 8006280:	d026      	beq.n	80062d0 <USART_DeInit+0x74>
 8006282:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8006286:	4298      	cmp	r0, r3
 8006288:	d12c      	bne.n	80062e4 <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800628a:	2101      	movs	r1, #1
 800628c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006290:	f7fe fed2 	bl	8005038 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8006294:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006298:	2100      	movs	r1, #0
 800629a:	f7fe fecd 	bl	8005038 <RCC_APB2PeriphResetCmd>
 800629e:	e021      	b.n	80062e4 <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80062a0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80062a4:	2101      	movs	r1, #1
 80062a6:	f7fe fed5 	bl	8005054 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80062aa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80062ae:	e016      	b.n	80062de <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80062b0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80062b4:	2101      	movs	r1, #1
 80062b6:	f7fe fecd 	bl	8005054 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80062ba:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80062be:	e00e      	b.n	80062de <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80062c0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80062c4:	2101      	movs	r1, #1
 80062c6:	f7fe fec5 	bl	8005054 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80062ca:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80062ce:	e006      	b.n	80062de <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80062d0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80062d4:	2101      	movs	r1, #1
 80062d6:	f7fe febd 	bl	8005054 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80062da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80062de:	2100      	movs	r1, #0
 80062e0:	f7fe feb8 	bl	8005054 <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 80062e4:	b003      	add	sp, #12
 80062e6:	bd00      	pop	{pc}
 80062e8:	40004c00 	.word	0x40004c00
 80062ec:	40005000 	.word	0x40005000

080062f0 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 80062f0:	bf30      	wfi
    BX r14
 80062f2:	4770      	bx	lr

080062f4 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 80062f4:	bf20      	wfe
    BX r14
 80062f6:	4770      	bx	lr

080062f8 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 80062f8:	bf40      	sev
    BX r14
 80062fa:	4770      	bx	lr

080062fc <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 80062fc:	f3bf 8f6f 	isb	sy
    BX r14
 8006300:	4770      	bx	lr

08006302 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8006302:	f3bf 8f4f 	dsb	sy
    BX r14
 8006306:	4770      	bx	lr

08006308 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8006308:	f3bf 8f5f 	dmb	sy
    BX r14
 800630c:	4770      	bx	lr

0800630e <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 800630e:	df01      	svc	1
    BX r14
 8006310:	4770      	bx	lr

08006312 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8006312:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8006316:	4770      	bx	lr

08006318 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8006318:	f380 8814 	msr	CONTROL, r0
  ISB
 800631c:	f3bf 8f6f 	isb	sy
  BX r14
 8006320:	4770      	bx	lr

08006322 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8006322:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8006326:	4770      	bx	lr

08006328 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8006328:	f380 8809 	msr	PSP, r0
    BX r14
 800632c:	4770      	bx	lr

0800632e <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 800632e:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8006332:	4770      	bx	lr

08006334 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8006334:	f380 8808 	msr	MSP, r0
    BX r14
 8006338:	4770      	bx	lr

0800633a <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800633a:	b672      	cpsid	i
  BX r14
 800633c:	4770      	bx	lr

0800633e <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 800633e:	b662      	cpsie	i
  BX r14
 8006340:	4770      	bx	lr

08006342 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8006342:	b671      	cpsid	f
  BX r14
 8006344:	4770      	bx	lr

08006346 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 8006346:	b661      	cpsie	f
  BX r14
 8006348:	4770      	bx	lr

0800634a <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800634a:	f380 8811 	msr	BASEPRI, r0
  BX r14
 800634e:	4770      	bx	lr

08006350 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8006350:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 8006354:	4770      	bx	lr

08006356 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 8006356:	ba40      	rev16	r0, r0
  BX r14
 8006358:	4770      	bx	lr

0800635a <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800635a:	ba00      	rev	r0, r0
  BX r14
 800635c:	4770      	bx	lr
	...

08006360 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8006360:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 8006364:	4668      	mov	r0, sp
 8006366:	468d      	mov	sp, r1
 8006368:	b501      	push	{r0, lr}
 800636a:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800636c:	490c      	ldr	r1, [pc, #48]	(80063a0 <Reset_Handler+0x40>)
 800636e:	f8df c034 	ldr.w	ip, [pc, #52]	; 80063a4 <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 8006372:	480d      	ldr	r0, [pc, #52]	(80063a8 <Reset_Handler+0x48>)
 8006374:	e002      	b.n	800637c <Reset_Handler+0x1c>
 8006376:	5883      	ldr	r3, [r0, r2]
 8006378:	508b      	str	r3, [r1, r2]
 800637a:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800637c:	eb01 0302 	add.w	r3, r1, r2
 8006380:	4563      	cmp	r3, ip
 8006382:	d3f8      	bcc.n	8006376 <Reset_Handler+0x16>
 8006384:	4b09      	ldr	r3, [pc, #36]	(80063ac <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8006386:	490a      	ldr	r1, [pc, #40]	(80063b0 <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 8006388:	2200      	movs	r2, #0
 800638a:	e001      	b.n	8006390 <Reset_Handler+0x30>
 800638c:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8006390:	428b      	cmp	r3, r1
 8006392:	d3fb      	bcc.n	800638c <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 8006394:	f7fc ff3c 	bl	8003210 <main>
}
 8006398:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 800639c:	4685      	mov	sp, r0
 800639e:	4770      	bx	lr
 80063a0:	20000000 	.word	0x20000000
 80063a4:	20000010 	.word	0x20000010
 80063a8:	080063e4 	.word	0x080063e4
 80063ac:	20000010 	.word	0x20000010
 80063b0:	200000c8 	.word	0x200000c8

080063b4 <APBAHBPrescTable>:
 80063b4:	00000000 	.word	0x00000000
 80063b8:	04030201 	.word	0x04030201
 80063bc:	04030201 	.word	0x04030201
 80063c0:	09080706 	.word	0x09080706

080063c4 <ADCPrescTable>:
 80063c4:	08060402 	.word	0x08060402
 80063c8:	4c454820 	.word	0x4c454820
 80063cc:	3a204f4c 	.word	0x3a204f4c
 80063d0:	000d0a29 	.word	0x000d0a29
 80063d4:	736e6573 	.word	0x736e6573
 80063d8:	3120726f 	.word	0x3120726f
 80063dc:	6568003a 	.word	0x6568003a
 80063e0:	000a006a 	.word	0x000a006a

Disassembly of section .data:

20000000 <Baudrate_DXL>:
20000000:	000f4240 	.word	0x000f4240

20000004 <Baudrate_PC>:
20000004:	0000e100 	.word	0x0000e100

20000008 <count>:
20000008:	000000d6 	.word	0x000000d6

2000000c <SCALE>:
2000000c:	3f333333 	.word	0x3f333333

Disassembly of section .bss:

20000010 <ADCres_buf_index>:
	...

20000012 <diff>:
	...

20000014 <sweepDirection>:
	...

20000016 <ADCres_buf>:
	...

2000007a <IRsweepDone>:
	...

2000007c <PC_RX_buff_index>:
2000007c:	00000000 	.word	0x00000000

20000080 <PC_data_rdy>:
20000080:	00000000 	.word	0x00000000

20000084 <gwTimingDelay>:
20000084:	00000000 	.word	0x00000000

20000088 <gw1msCounter>:
20000088:	00000000 	.word	0x00000000

2000008c <PC_RX_com_buf>:
	...

2000009c <DXL_RX_buff_index>:
2000009c:	00000000 	.word	0x00000000

200000a0 <DXL_TX_buff_index>:
200000a0:	00000000 	.word	0x00000000

200000a4 <DXL_RX_com_buf>:
	...

200000b3 <DXL_TX_com_buf>:
	...

200000c4 <old_speed>:
200000c4:	00000000 	.word	0x00000000

Disassembly of section ._usrstack:

200000c8 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
 18c:	614d204d 	cmpvs	sp, sp, asr #32
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700
 204:	5728203a 	undefined
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
 264:	5728203a 	undefined
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
 2c4:	5728203a 	undefined
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 300:	43434700 	movtmi	r4, #14080	; 0x3700
 304:	5728203a 	undefined
 308:	52416e69 	subpl	r6, r1, #1680	; 0x690
 30c:	614d204d 	cmpvs	sp, sp, asr #32
 310:	20686372 	rsbcs	r6, r8, r2, ror r3
 314:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 318:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 31c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 320:	43434700 	movtmi	r4, #14080	; 0x3700
 324:	5728203a 	undefined
 328:	52416e69 	subpl	r6, r1, #1680	; 0x690
 32c:	614d204d 	cmpvs	sp, sp, asr #32
 330:	20686372 	rsbcs	r6, r8, r2, ror r3
 334:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 338:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 33c:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	0000019c 	muleq	r0, ip, r1
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	05f90002 	ldrbeq	r0, [r9, #2]!
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
  7c:	00000144 	andeq	r0, r0, r4, asr #2
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0ba70002 	bleq	fe9c009c <SCS_BASE+0x1e9b209c>
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	08003414 	stmdaeq	r0, {r2, r4, sl, ip, sp}
  9c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	10cf0002 	sbcne	r0, pc, r2
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	0800363c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, sp}
  bc:	000001b4 	strheq	r0, [r0], -r4
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	14ec0002 	strbtne	r0, [ip], #2
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	080037f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp}
  dc:	000001ec 	andeq	r0, r0, ip, ror #3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	190a0002 	stmdbne	sl, {r1}
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	080039dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, fp, ip, sp}
  fc:	000000ec 	andeq	r0, r0, ip, ror #1
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	1a730002 	bne	1cc011c <__Stack_Size+0x1cbfd1c>
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08003ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, ip, sp}
 11c:	000002f4 	strdeq	r0, [r0], -r4
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	1e2d0002 	cdpne	0, 2, cr0, cr13, cr2, {0}
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08003dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, ip, sp}
 13c:	00000394 	muleq	r0, r4, r3
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	294c0002 	stmdbcs	ip, {r1}^
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	08004150 	stmdaeq	r0, {r4, r6, r8, lr}
 15c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	30860002 	addcc	r0, r6, r2
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	08004678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, lr}
 17c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	36ce0002 	strbcc	r0, [lr], r2
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08004900 	stmdaeq	r0, {r8, fp, lr}
 19c:	00000384 	andeq	r0, r0, r4, lsl #7
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	3fb50002 	svccc	0x00b50002
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004c84 	stmdaeq	r0, {r2, r7, sl, fp, lr}
 1bc:	000000e0 	andeq	r0, r0, r0, ror #1
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	41fc0002 	mvnsmi	r0, r2
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	08004d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, lr}
 1dc:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	4ab90002 	bmi	fee401fc <SCS_BASE+0x1ee321fc>
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	08005108 	stmdaeq	r0, {r3, r8, ip, lr}
 1fc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	4ca80002 	stcmi	0, cr0, [r8], #8
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	080051ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, lr}
 21c:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	6df10002 	ldclvs	0, cr0, [r1, #8]!
 230:	00040000 	andeq	r0, r4, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	08005f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, ip, lr}
 23c:	000003bc 	strheq	r0, [r0], -ip
	...
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	77410002 	strbvc	r0, [r1, -r2]
 250:	00040000 	andeq	r0, r4, r0
 254:	00000000 	andeq	r0, r0, r0
 258:	080062f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sp, lr}
 25c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	77da0002 	ldrbvc	r0, [sl, r2]
 270:	00040000 	andeq	r0, r4, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	08006360 	stmdaeq	r0, {r5, r6, r8, r9, sp, lr}
 27c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	78e00002 	stmiavc	r0!, {r1}^
 290:	00040000 	andeq	r0, r4, r0
	...
 29c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	79a50002 	stmibvc	r5!, {r1}
 2b0:	00040000 	andeq	r0, r4, r0
	...
 2bc:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	8c190002 	ldchi	0, cr0, [r9], {2}
 2d0:	00040000 	andeq	r0, r4, r0
	...
 2dc:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ec:	8d5f0002 	ldclhi	0, cr0, [pc, #-8]
 2f0:	00040000 	andeq	r0, r4, r0
	...
 2fc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
 30c:	8e720002 	cdphi	0, 7, cr0, cr2, cr2, {0}
 310:	00040000 	andeq	r0, r4, r0
	...
 31c:	0000009c 	muleq	r0, ip, r0
	...
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
 32c:	98170002 	ldmdals	r7, {r1}
 330:	00040000 	andeq	r0, r4, r0
	...
 33c:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 348:	00000024 	andeq	r0, r0, r4, lsr #32
 34c:	a1c90002 	bicge	r0, r9, r2
 350:	00040000 	andeq	r0, r4, r0
	...
 35c:	0000000c 	andeq	r0, r0, ip
 360:	00000000 	andeq	r0, r0, r0
 364:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	000000cc 	andeq	r0, r0, ip, asr #1
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	05280000 	streq	r0, [r8]!
       c:	037a0000 	cmneq	sl, #0	; 0x0
      10:	5f5f0000 	svcpl	0x005f0000
      14:	5f525349 	svcpl	0x00525349
      18:	414c4544 	cmpmi	ip, r4, asr #10
      1c:	038e0059 	orreq	r0, lr, #89	; 0x59
      20:	74730000 	ldrbtvc	r0, [r3]
      24:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
      28:	65777352 	ldrbvs	r7, [r7, #-850]!
      2c:	9d007065 	stcls	0, cr7, [r0, #-404]
      30:	5f000003 	svcpl	0x00000003
      34:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
      38:	53495f32 	movtpl	r5, #40754	; 0x9f32
      3c:	03b10052 	undefined instruction 0x03b10052
      40:	616d0000 	cmnvs	sp, r0
      44:	75006e69 	strvc	r6, [r0, #-3689]
      48:	42000004 	andmi	r0, r0, #4	; 0x4
      4c:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
      50:	5f657461 	svcpl	0x00657461
      54:	004c5844 	subeq	r5, ip, r4, asr #16
      58:	00000487 	andeq	r0, r0, r7, lsl #9
      5c:	64756142 	ldrbtvs	r6, [r5], #-322
      60:	65746172 	ldrbvs	r6, [r4, #-370]!
      64:	0043505f 	subeq	r5, r3, pc, asr r0
      68:	000004a9 	andeq	r0, r0, r9, lsr #9
      6c:	72434441 	subvc	r4, r3, #1090519040	; 0x41000000
      70:	625f7365 	subsvs	r7, pc, #-1811939327	; 0x94000001
      74:	bb006675 	bllt	19a50 <__Stack_Size+0x19650>
      78:	41000004 	tstmi	r0, r4
      7c:	65724344 	ldrbvs	r4, [r2, #-836]!
      80:	75625f73 	strbvc	r5, [r2, #-3955]!
      84:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
      88:	00786564 	rsbseq	r6, r8, r4, ror #10
      8c:	000004cd 	andeq	r0, r0, sp, asr #9
      90:	66666964 	strbtvs	r6, [r6], -r4, ror #18
      94:	0004df00 	andeq	sp, r4, r0, lsl #30
      98:	73524900 	cmpvc	r2, #0	; 0x0
      9c:	70656577 	rsbvc	r6, r5, r7, ror r5
      a0:	656e6f44 	strbvs	r6, [lr, #-3908]!
      a4:	0004f100 	andeq	pc, r4, r0, lsl #2
      a8:	65777300 	ldrbvs	r7, [r7, #-768]!
      ac:	69447065 	stmdbvs	r4, {r0, r2, r5, r6, ip, sp, lr}^
      b0:	74636572 	strbtvc	r6, [r3], #-1394
      b4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      b8:	00000503 	andeq	r0, r0, r3, lsl #10
      bc:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
      c0:	05150074 	ldreq	r0, [r5, #-116]
      c4:	43530000 	cmpmi	r3, #0	; 0x0
      c8:	00454c41 	subeq	r4, r5, r1, asr #24
      cc:	00000000 	andeq	r0, r0, r0
      d0:	00000638 	andeq	r0, r0, r8, lsr r6
      d4:	05f90002 	ldrbeq	r0, [r9, #2]!
      d8:	05ae0000 	streq	r0, [lr]!
      dc:	00520000 	subseq	r0, r2, r0
      e0:	4d4e0000 	stclmi	0, cr0, [lr]
      e4:	63784549 	cmnvs	r8, #306184192	; 0x12400000
      e8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
      ec:	65006e6f 	strvs	r6, [r0, #-3695]
      f0:	48000000 	stmdami	r0, {}
      f4:	46647261 	strbtmi	r7, [r4], -r1, ror #4
      f8:	746c7561 	strbtvc	r7, [ip], #-1377
      fc:	65637845 	strbvs	r7, [r3, #-2117]!
     100:	6f697470 	svcvs	0x00697470
     104:	0078006e 	rsbseq	r0, r8, lr, rrx
     108:	654d0000 	strbvs	r0, [sp]
     10c:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
     110:	45656761 	strbmi	r6, [r5, #-1889]!
     114:	70656378 	rsbvc	r6, r5, r8, ror r3
     118:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     11c:	00008b00 	andeq	r8, r0, r0, lsl #22
     120:	73754200 	cmnvc	r5, #0	; 0x0
     124:	6c756146 	ldfvse	f6, [r5], #-280
     128:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     12c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     130:	9e006e6f 	cdpls	14, 0, cr6, cr0, cr15, {3}
     134:	55000000 	strpl	r0, [r0]
     138:	65676173 	strbvs	r6, [r7, #-371]!
     13c:	6c756146 	ldfvse	f6, [r5], #-280
     140:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     144:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     148:	b1006e6f 	tstlt	r0, pc, ror #28
     14c:	44000000 	strmi	r0, [r0]
     150:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
     154:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
     158:	00726f74 	rsbseq	r6, r2, r4, ror pc
     15c:	000000c4 	andeq	r0, r0, r4, asr #1
     160:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
     164:	6c646e61 	stclvs	14, cr6, [r4], #-388
     168:	d7007265 	strle	r7, [r0, -r5, ror #4]
     16c:	50000000 	andpl	r0, r0, r0
     170:	53646e65 	cmnpl	r4, #1616	; 0x650
     174:	ea004356 	b	10ed4 <__Stack_Size+0x10ad4>
     178:	57000000 	strpl	r0, [r0, -r0]
     17c:	5f474457 	svcpl	0x00474457
     180:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     184:	6c646e61 	stclvs	14, cr6, [r4], #-388
     188:	fd007265 	stc2	2, cr7, [r0, #-404]
     18c:	50000000 	andpl	r0, r0, r0
     190:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^
     194:	61485152 	cmpvs	r8, r2, asr r1
     198:	656c646e 	strbvs	r6, [ip, #-1134]!
     19c:	01100072 	tsteq	r0, r2, ror r0
     1a0:	41540000 	cmpmi	r4, r0
     1a4:	5245504d 	subpl	r5, r5, #77	; 0x4d
     1a8:	5152495f 	cmppl	r2, pc, asr r9
     1ac:	646e6148 	strbtvs	r6, [lr], #-328
     1b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1b4:	00000123 	andeq	r0, r0, r3, lsr #2
     1b8:	5f435452 	svcpl	0x00435452
     1bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1c4:	36007265 	strcc	r7, [r0], -r5, ror #4
     1c8:	46000001 	strmi	r0, [r0], -r1
     1cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1d0:	5152495f 	cmppl	r2, pc, asr r9
     1d4:	646e6148 	strbtvs	r6, [lr], #-328
     1d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1dc:	00000149 	andeq	r0, r0, r9, asr #2
     1e0:	5f434352 	svcpl	0x00434352
     1e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1e8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1ec:	5c007265 	sfmpl	f7, 4, [r0], {101}
     1f0:	45000001 	strmi	r0, [r0, #-1]
     1f4:	30495458 	subcc	r5, r9, r8, asr r4
     1f8:	5152495f 	cmppl	r2, pc, asr r9
     1fc:	646e6148 	strbtvs	r6, [lr], #-328
     200:	0072656c 	rsbseq	r6, r2, ip, ror #10
     204:	0000016f 	andeq	r0, r0, pc, ror #2
     208:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     20c:	52495f31 	subpl	r5, r9, #196	; 0xc4
     210:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     214:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     218:	00018200 	andeq	r8, r1, r0, lsl #4
     21c:	54584500 	ldrbpl	r4, [r8], #-1280
     220:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     224:	61485152 	cmpvs	r8, r2, asr r1
     228:	656c646e 	strbvs	r6, [ip, #-1134]!
     22c:	01950072 	orrseq	r0, r5, r2, ror r0
     230:	58450000 	stmdapl	r5, {}^
     234:	5f334954 	svcpl	0x00334954
     238:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     23c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     240:	a8007265 	stmdage	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     244:	45000001 	strmi	r0, [r0, #-1]
     248:	34495458 	strbcc	r5, [r9], #-1112
     24c:	5152495f 	cmppl	r2, pc, asr r9
     250:	646e6148 	strbtvs	r6, [lr], #-328
     254:	0072656c 	rsbseq	r6, r2, ip, ror #10
     258:	000001bc 	strheq	r0, [r0], -ip
     25c:	31414d44 	cmpcc	r1, r4, asr #26
     260:	6168435f 	cmnvs	r8, pc, asr r3
     264:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     268:	52495f31 	subpl	r5, r9, #196	; 0xc4
     26c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     270:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     274:	0001d000 	andeq	sp, r1, r0
     278:	414d4400 	cmpmi	sp, r0, lsl #8
     27c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     280:	656e6e61 	strbvs	r6, [lr, #-3681]!
     284:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     288:	61485152 	cmpvs	r8, r2, asr r1
     28c:	656c646e 	strbvs	r6, [ip, #-1134]!
     290:	01e40072 	mvneq	r0, r2, ror r0
     294:	4d440000 	stclmi	0, cr0, [r4]
     298:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     29c:	6e6e6168 	powvsez	f6, f6, #0.0
     2a0:	5f336c65 	svcpl	0x00336c65
     2a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2ac:	f8007265 	undefined instruction 0xf8007265
     2b0:	44000001 	strmi	r0, [r0], #-1
     2b4:	5f31414d 	svcpl	0x0031414d
     2b8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     2bc:	346c656e 	strbtcc	r6, [ip], #-1390
     2c0:	5152495f 	cmppl	r2, pc, asr r9
     2c4:	646e6148 	strbtvs	r6, [lr], #-328
     2c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2cc:	0000020c 	andeq	r0, r0, ip, lsl #4
     2d0:	31414d44 	cmpcc	r1, r4, asr #26
     2d4:	6168435f 	cmnvs	r8, pc, asr r3
     2d8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     2dc:	52495f35 	subpl	r5, r9, #212	; 0xd4
     2e0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2e4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2e8:	00022000 	andeq	r2, r2, r0
     2ec:	414d4400 	cmpmi	sp, r0, lsl #8
     2f0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     2f4:	656e6e61 	strbvs	r6, [lr, #-3681]!
     2f8:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^
     2fc:	61485152 	cmpvs	r8, r2, asr r1
     300:	656c646e 	strbvs	r6, [ip, #-1134]!
     304:	02340072 	eorseq	r0, r4, #114	; 0x72
     308:	4d440000 	stclmi	0, cr0, [r4]
     30c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     310:	6e6e6168 	powvsez	f6, f6, #0.0
     314:	5f376c65 	svcpl	0x00376c65
     318:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     31c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     320:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     324:	55000002 	strpl	r0, [r0, #-2]
     328:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^
     32c:	41435f50 	cmpmi	r3, r0, asr pc
     330:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     334:	5152495f 	cmppl	r2, pc, asr r9
     338:	646e6148 	strbtvs	r6, [lr], #-328
     33c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     340:	0000025c 	andeq	r0, r0, ip, asr r2
     344:	5f425355 	svcpl	0x00425355
     348:	435f504c 	cmpmi	pc, #76	; 0x4c
     34c:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     350:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^
     354:	61485152 	cmpvs	r8, r2, asr r1
     358:	656c646e 	strbvs	r6, [ip, #-1134]!
     35c:	02700072 	rsbseq	r0, r0, #114	; 0x72
     360:	41430000 	cmpmi	r3, r0
     364:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     368:	52495f31 	subpl	r5, r9, #196	; 0xc4
     36c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     370:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     374:	00028400 	andeq	r8, r2, r0, lsl #8
     378:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     37c:	4543535f 	strbmi	r5, [r3, #-863]
     380:	5152495f 	cmppl	r2, pc, asr r9
     384:	646e6148 	strbtvs	r6, [lr], #-328
     388:	0072656c 	rsbseq	r6, r2, ip, ror #10
     38c:	00000298 	muleq	r0, r8, r2
     390:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     394:	5f355f39 	svcpl	0x00355f39
     398:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     39c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3a0:	ac007265 	sfmge	f7, 4, [r0], {101}
     3a4:	54000002 	strpl	r0, [r0], #-2
     3a8:	5f314d49 	svcpl	0x00314d49
     3ac:	5f4b5242 	svcpl	0x004b5242
     3b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3b4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3b8:	c0007265 	andgt	r7, r0, r5, ror #4
     3bc:	54000002 	strpl	r0, [r0], #-2
     3c0:	5f314d49 	svcpl	0x00314d49
     3c4:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^
     3c8:	61485152 	cmpvs	r8, r2, asr r1
     3cc:	656c646e 	strbvs	r6, [ip, #-1134]!
     3d0:	02d40072 	sbcseq	r0, r4, #114	; 0x72
     3d4:	49540000 	ldmdbmi	r4, {}^
     3d8:	545f314d 	ldrbpl	r3, [pc], #333	; 3e0 <_Minimum_Stack_Size+0x2e0>
     3dc:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     3e0:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
     3e4:	61485152 	cmpvs	r8, r2, asr r1
     3e8:	656c646e 	strbvs	r6, [ip, #-1134]!
     3ec:	02e80072 	rsceq	r0, r8, #114	; 0x72
     3f0:	49540000 	ldmdbmi	r4, {}^
     3f4:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
     3f8:	52495f43 	subpl	r5, r9, #268	; 0x10c
     3fc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     400:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     404:	0002fc00 	andeq	pc, r2, r0, lsl #24
     408:	4d495400 	cfstrdmi	mvd5, [r9]
     40c:	52495f33 	subpl	r5, r9, #204	; 0xcc
     410:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     414:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     418:	00031000 	andeq	r1, r3, r0
     41c:	4d495400 	cfstrdmi	mvd5, [r9]
     420:	52495f34 	subpl	r5, r9, #208	; 0xd0
     424:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     428:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     42c:	00032400 	andeq	r2, r3, r0, lsl #8
     430:	43324900 	teqmi	r2, #0	; 0x0
     434:	56455f31 	undefined
     438:	5152495f 	cmppl	r2, pc, asr r9
     43c:	646e6148 	strbtvs	r6, [lr], #-328
     440:	0072656c 	rsbseq	r6, r2, ip, ror #10
     444:	00000338 	andeq	r0, r0, r8, lsr r3
     448:	31433249 	cmpcc	r3, r9, asr #4
     44c:	5f52455f 	svcpl	0x0052455f
     450:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     454:	6c646e61 	stclvs	14, cr6, [r4], #-388
     458:	4c007265 	sfmmi	f7, 4, [r0], {101}
     45c:	49000003 	stmdbmi	r0, {r0, r1}
     460:	5f324332 	svcpl	0x00324332
     464:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     468:	61485152 	cmpvs	r8, r2, asr r1
     46c:	656c646e 	strbvs	r6, [ip, #-1134]!
     470:	03600072 	cmneq	r0, #114	; 0x72
     474:	32490000 	subcc	r0, r9, #0	; 0x0
     478:	455f3243 	ldrbmi	r3, [pc, #-579]	; 23d <_Minimum_Stack_Size+0x13d>
     47c:	52495f52 	subpl	r5, r9, #328	; 0x148
     480:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     484:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     488:	00037400 	andeq	r7, r3, r0, lsl #8
     48c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     490:	52495f31 	subpl	r5, r9, #196	; 0xc4
     494:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     498:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     49c:	00038800 	andeq	r8, r3, r0, lsl #16
     4a0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     4a4:	52495f32 	subpl	r5, r9, #200	; 0xc8
     4a8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4ac:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4b0:	00039c00 	andeq	r9, r3, r0, lsl #24
     4b4:	41535500 	cmpmi	r3, r0, lsl #10
     4b8:	5f325452 	svcpl	0x00325452
     4bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4c4:	b0007265 	andlt	r7, r0, r5, ror #4
     4c8:	45000003 	strmi	r0, [r0, #-3]
     4cc:	31495458 	cmpcc	r9, r8, asr r4
     4d0:	30315f35 	eorscc	r5, r1, r5, lsr pc
     4d4:	5152495f 	cmppl	r2, pc, asr r9
     4d8:	646e6148 	strbtvs	r6, [lr], #-328
     4dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4e0:	000003c4 	andeq	r0, r0, r4, asr #7
     4e4:	41435452 	cmpmi	r3, r2, asr r4
     4e8:	6d72616c 	ldfvse	f6, [r2, #-432]!
     4ec:	5152495f 	cmppl	r2, pc, asr r9
     4f0:	646e6148 	strbtvs	r6, [lr], #-328
     4f4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4f8:	000003d8 	ldrdeq	r0, [r0], -r8
     4fc:	57425355 	smlsldpl	r5, r2, r5, r3
     500:	55656b61 	strbpl	r6, [r5, #-2913]!
     504:	52495f70 	subpl	r5, r9, #448	; 0x1c0
     508:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     50c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     510:	0003ec00 	andeq	lr, r3, r0, lsl #24
     514:	4d495400 	cfstrdmi	mvd5, [r9]
     518:	52425f38 	subpl	r5, r2, #224	; 0xe0
     51c:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     520:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     524:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     528:	00040000 	andeq	r0, r4, r0
     52c:	4d495400 	cfstrdmi	mvd5, [r9]
     530:	50555f38 	subspl	r5, r5, r8, lsr pc
     534:	5152495f 	cmppl	r2, pc, asr r9
     538:	646e6148 	strbtvs	r6, [lr], #-328
     53c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     540:	00000414 	andeq	r0, r0, r4, lsl r4
     544:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     548:	4752545f 	undefined
     54c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     550:	5152495f 	cmppl	r2, pc, asr r9
     554:	646e6148 	strbtvs	r6, [lr], #-328
     558:	0072656c 	rsbseq	r6, r2, ip, ror #10
     55c:	00000428 	andeq	r0, r0, r8, lsr #8
     560:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     564:	5f43435f 	svcpl	0x0043435f
     568:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     56c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     570:	3c007265 	sfmcc	f7, 4, [r0], {101}
     574:	41000004 	tstmi	r0, r4
     578:	5f334344 	svcpl	0x00334344
     57c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     580:	6c646e61 	stclvs	14, cr6, [r4], #-388
     584:	50007265 	andpl	r7, r0, r5, ror #4
     588:	46000004 	strmi	r0, [r0], -r4
     58c:	5f434d53 	svcpl	0x00434d53
     590:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     594:	6c646e61 	stclvs	14, cr6, [r4], #-388
     598:	64007265 	strvs	r7, [r0], #-613
     59c:	53000004 	movwpl	r0, #4	; 0x4
     5a0:	5f4f4944 	svcpl	0x004f4944
     5a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5ac:	78007265 	stmdavc	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     5b0:	54000004 	strpl	r0, [r0], #-4
     5b4:	5f354d49 	svcpl	0x00354d49
     5b8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5bc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5c0:	8c007265 	sfmhi	f7, 4, [r0], {101}
     5c4:	53000004 	movwpl	r0, #4	; 0x4
     5c8:	5f334950 	svcpl	0x00334950
     5cc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5d0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5d4:	a0007265 	andge	r7, r0, r5, ror #4
     5d8:	55000004 	strpl	r0, [r0, #-4]
     5dc:	34545241 	ldrbcc	r5, [r4], #-577
     5e0:	5152495f 	cmppl	r2, pc, asr r9
     5e4:	646e6148 	strbtvs	r6, [lr], #-328
     5e8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5ec:	000004b4 	strheq	r0, [r0], -r4
     5f0:	54524155 	ldrbpl	r4, [r2], #-341
     5f4:	52495f35 	subpl	r5, r9, #212	; 0xd4
     5f8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5fc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     600:	0004c800 	andeq	ip, r4, r0, lsl #16
     604:	4d495400 	cfstrdmi	mvd5, [r9]
     608:	52495f36 	subpl	r5, r9, #216	; 0xd8
     60c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     610:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     614:	0004dc00 	andeq	sp, r4, r0, lsl #24
     618:	4d495400 	cfstrdmi	mvd5, [r9]
     61c:	52495f37 	subpl	r5, r9, #220	; 0xdc
     620:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     624:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     628:	0004f000 	andeq	pc, r4, r0
     62c:	414d4400 	cmpmi	sp, r0, lsl #8
     630:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     634:	656e6e61 	strbvs	r6, [lr, #-3681]!
     638:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^
     63c:	61485152 	cmpvs	r8, r2, asr r1
     640:	656c646e 	strbvs	r6, [ip, #-1134]!
     644:	05040072 	streq	r0, [r4, #-114]
     648:	4d440000 	stclmi	0, cr0, [r4]
     64c:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     650:	6e6e6168 	powvsez	f6, f6, #0.0
     654:	5f326c65 	svcpl	0x00326c65
     658:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     65c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     660:	18007265 	stmdane	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     664:	44000005 	strmi	r0, [r0], #-5
     668:	5f32414d 	svcpl	0x0032414d
     66c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     670:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     674:	5152495f 	cmppl	r2, pc, asr r9
     678:	646e6148 	strbtvs	r6, [lr], #-328
     67c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     680:	0000052c 	andeq	r0, r0, ip, lsr #10
     684:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     688:	6168435f 	cmnvs	r8, pc, asr r3
     68c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     690:	5f355f34 	svcpl	0x00355f34
     694:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     698:	6c646e61 	stclvs	14, cr6, [r4], #-388
     69c:	40007265 	andmi	r7, r0, r5, ror #4
     6a0:	55000005 	strpl	r0, [r0, #-5]
     6a4:	54524153 	ldrbpl	r4, [r2], #-339
     6a8:	52495f33 	subpl	r5, r9, #204	; 0xcc
     6ac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6b4:	00055600 	andeq	r5, r5, r0, lsl #12
     6b8:	41535500 	cmpmi	r3, r0, lsl #10
     6bc:	5f315452 	svcpl	0x00315452
     6c0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6c4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6c8:	6c007265 	sfmvs	f7, 4, [r0], {101}
     6cc:	54000005 	strpl	r0, [r0], #-5
     6d0:	5f324d49 	svcpl	0x00324d49
     6d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6d8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6dc:	82007265 	andhi	r7, r0, #1342177286	; 0x50000006
     6e0:	41000005 	tstmi	r0, r5
     6e4:	5f314344 	svcpl	0x00314344
     6e8:	52495f32 	subpl	r5, r9, #200	; 0xc8
     6ec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6f0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6f4:	00059800 	andeq	r9, r5, r0, lsl #16
     6f8:	73795300 	cmnvc	r9, #0	; 0x0
     6fc:	6b636954 	blvs	18dac54 <__Stack_Size+0x18da854>
     700:	646e6148 	strbtvs	r6, [lr], #-328
     704:	0072656c 	rsbseq	r6, r2, ip, ror #10
     708:	00000000 	andeq	r0, r0, r0
     70c:	0000007c 	andeq	r0, r0, ip, ror r0
     710:	0ba70002 	bleq	fe9c0720 <SCS_BASE+0x1e9b2720>
     714:	05280000 	streq	r0, [r8]!
     718:	048f0000 	streq	r0, [pc], #0	; 720 <__Stack_Size+0x320>
     71c:	6e490000 	cdpvs	0, 4, cr0, cr9, cr0, {0}
     720:	545f7469 	ldrbpl	r7, [pc], #1129	; 728 <__Stack_Size+0x328>
     724:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     728:	04a10032 	strteq	r0, [r1], #50
     72c:	79530000 	ldmdbvc	r3, {}^
     730:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     734:	6f435f6b 	svcvs	0x00435f6b
     738:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     73c:	74617275 	strbtvc	r7, [r1], #-629
     740:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     744:	000004b6 	strheq	r0, [r0], -r6
     748:	4f495047 	svcmi	0x00495047
     74c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     750:	75676966 	strbvc	r6, [r7, #-2406]!
     754:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     758:	de006e6f 	cdple	14, 0, cr6, cr0, cr15, {3}
     75c:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
     760:	5f434956 	svcpl	0x00434956
     764:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     768:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     76c:	6f697461 	svcvs	0x00697461
     770:	0506006e 	streq	r0, [r6, #-110]
     774:	43520000 	cmpmi	r2, #0	; 0x0
     778:	6f435f43 	svcvs	0x00435f43
     77c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     780:	74617275 	strbtvc	r7, [r1], #-629
     784:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     788:	00000000 	andeq	r0, r0, r0
     78c:	000000f1 	strdeq	r0, [r0], -r1
     790:	10cf0002 	sbcne	r0, pc, r2
     794:	041d0000 	ldreq	r0, [sp]
     798:	01ed0000 	mvneq	r0, r0
     79c:	5f5f0000 	svcpl	0x005f0000
     7a0:	635f4350 	cmpvs	pc, #1073741825	; 0x40000001
     7a4:	525f6d6f 	subspl	r6, pc, #7104	; 0x1bc0
     7a8:	53495f58 	movtpl	r5, #40792	; 0x9f58
     7ac:	02010052 	andeq	r0, r1, #82	; 0x52
     7b0:	44750000 	ldrbtmi	r0, [r5]
     7b4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     7b8:	00022a00 	andeq	r2, r2, r0, lsl #20
     7bc:	65446d00 	strbvs	r6, [r4, #-3328]
     7c0:	0079616c 	rsbseq	r6, r9, ip, ror #2
     7c4:	00000253 	andeq	r0, r0, r3, asr r2
     7c8:	42447854 	submi	r7, r4, #5505024	; 0x540000
     7cc:	5f657479 	svcpl	0x00657479
     7d0:	7c004350 	stcvc	3, cr4, [r0], {80}
     7d4:	54000002 	strpl	r0, [r0], #-2
     7d8:	6f574478 	svcvs	0x00574478
     7dc:	36316472 	undefined
     7e0:	0002a500 	andeq	sl, r2, r0, lsl #10
     7e4:	57785400 	ldrbpl	r5, [r8, -r0, lsl #8]!
     7e8:	4164726f 	cmnmi	r4, pc, ror #4
     7ec:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
     7f0:	0002f500 	andeq	pc, r2, r0, lsl #10
     7f4:	41785400 	cmnmi	r8, r0, lsl #8
     7f8:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
     7fc:	00033e00 	andeq	r3, r3, r0, lsl #28
     800:	44785400 	ldrbtmi	r5, [r8], #-1024
     804:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     808:	6700676e 	strvs	r6, [r0, -lr, ror #14]
     80c:	55000003 	strpl	r0, [r0, #-3]
     810:	54524153 	ldrbpl	r4, [r2], #-339
     814:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     818:	75676966 	strbvc	r6, [r7, #-2406]!
     81c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     820:	ad006e6f 	stcge	14, cr6, [r0, #-444]
     824:	67000003 	strvs	r0, [r0, -r3]
     828:	6d695477 	cfstrdvs	mvd5, [r9, #-476]!
     82c:	44676e69 	strbtmi	r6, [r7], #-3689
     830:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     834:	0003bf00 	andeq	fp, r3, r0, lsl #30
     838:	31776700 	cmncc	r7, r0, lsl #14
     83c:	6f43736d 	svcvs	0x0043736d
     840:	65746e75 	ldrbvs	r6, [r4, #-3701]!
     844:	03e10072 	mvneq	r0, #114	; 0x72
     848:	43500000 	cmpmi	r0, #0	; 0x0
     84c:	5f58525f 	svcpl	0x0058525f
     850:	5f6d6f63 	svcpl	0x006d6f63
     854:	00667562 	rsbeq	r7, r6, r2, ror #10
     858:	000003f8 	strdeq	r0, [r0], -r8
     85c:	645f4350 	ldrbvs	r4, [pc], #848	; 864 <__Stack_Size+0x464>
     860:	5f617461 	svcpl	0x00617461
     864:	00796472 	rsbseq	r6, r9, r2, ror r4
     868:	0000040a 	andeq	r0, r0, sl, lsl #8
     86c:	525f4350 	subspl	r4, pc, #1073741825	; 0x40000001
     870:	75625f58 	strbvc	r5, [r2, #-3928]!
     874:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     878:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     87c:	00000000 	andeq	r0, r0, r0
     880:	0000c800 	andeq	ip, r0, r0, lsl #16
     884:	ec000200 	sfm	f0, 4, [r0], {0}
     888:	1e000014 	mcrne	0, 0, r0, cr0, cr4, {0}
     88c:	5b000004 	blpl	8a4 <__Stack_Size+0x4a4>
     890:	55000002 	strpl	r0, [r0, #-2]
     894:	54524153 	ldrbpl	r4, [r2], #-339
     898:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     89c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     8a0:	6f697461 	svcvs	0x00697461
     8a4:	0292006e 	addseq	r0, r2, #110	; 0x6e
     8a8:	58440000 	stmdapl	r4, {}^
     8ac:	6e695f4c 	cdpvs	15, 6, cr5, cr9, cr12, {2}
     8b0:	bb007469 	bllt	1da5c <__Stack_Size+0x1d65c>
     8b4:	44000002 	strmi	r0, [r0], #-2
     8b8:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
     8bc:	6e695f58 	mcrvs	15, 3, r5, cr9, cr8, {2}
     8c0:	72726574 	rsbsvc	r6, r2, #486539264	; 0x1d000000
     8c4:	00747075 	rsbseq	r7, r4, r5, ror r0
     8c8:	000002d0 	ldrdeq	r0, [r0], -r0
     8cc:	5f4c5844 	svcpl	0x004c5844
     8d0:	f9005854 	undefined instruction 0xf9005854
     8d4:	44000002 	strmi	r0, [r0], #-2
     8d8:	725f4c58 	subsvc	r4, pc, #22528	; 0x5800
     8dc:	5f646165 	svcpl	0x00646165
     8e0:	65747962 	ldrbvs	r7, [r4, #-2402]!
     8e4:	00034d00 	andeq	r4, r3, r0, lsl #26
     8e8:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     8ec:	6e65735f 	mcrvs	3, 3, r7, cr5, cr15, {2}
     8f0:	6f775f64 	svcvs	0x00775f64
     8f4:	c0006472 	andgt	r6, r0, r2, ror r4
     8f8:	44000003 	strmi	r0, [r0], #-3
     8fc:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
     900:	6f635f58 	svcvs	0x00635f58
     904:	75625f6d 	strbvc	r5, [r2, #-3949]!
     908:	03e70066 	mvneq	r0, #102	; 0x66
     90c:	58440000 	stmdapl	r4, {}^
     910:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     914:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     918:	6675625f 	undefined
     91c:	0003f900 	andeq	pc, r3, r0, lsl #18
     920:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     924:	5f58525f 	svcpl	0x0058525f
     928:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     92c:	646e695f 	strbtvs	r6, [lr], #-2399
     930:	0b007865 	bleq	1eacc <__Stack_Size+0x1e6cc>
     934:	44000004 	strmi	r0, [r0], #-4
     938:	545f4c58 	ldrbpl	r4, [pc], #3160	; 940 <__Stack_Size+0x540>
     93c:	75625f58 	strbvc	r5, [r2, #-3928]!
     940:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     944:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     948:	00000000 	andeq	r0, r0, r0
     94c:	00008000 	andeq	r8, r0, r0
     950:	0a000200 	beq	1158 <__Stack_Size+0xd58>
     954:	69000019 	stmdbvs	r0, {r0, r3, r4}
     958:	5d000001 	stcpl	0, cr0, [r0, #-4]
     95c:	69000000 	stmdbvs	r0, {}
     960:	5f74696e 	svcpl	0x0074696e
     964:	6f746f6d 	svcvs	0x00746f6d
     968:	6f007372 	svcvs	0x00007372
     96c:	6d000000 	stcvs	0, cr0, [r0]
     970:	5f65766f 	svcpl	0x0065766f
     974:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     978:	00980074 	addseq	r0, r8, r4, ror r0
     97c:	6f6d0000 	svcvs	0x006d0000
     980:	6c5f6576 	cfldr64vs	mvdx6, [pc], {118}
     984:	00746665 	rsbseq	r6, r4, r5, ror #12
     988:	000000c1 	andeq	r0, r0, r1, asr #1
     98c:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     990:	6361625f 	cmnvs	r1, #-268435451	; 0xf0000005
     994:	7261776b 	rsbvc	r7, r1, #28049408	; 0x1ac0000
     998:	00f50064 	rscseq	r0, r5, r4, rrx
     99c:	6f6d0000 	svcvs	0x006d0000
     9a0:	665f6576 	undefined
     9a4:	6177726f 	cmnvs	r7, pc, ror #4
     9a8:	2d006472 	cfstrscs	mvf6, [r0, #-456]
     9ac:	73000001 	movwvc	r0, #1	; 0x1
     9b0:	495f7465 	ldmdbmi	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^
     9b4:	6f705f52 	svcvs	0x00705f52
     9b8:	69746973 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
     9bc:	56006e6f 	strpl	r6, [r0], -pc, ror #28
     9c0:	6f000001 	svcvs	0x00000001
     9c4:	735f646c 	cmpvc	pc, #1811939328	; 0x6c000000
     9c8:	64656570 	strbtvs	r6, [r5], #-1392
     9cc:	00000000 	andeq	r0, r0, r0
     9d0:	00003400 	andeq	r3, r0, r0, lsl #8
     9d4:	73000200 	movwvc	r0, #512	; 0x200
     9d8:	ba00001a 	blt	a48 <__Stack_Size+0x648>
     9dc:	af000003 	svcge	0x00000003
     9e0:	69000002 	stmdbvs	r0, {r1}
     9e4:	72655a73 	rsbvc	r5, r5, #471040	; 0x73000
     9e8:	02cc006f 	sbceq	r0, ip, #111	; 0x6f
     9ec:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
     9f0:	415f7469 	cmpmi	pc, r9, ror #8
     9f4:	f3004344 	vcgt.u8	q2, q0, q2
     9f8:	73000002 	movwvc	r0, #2	; 0x2
     9fc:	6c706d61 	ldclvs	13, cr6, [r0], #-388
     a00:	43444165 	movtmi	r4, #16741	; 0x4165
     a04:	00000000 	andeq	r0, r0, r0
     a08:	0003fd00 	andeq	pc, r3, r0, lsl #26
     a0c:	2d000200 	sfmcs	f0, 4, [r0]
     a10:	1f00001e 	svcne	0x0000001e
     a14:	5400000b 	strpl	r0, [r0], #-11
     a18:	41000002 	tstmi	r0, r2
     a1c:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     a20:	0074696e 	rsbseq	r6, r4, lr, ror #18
     a24:	000002ac 	andeq	r0, r0, ip, lsr #5
     a28:	5f434441 	svcpl	0x00434441
     a2c:	75727453 	ldrbvc	r7, [r2, #-1107]!
     a30:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
     a34:	d1007469 	tstle	r0, r9, ror #8
     a38:	41000002 	tstmi	r0, r2
     a3c:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     a40:	0600646d 	streq	r6, [r0], -sp, ror #8
     a44:	41000003 	tstmi	r0, r3
     a48:	445f4344 	ldrbmi	r4, [pc], #836	; a50 <__Stack_Size+0x650>
     a4c:	6d43414d 	stfvse	f4, [r3, #-308]
     a50:	033b0064 	teqeq	fp, #100	; 0x64
     a54:	44410000 	strbmi	r0, [r1]
     a58:	54495f43 	strbpl	r5, [r9], #-3907
     a5c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a60:	8e006769 	cdphi	7, 0, cr6, cr0, cr9, {3}
     a64:	41000003 	tstmi	r0, r3
     a68:	525f4344 	subspl	r4, pc, #268435457	; 0x10000001
     a6c:	74657365 	strbtvc	r7, [r5], #-869
     a70:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     a74:	74617262 	strbtvc	r7, [r1], #-610
     a78:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     a7c:	000003b5 	strheq	r0, [r0], -r5
     a80:	5f434441 	svcpl	0x00434441
     a84:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
     a88:	74657365 	strbtvc	r7, [r5], #-869
     a8c:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     a90:	74617262 	strbtvc	r7, [r1], #-610
     a94:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     a98:	75746174 	ldrbvc	r6, [r4, #-372]!
     a9c:	03ee0073 	mvneq	r0, #115	; 0x73
     aa0:	44410000 	strbmi	r0, [r1]
     aa4:	74535f43 	ldrbvc	r5, [r3], #-3907
     aa8:	43747261 	cmnmi	r4, #268435462	; 0x10000006
     aac:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     ab0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ab4:	15006e6f 	strne	r6, [r0, #-3695]
     ab8:	41000004 	tstmi	r0, r4
     abc:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     ac0:	61437465 	cmpvs	r3, r5, ror #8
     ac4:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
     ac8:	6f697461 	svcvs	0x00697461
     acc:	6174536e 	cmnvs	r4, lr, ror #6
     ad0:	00737574 	rsbseq	r7, r3, r4, ror r5
     ad4:	0000044e 	andeq	r0, r0, lr, asr #8
     ad8:	5f434441 	svcpl	0x00434441
     adc:	74666f53 	strbtvc	r6, [r6], #-3923
     ae0:	65726177 	ldrbvs	r6, [r2, #-375]!
     ae4:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     ae8:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     aec:	646d4376 	strbtvs	r4, [sp], #-886
     af0:	00048300 	andeq	r8, r4, r0, lsl #6
     af4:	43444100 	movtmi	r4, #16640	; 0x4100
     af8:	7465475f 	strbtvc	r4, [r5], #-1887
     afc:	74666f53 	strbtvc	r6, [r6], #-3923
     b00:	65726177 	ldrbvs	r6, [r2, #-375]!
     b04:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     b08:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     b0c:	61745376 	cmnvs	r4, r6, ror r3
     b10:	00737574 	rsbseq	r7, r3, r4, ror r5
     b14:	000004bc 	strheq	r0, [r0], -ip
     b18:	5f434441 	svcpl	0x00434441
     b1c:	63736944 	cmnvs	r3, #1114112	; 0x110000
     b20:	65646f4d 	strbvs	r6, [r4, #-3917]!
     b24:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     b28:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     b2c:	746e756f 	strbtvc	r7, [lr], #-1391
     b30:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     b34:	0d006769 	stceq	7, cr6, [r0, #-420]
     b38:	41000005 	tstmi	r0, r5
     b3c:	445f4344 	ldrbmi	r4, [pc], #836	; b44 <__Stack_Size+0x744>
     b40:	4d637369 	stclmi	3, cr7, [r3, #-420]!
     b44:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     b48:	4200646d 	andmi	r6, r0, #1828716544	; 0x6d000000
     b4c:	41000005 	tstmi	r0, r5
     b50:	525f4344 	subspl	r4, pc, #268435457	; 0x10000001
     b54:	6c756765 	ldclvs	7, cr6, [r5], #-404
     b58:	68437261 	stmdavs	r3, {r0, r5, r6, r9, ip, sp, lr}^
     b5c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     b60:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     b64:	00676966 	rsbeq	r6, r7, r6, ror #18
     b68:	000005b7 	strheq	r0, [r0], -r7
     b6c:	5f434441 	svcpl	0x00434441
     b70:	65747845 	ldrbvs	r7, [r4, #-2117]!
     b74:	6c616e72 	stclvs	14, cr6, [r1], #-456
     b78:	67697254 	undefined
     b7c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     b80:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b84:	000005ec 	andeq	r0, r0, ip, ror #11
     b88:	5f434441 	svcpl	0x00434441
     b8c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     b90:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     b94:	6f697372 	svcvs	0x00697372
     b98:	6c61566e 	stclvs	6, cr5, [r1], #-440
     b9c:	19006575 	stmdbne	r0, {r0, r2, r4, r5, r6, r8, sl, sp, lr}
     ba0:	41000006 	tstmi	r0, r6
     ba4:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     ba8:	75447465 	strbvc	r7, [r4, #-1125]
     bac:	6f4d6c61 	svcvs	0x004d6c61
     bb0:	6f436564 	svcvs	0x00436564
     bb4:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
     bb8:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     bbc:	756c6156 	strbvc	r6, [ip, #-342]!
     bc0:	06310065 	ldrteq	r0, [r1], -r5, rrx
     bc4:	44410000 	strbmi	r0, [r1]
     bc8:	75415f43 	strbvc	r5, [r1, #-3907]
     bcc:	6e496f74 	mcrvs	15, 2, r6, cr9, cr4, {3}
     bd0:	7463656a 	strbtvc	r6, [r3], #-1386
     bd4:	6f436465 	svcvs	0x00436465
     bd8:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     bdc:	06660064 	strbteq	r0, [r6], -r4, rrx
     be0:	44410000 	strbmi	r0, [r1]
     be4:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     be8:	7463656a 	strbtvc	r6, [r3], #-1386
     bec:	69446465 	stmdbvs	r4, {r0, r2, r5, r6, sl, sp, lr}^
     bf0:	6f4d6373 	svcvs	0x004d6373
     bf4:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]
     bf8:	069b0064 	ldreq	r0, [fp], r4, rrx
     bfc:	44410000 	strbmi	r0, [r1]
     c00:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     c04:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     c08:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     c0c:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
     c10:	7463656a 	strbtvc	r6, [r3], #-1386
     c14:	6f436465 	svcvs	0x00436465
     c18:	6f43766e 	svcvs	0x0043766e
     c1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     c20:	0006e200 	andeq	lr, r6, r0, lsl #4
     c24:	43444100 	movtmi	r4, #16640	; 0x4100
     c28:	7478455f 	ldrbtvc	r4, [r8], #-1375
     c2c:	616e7265 	cmnvs	lr, r5, ror #4
     c30:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     c34:	6a6e4967 	bvs	1b931d8 <__Stack_Size+0x1b92dd8>
     c38:	65746365 	ldrbvs	r6, [r4, #-869]!
     c3c:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     c40:	646d4376 	strbtvs	r4, [sp], #-886
     c44:	00071700 	andeq	r1, r7, r0, lsl #14
     c48:	43444100 	movtmi	r4, #16640	; 0x4100
     c4c:	666f535f 	undefined
     c50:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     c54:	61745365 	cmnvs	r4, r5, ror #6
     c58:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
     c5c:	7463656a 	strbtvc	r6, [r3], #-1386
     c60:	6f436465 	svcvs	0x00436465
     c64:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     c68:	074c0064 	strbeq	r0, [ip, -r4, rrx]
     c6c:	44410000 	strbmi	r0, [r1]
     c70:	65475f43 	strbvs	r5, [r7, #-3907]
     c74:	666f5374 	undefined
     c78:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     c7c:	61745365 	cmnvs	r4, r5, ror #6
     c80:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
     c84:	7463656a 	strbtvc	r6, [r3], #-1386
     c88:	6f436465 	svcvs	0x00436465
     c8c:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     c90:	61745364 	cmnvs	r4, r4, ror #6
     c94:	00737574 	rsbseq	r7, r3, r4, ror r5
     c98:	00000785 	andeq	r0, r0, r5, lsl #15
     c9c:	5f434441 	svcpl	0x00434441
     ca0:	656a6e49 	strbvs	r6, [sl, #-3657]!
     ca4:	64657463 	strbtvs	r7, [r5], #-1123
     ca8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     cac:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     cb0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     cb4:	08060067 	stmdaeq	r6, {r0, r1, r2, r5, r6}
     cb8:	44410000 	strbmi	r0, [r1]
     cbc:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     cc0:	7463656a 	strbtvc	r6, [r3], #-1386
     cc4:	65536465 	ldrbvs	r6, [r3, #-1125]
     cc8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
     ccc:	4c726563 	cfldr64mi	mvdx6, [r2], #-396
     cd0:	74676e65 	strbtvc	r6, [r7], #-3685
     cd4:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
     cd8:	00676966 	rsbeq	r6, r7, r6, ror #18
     cdc:	00000857 	andeq	r0, r0, r7, asr r8
     ce0:	5f434441 	svcpl	0x00434441
     ce4:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
     ce8:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     cec:	4f646574 	svcmi	0x00646574
     cf0:	65736666 	ldrbvs	r6, [r3, #-1638]!
     cf4:	089e0074 	ldmeq	lr, {r2, r4, r5, r6}
     cf8:	44410000 	strbmi	r0, [r1]
     cfc:	65475f43 	strbvs	r5, [r7, #-3907]
     d00:	6a6e4974 	bvs	1b932d8 <__Stack_Size+0x1b92ed8>
     d04:	65746365 	ldrbvs	r6, [r4, #-869]!
     d08:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     d0c:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
     d10:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
     d14:	65756c61 	ldrbvs	r6, [r5, #-3169]!
     d18:	0008db00 	andeq	sp, r8, r0, lsl #22
     d1c:	43444100 	movtmi	r4, #16640	; 0x4100
     d20:	616e415f 	cmnvs	lr, pc, asr r1
     d24:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
     d28:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     d2c:	43676f64 	cmnmi	r7, #400	; 0x190
     d30:	2200646d 	andcs	r6, r0, #1828716544	; 0x6d000000
     d34:	41000009 	tstmi	r0, r9
     d38:	415f4344 	cmpmi	pc, r4, asr #6
     d3c:	6f6c616e 	svcvs	0x006c616e
     d40:	74615767 	strbtvc	r5, [r1], #-1895
     d44:	6f646863 	svcvs	0x00646863
     d48:	72685467 	rsbvc	r5, r8, #1728053248	; 0x67000000
     d4c:	6f687365 	svcvs	0x00687365
     d50:	4373646c 	cmnmi	r3, #1811939328	; 0x6c000000
     d54:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     d58:	09650067 	stmdbeq	r5!, {r0, r1, r2, r5, r6}^
     d5c:	44410000 	strbmi	r0, [r1]
     d60:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
     d64:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
     d68:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
     d6c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
     d70:	676e6953 	undefined
     d74:	6843656c 	stmdavs	r3, {r2, r3, r5, r6, r8, sl, sp, lr}^
     d78:	656e6e61 	strbvs	r6, [lr, #-3681]!
     d7c:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     d80:	00676966 	rsbeq	r6, r7, r6, ror #18
     d84:	000009ac 	andeq	r0, r0, ip, lsr #19
     d88:	5f434441 	svcpl	0x00434441
     d8c:	706d6554 	rsbvc	r6, sp, r4, asr r5
     d90:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
     d94:	7256726f 	subsvc	r7, r6, #-268435450	; 0xf0000006
     d98:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
     d9c:	646d4374 	strbtvs	r4, [sp], #-884
     da0:	0009d300 	andeq	sp, r9, r0, lsl #6
     da4:	43444100 	movtmi	r4, #16640	; 0x4100
     da8:	7465475f 	strbtvc	r4, [r5], #-1887
     dac:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     db0:	74617453 	strbtvc	r7, [r1], #-1107
     db4:	1a007375 	bne	1db90 <__Stack_Size+0x1d790>
     db8:	4100000a 	tstmi	r0, sl
     dbc:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     dc0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     dc4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     dc8:	000a5100 	andeq	r5, sl, r0, lsl #2
     dcc:	43444100 	movtmi	r4, #16640	; 0x4100
     dd0:	7465475f 	strbtvc	r4, [r5], #-1887
     dd4:	74535449 	ldrbvc	r5, [r3], #-1097
     dd8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     ddc:	000ab600 	andeq	fp, sl, r0, lsl #12
     de0:	43444100 	movtmi	r4, #16640	; 0x4100
     de4:	656c435f 	strbvs	r4, [ip, #-863]!
     de8:	54497261 	strbpl	r7, [r9], #-609
     dec:	646e6550 	strbtvs	r6, [lr], #-1360
     df0:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     df4:	f9007469 	undefined instruction 0xf9007469
     df8:	4100000a 	tstmi	r0, sl
     dfc:	445f4344 	ldrbmi	r4, [pc], #836	; e04 <__Stack_Size+0xa04>
     e00:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     e04:	00000074 	andeq	r0, r0, r4, ror r0
     e08:	026a0000 	rsbeq	r0, sl, #0	; 0x0
     e0c:	00020000 	andeq	r0, r2, r0
     e10:	0000294c 	andeq	r2, r0, ip, asr #18
     e14:	0000073a 	andeq	r0, r0, sl, lsr r7
     e18:	00000237 	andeq	r0, r0, r7, lsr r2
     e1c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e20:	65535f48 	ldrbvs	r5, [r3, #-3912]
     e24:	74614c74 	strbtvc	r4, [r1], #-3188
     e28:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     e2c:	00025e00 	andeq	r5, r2, r0, lsl #28
     e30:	414c4600 	cmpmi	ip, r0, lsl #12
     e34:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^
     e38:	43666c61 	cmnmi	r6, #24832	; 0x6100
     e3c:	656c6379 	strbvs	r6, [ip, #-889]!
     e40:	65636341 	strbvs	r6, [r3, #-833]!
     e44:	6d437373 	stclvs	3, cr7, [r3, #-460]
     e48:	02850064 	addeq	r0, r5, #100	; 0x64
     e4c:	4c460000 	marmi	acc0, r0, r6
     e50:	5f485341 	svcpl	0x00485341
     e54:	66657250 	undefined
     e58:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     e5c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     e60:	6d437265 	sfmvs	f7, 2, [r3, #-404]
     e64:	02ac0064 	adceq	r0, ip, #100	; 0x64
     e68:	4c460000 	marmi	acc0, r0, r6
     e6c:	5f485341 	svcpl	0x00485341
     e70:	6f6c6e55 	svcvs	0x006c6e55
     e74:	bf006b63 	svclt	0x00006b63
     e78:	46000002 	strmi	r0, [r0], -r2
     e7c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e80:	636f4c5f 	cmnvs	pc, #24320	; 0x5f00
     e84:	02d2006b 	sbcseq	r0, r2, #107	; 0x6b
     e88:	4c460000 	marmi	acc0, r0, r6
     e8c:	5f485341 	svcpl	0x00485341
     e90:	55746547 	ldrbpl	r6, [r4, #-1351]!
     e94:	4f726573 	svcmi	0x00726573
     e98:	6f697470 	svcvs	0x00697470
     e9c:	7479426e 	ldrbtvc	r4, [r9], #-622
     ea0:	02ea0065 	rsceq	r0, sl, #101	; 0x65
     ea4:	4c460000 	marmi	acc0, r0, r6
     ea8:	5f485341 	svcpl	0x00485341
     eac:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
     eb0:	65746972 	ldrbvs	r6, [r4, #-2418]!
     eb4:	746f7250 	strbtvc	r7, [pc], #592	; ebc <__Stack_Size+0xabc>
     eb8:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     ebc:	704f6e6f 	subvc	r6, pc, pc, ror #28
     ec0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ec4:	65747942 	ldrbvs	r7, [r4, #-2370]!
     ec8:	00030200 	andeq	r0, r3, r0, lsl #4
     ecc:	414c4600 	cmpmi	ip, r0, lsl #12
     ed0:	475f4853 	undefined
     ed4:	65527465 	ldrbvs	r7, [r2, #-1125]
     ed8:	754f6461 	strbvc	r6, [pc, #-1121]	; a7f <__Stack_Size+0x67f>
     edc:	6f725074 	svcvs	0x00725074
     ee0:	74636574 	strbtvc	r6, [r3], #-1396
     ee4:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     ee8:	75746174 	ldrbvc	r6, [r4, #-372]!
     eec:	032b0073 	teqeq	fp, #115	; 0x73
     ef0:	4c460000 	marmi	acc0, r0, r6
     ef4:	5f485341 	svcpl	0x00485341
     ef8:	50746547 	rsbspl	r6, r4, r7, asr #10
     efc:	65666572 	strbvs	r6, [r6, #-1394]!
     f00:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
     f04:	65666675 	strbvs	r6, [r6, #-1653]!
     f08:	61745372 	cmnvs	r4, r2, ror r3
     f0c:	00737574 	rsbseq	r7, r3, r4, ror r5
     f10:	00000354 	andeq	r0, r0, r4, asr r3
     f14:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f18:	54495f48 	strbpl	r5, [r9], #-3912
     f1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f20:	89006769 	stmdbhi	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
     f24:	46000003 	strmi	r0, [r0], -r3
     f28:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f2c:	7465475f 	strbtvc	r4, [r5], #-1887
     f30:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     f34:	74617453 	strbtvc	r7, [r1], #-1107
     f38:	c6007375 	undefined
     f3c:	46000003 	strmi	r0, [r0], -r3
     f40:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f44:	656c435f 	strbvs	r4, [ip, #-863]!
     f48:	6c467261 	sfmvs	f7, 2, [r6], {97}
     f4c:	ed006761 	stc	7, cr6, [r0, #-388]
     f50:	46000003 	strmi	r0, [r0], -r3
     f54:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f58:	7465475f 	strbtvc	r4, [r5], #-1887
     f5c:	74617453 	strbtvc	r7, [r1], #-1107
     f60:	0a007375 	beq	1dd3c <__Stack_Size+0x1d93c>
     f64:	46000004 	strmi	r0, [r0], -r4
     f68:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f6c:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     f70:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
     f74:	7473614c 	ldrbtvc	r6, [r3], #-332
     f78:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
     f7c:	6f697461 	svcvs	0x00697461
     f80:	049d006e 	ldreq	r0, [sp], #110
     f84:	4c460000 	marmi	acc0, r0, r6
     f88:	5f485341 	svcpl	0x00485341
     f8c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     f90:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     f94:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f98:	6f436574 	svcvs	0x00436574
     f9c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     fa0:	0004fc00 	andeq	pc, r4, r0, lsl #24
     fa4:	414c4600 	cmpmi	ip, r0, lsl #12
     fa8:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
     fac:	4f646165 	svcmi	0x00646165
     fb0:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
     fb4:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     fb8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     fbc:	00053b00 	andeq	r3, r5, r0, lsl #22
     fc0:	414c4600 	cmpmi	ip, r0, lsl #12
     fc4:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 779 <__Stack_Size+0x379>
     fc8:	6c62616e 	stfvse	f6, [r2], #-440
     fcc:	69725765 	ldmdbvs	r2!, {r0, r2, r5, r6, r8, r9, sl, ip, lr}^
     fd0:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
     fd4:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     fd8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     fdc:	0005ba00 	andeq	fp, r5, r0, lsl #20
     fe0:	414c4600 	cmpmi	ip, r0, lsl #12
     fe4:	505f4853 	subspl	r4, pc, r3, asr r8
     fe8:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     fec:	704f6d61 	subvc	r6, pc, r1, ror #26
     ff0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ff4:	65747942 	ldrbvs	r7, [r4, #-2370]!
     ff8:	61746144 	cmnvs	r4, r4, asr #2
     ffc:	00060900 	andeq	r0, r6, r0, lsl #18
    1000:	414c4600 	cmpmi	ip, r0, lsl #12
    1004:	505f4853 	subspl	r4, pc, r3, asr r8
    1008:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    100c:	61486d61 	cmpvs	r8, r1, ror #26
    1010:	6f57666c 	svcvs	0x0057666c
    1014:	58006472 	stmdapl	r0, {r1, r4, r5, r6, sl, sp, lr}
    1018:	46000006 	strmi	r0, [r0], -r6
    101c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1020:	6f72505f 	svcvs	0x0072505f
    1024:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
    1028:	64726f57 	ldrbtvs	r6, [r2], #-3927
    102c:	0006a700 	andeq	sl, r6, r0, lsl #14
    1030:	414c4600 	cmpmi	ip, r0, lsl #12
    1034:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 7e9 <__Stack_Size+0x3e9>
    1038:	65736172 	ldrbvs	r6, [r3, #-370]!
    103c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1040:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1044:	00736574 	rsbseq	r6, r3, r4, ror r5
    1048:	000006d4 	ldrdeq	r0, [r0], -r4
    104c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1050:	72455f48 	subvc	r5, r5, #288	; 0x120
    1054:	41657361 	cmnmi	r5, r1, ror #6
    1058:	61506c6c 	cmpvs	r0, ip, ror #24
    105c:	00736567 	rsbseq	r6, r3, r7, ror #10
    1060:	00000701 	andeq	r0, r0, r1, lsl #14
    1064:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1068:	72455f48 	subvc	r5, r5, #288	; 0x120
    106c:	50657361 	rsbpl	r7, r5, r1, ror #6
    1070:	00656761 	rsbeq	r6, r5, r1, ror #14
    1074:	00000000 	andeq	r0, r0, r0
    1078:	00000177 	andeq	r0, r0, r7, ror r1
    107c:	30860002 	addcc	r0, r6, r2
    1080:	06480000 	strbeq	r0, [r8], -r0
    1084:	022b0000 	eoreq	r0, fp, #0	; 0x0
    1088:	50470000 	subpl	r0, r7, r0
    108c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
    1090:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1094:	000002bb 	strheq	r0, [r0], -fp
    1098:	4f495047 	svcmi	0x00495047
    109c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    10a0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    10a4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    10a8:	000002e0 	andeq	r0, r0, r0, ror #5
    10ac:	4f495047 	svcmi	0x00495047
    10b0:	6165525f 	cmnvs	r5, pc, asr r2
    10b4:	706e4964 	rsbvc	r4, lr, r4, ror #18
    10b8:	61447475 	cmpvs	r4, r5, ror r4
    10bc:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    10c0:	03230074 	teqeq	r3, #116	; 0x74
    10c4:	50470000 	subpl	r0, r7, r0
    10c8:	525f4f49 	subspl	r4, pc, #292	; 0x124
    10cc:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    10d0:	7475706e 	ldrbtvc	r7, [r5], #-110
    10d4:	61746144 	cmnvs	r4, r4, asr #2
    10d8:	00035000 	andeq	r5, r3, r0
    10dc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10e0:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    10e4:	754f6461 	strbvc	r6, [pc, #-1121]	; c8b <__Stack_Size+0x88b>
    10e8:	74757074 	ldrbtvc	r7, [r5], #-116
    10ec:	61746144 	cmnvs	r4, r4, asr #2
    10f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    10f4:	00000397 	muleq	r0, r7, r3
    10f8:	4f495047 	svcmi	0x00495047
    10fc:	6165525f 	cmnvs	r5, pc, asr r2
    1100:	74754f64 	ldrbtvc	r4, [r5], #-3940
    1104:	44747570 	ldrbtmi	r7, [r4], #-1392
    1108:	00617461 	rsbeq	r7, r1, r1, ror #8
    110c:	000003c4 	andeq	r0, r0, r4, asr #7
    1110:	4f495047 	svcmi	0x00495047
    1114:	7465535f 	strbtvc	r5, [r5], #-863
    1118:	73746942 	cmnvc	r4, #1081344	; 0x108000
    111c:	0003f900 	andeq	pc, r3, r0, lsl #18
    1120:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1124:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1128:	42746573 	rsbsmi	r6, r4, #482344960	; 0x1cc00000
    112c:	00737469 	rsbseq	r7, r3, r9, ror #8
    1130:	0000042e 	andeq	r0, r0, lr, lsr #8
    1134:	4f495047 	svcmi	0x00495047
    1138:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    113c:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1140:	04710074 	ldrbteq	r0, [r1], #-116
    1144:	50470000 	subpl	r0, r7, r0
    1148:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    114c:	65746972 	ldrbvs	r6, [r4, #-2418]!
    1150:	0004a600 	andeq	sl, r4, r0, lsl #12
    1154:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1158:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    115c:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    1160:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1164:	00676966 	rsbeq	r6, r7, r6, ror #18
    1168:	000004e9 	andeq	r0, r0, r9, ror #9
    116c:	4f495047 	svcmi	0x00495047
    1170:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    1174:	754f746e 	strbvc	r7, [pc, #-1134]	; d0e <__Stack_Size+0x90e>
    1178:	74757074 	ldrbtvc	r7, [r5], #-116
    117c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1180:	30006769 	andcc	r6, r0, r9, ror #14
    1184:	47000005 	strmi	r0, [r0, -r5]
    1188:	5f4f4950 	svcpl	0x004f4950
    118c:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1190:	74754f74 	ldrbtvc	r4, [r5], #-3956
    1194:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    1198:	5700646d 	strpl	r6, [r0, -sp, ror #8]
    119c:	47000005 	strmi	r0, [r0, -r5]
    11a0:	5f4f4950 	svcpl	0x004f4950
    11a4:	526e6950 	rsbpl	r6, lr, #1310720	; 0x140000
    11a8:	70616d65 	rsbvc	r6, r1, r5, ror #26
    11ac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    11b0:	c6006769 	strgt	r6, [r0], -r9, ror #14
    11b4:	47000005 	strmi	r0, [r0, -r5]
    11b8:	5f4f4950 	svcpl	0x004f4950
    11bc:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    11c0:	656e694c 	strbvs	r6, [lr, #-2380]!
    11c4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    11c8:	0d006769 	stceq	7, cr6, [r0, #-420]
    11cc:	47000006 	strmi	r0, [r0, -r6]
    11d0:	5f4f4950 	svcpl	0x004f4950
    11d4:	4f494641 	svcmi	0x00494641
    11d8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    11dc:	22007469 	andcs	r7, r0, #1761607680	; 0x69000000
    11e0:	47000006 	strmi	r0, [r0, -r6]
    11e4:	5f4f4950 	svcpl	0x004f4950
    11e8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    11ec:	00007469 	andeq	r7, r0, r9, ror #8
    11f0:	5c000000 	stcpl	0, cr0, [r0], {0}
    11f4:	02000003 	andeq	r0, r0, #3	; 0x3
    11f8:	0036ce00 	eorseq	ip, r6, r0, lsl #28
    11fc:	0008e700 	andeq	lr, r8, r0, lsl #14
    1200:	00031000 	andeq	r1, r3, r0
    1204:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1208:	65445f43 	strbvs	r5, [r4, #-3907]
    120c:	74696e49 	strbtvc	r6, [r9], #-3657
    1210:	00033500 	andeq	r3, r3, r0, lsl #10
    1214:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1218:	43535f43 	cmpmi	r3, #268	; 0x10c
    121c:	49654442 	stmdbmi	r5!, {r1, r6, sl, lr}^
    1220:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1224:	00000358 	andeq	r0, r0, r8, asr r3
    1228:	4349564e 	movtmi	r5, #38478	; 0x964e
    122c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
    1230:	7469726f 	strbtvc	r7, [r9], #-623
    1234:	6f724779 	svcvs	0x00724779
    1238:	6f437075 	svcvs	0x00437075
    123c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1240:	00037f00 	andeq	r7, r3, r0, lsl #30
    1244:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1248:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    124c:	f1007469 	undefined instruction 0xf1007469
    1250:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    1254:	5f434956 	svcpl	0x00434956
    1258:	75727453 	ldrbvc	r7, [r2, #-1107]!
    125c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1260:	16007469 	strne	r7, [r0], -r9, ror #8
    1264:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    1268:	5f434956 	svcpl	0x00434956
    126c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1270:	65727275 	ldrbvs	r7, [r2, #-629]!
    1274:	6550746e 	ldrbvs	r7, [r0, #-1134]
    1278:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    127c:	51524967 	cmppl	r2, r7, ror #18
    1280:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1284:	006c656e 	rsbeq	r6, ip, lr, ror #10
    1288:	0000042e 	andeq	r0, r0, lr, lsr #8
    128c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1290:	7465475f 	strbtvc	r4, [r5], #-1887
    1294:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1298:	6e6e6168 	powvsez	f6, f6, #0.0
    129c:	65506c65 	ldrbvs	r6, [r0, #-3173]
    12a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    12a4:	74694267 	strbtvc	r4, [r9], #-615
    12a8:	74617453 	strbtvc	r7, [r1], #-1107
    12ac:	75007375 	strvc	r7, [r0, #-885]
    12b0:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    12b4:	5f434956 	svcpl	0x00434956
    12b8:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    12bc:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    12c0:	656e6e61 	strbvs	r6, [lr, #-3681]!
    12c4:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    12c8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    12cc:	00746942 	rsbseq	r6, r4, r2, asr #18
    12d0:	0000049c 	muleq	r0, ip, r4
    12d4:	4349564e 	movtmi	r5, #38478	; 0x964e
    12d8:	656c435f 	strbvs	r4, [ip, #-863]!
    12dc:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    12e0:	61684351 	cmnvs	r8, r1, asr r3
    12e4:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    12e8:	646e6550 	strbtvs	r6, [lr], #-1360
    12ec:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    12f0:	c5007469 	strgt	r7, [r0, #-1129]
    12f4:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    12f8:	5f434956 	svcpl	0x00434956
    12fc:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1300:	65727275 	ldrbvs	r7, [r2, #-629]!
    1304:	6341746e 	movtvs	r7, #5230	; 0x146e
    1308:	65766974 	ldrbvs	r6, [r6, #-2420]!
    130c:	646e6148 	strbtvs	r6, [lr], #-328
    1310:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1314:	000004dd 	ldrdeq	r0, [r0], -sp
    1318:	4349564e 	movtmi	r5, #38478	; 0x964e
    131c:	7465475f 	strbtvc	r4, [r5], #-1887
    1320:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1324:	6e6e6168 	powvsez	f6, f6, #0.0
    1328:	63416c65 	movtvs	r6, #7269	; 0x1c65
    132c:	65766974 	ldrbvs	r6, [r6, #-2420]!
    1330:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1334:	75746174 	ldrbvc	r6, [r4, #-372]!
    1338:	05240073 	streq	r0, [r4, #-115]!
    133c:	564e0000 	strbpl	r0, [lr], -r0
    1340:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1344:	50437465 	subpl	r7, r3, r5, ror #8
    1348:	00444955 	subeq	r4, r4, r5, asr r9
    134c:	0000053c 	andeq	r0, r0, ip, lsr r5
    1350:	4349564e 	movtmi	r5, #38478	; 0x964e
    1354:	7465535f 	strbtvc	r5, [r5], #-863
    1358:	74636556 	strbtvc	r6, [r3], #-1366
    135c:	6154726f 	cmpvs	r4, pc, ror #4
    1360:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1364:	00000573 	andeq	r0, r0, r3, ror r5
    1368:	4349564e 	movtmi	r5, #38478	; 0x964e
    136c:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    1370:	74617265 	strbtvc	r7, [r1], #-613
    1374:	73795365 	cmnvc	r9, #-1811939327	; 0x94000001
    1378:	526d6574 	rsbpl	r6, sp, #486539264	; 0x1d000000
    137c:	74657365 	strbtvc	r7, [r5], #-869
    1380:	00058700 	andeq	r8, r5, r0, lsl #14
    1384:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1388:	65475f43 	strbvs	r5, [r7, #-3907]
    138c:	6172656e 	cmnvs	r2, lr, ror #10
    1390:	6f436574 	svcvs	0x00436574
    1394:	65526572 	ldrbvs	r6, [r2, #-1394]
    1398:	00746573 	rsbseq	r6, r4, r3, ror r5
    139c:	0000059b 	muleq	r0, fp, r5
    13a0:	4349564e 	movtmi	r5, #38478	; 0x964e
    13a4:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    13a8:	4c6d6574 	cfstr64mi	mvdx6, [sp], #-464
    13ac:	6e6f4350 	mcrvs	3, 3, r4, cr15, cr0, {2}
    13b0:	00676966 	rsbeq	r6, r7, r6, ror #18
    13b4:	000005d0 	ldrdeq	r0, [r0], -r0
    13b8:	4349564e 	movtmi	r5, #38478	; 0x964e
    13bc:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    13c0:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    13c4:	6c646e61 	stclvs	14, cr6, [r4], #-388
    13c8:	6f437265 	svcvs	0x00437265
    13cc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    13d0:	00061500 	andeq	r1, r6, r0, lsl #10
    13d4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    13d8:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    13dc:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    13e0:	646e6148 	strbtvs	r6, [lr], #-328
    13e4:	5072656c 	rsbspl	r6, r2, ip, ror #10
    13e8:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    13ec:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    13f0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    13f4:	06980067 	ldreq	r0, [r8], r7, rrx
    13f8:	564e0000 	strbpl	r0, [lr], -r0
    13fc:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1400:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1404:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1408:	646e6148 	strbtvs	r6, [lr], #-328
    140c:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1410:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1414:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1418:	61745374 	cmnvs	r4, r4, ror r3
    141c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1420:	000006ed 	andeq	r0, r0, sp, ror #13
    1424:	4349564e 	movtmi	r5, #38478	; 0x964e
    1428:	7465535f 	strbtvc	r5, [r5], #-863
    142c:	74737953 	ldrbtvc	r7, [r3], #-2387
    1430:	61486d65 	cmpvs	r8, r5, ror #26
    1434:	656c646e 	strbvs	r6, [ip, #-1134]!
    1438:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    143c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1440:	00746942 	rsbseq	r6, r4, r2, asr #18
    1444:	00000722 	andeq	r0, r0, r2, lsr #14
    1448:	4349564e 	movtmi	r5, #38478	; 0x964e
    144c:	656c435f 	strbvs	r4, [ip, #-863]!
    1450:	79537261 	ldmdbvc	r3, {r0, r5, r6, r9, ip, sp, lr}^
    1454:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1458:	646e6148 	strbtvs	r6, [lr], #-328
    145c:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1460:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1464:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1468:	07570074 	undefined
    146c:	564e0000 	strbpl	r0, [lr], -r0
    1470:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1474:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1478:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    147c:	646e6148 	strbtvs	r6, [lr], #-328
    1480:	4172656c 	cmnmi	r2, ip, ror #10
    1484:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1488:	74694265 	strbtvc	r4, [r9], #-613
    148c:	74617453 	strbtvc	r7, [r1], #-1107
    1490:	aa007375 	bge	1e26c <__Stack_Size+0x1de6c>
    1494:	4e000007 	cdpmi	0, 0, cr0, cr0, cr7, {0}
    1498:	5f434956 	svcpl	0x00434956
    149c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    14a0:	746c7561 	strbtvc	r7, [ip], #-1377
    14a4:	646e6148 	strbtvs	r6, [lr], #-328
    14a8:	5372656c 	cmnpl	r2, #452984832	; 0x1b000000
    14ac:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    14b0:	07007365 	streq	r7, [r0, -r5, ror #6]
    14b4:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    14b8:	5f434956 	svcpl	0x00434956
    14bc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    14c0:	746c7561 	strbtvc	r7, [ip], #-1377
    14c4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    14c8:	00737365 	rsbseq	r7, r3, r5, ror #6
    14cc:	00000850 	andeq	r0, r0, r0, asr r8
    14d0:	4349564e 	movtmi	r5, #38478	; 0x964e
    14d4:	7465475f 	strbtvc	r4, [r5], #-1887
    14d8:	45534142 	ldrbmi	r4, [r3, #-322]
    14dc:	00495250 	subeq	r5, r9, r0, asr r2
    14e0:	00000869 	andeq	r0, r0, r9, ror #16
    14e4:	4349564e 	movtmi	r5, #38478	; 0x964e
    14e8:	5341425f 	movtpl	r4, #4703	; 0x125f
    14ec:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    14f0:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    14f4:	92004749 	andls	r4, r0, #19136512	; 0x1240000
    14f8:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    14fc:	5f434956 	svcpl	0x00434956
    1500:	45534552 	ldrbmi	r4, [r3, #-1362]
    1504:	55414654 	strbpl	r4, [r1, #-1620]
    1508:	414d544c 	cmpmi	sp, ip, asr #8
    150c:	a7004b53 	smlsdge	r0, r3, fp, r4
    1510:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    1514:	5f434956 	svcpl	0x00434956
    1518:	46544553 	undefined
    151c:	544c5541 	strbpl	r5, [ip], #-1345
    1520:	4b53414d 	blmi	14d1a5c <__Stack_Size+0x14d165c>
    1524:	0008bc00 	andeq	fp, r8, r0, lsl #24
    1528:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    152c:	45525f43 	ldrbmi	r5, [r2, #-3907]
    1530:	50544553 	subspl	r4, r4, r3, asr r5
    1534:	414d4952 	cmpmi	sp, r2, asr r9
    1538:	d1004b53 	tstle	r0, r3, asr fp
    153c:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    1540:	5f434956 	svcpl	0x00434956
    1544:	50544553 	subspl	r4, r4, r3, asr r5
    1548:	414d4952 	cmpmi	sp, r2, asr r9
    154c:	00004b53 	andeq	r4, r0, r3, asr fp
    1550:	c7000000 	strgt	r0, [r0, -r0]
    1554:	02000000 	andeq	r0, r0, #0	; 0x0
    1558:	003fb500 	eorseq	fp, pc, r0, lsl #10
    155c:	00024700 	andeq	r4, r2, r0, lsl #14
    1560:	0000d300 	andeq	sp, r0, r0, lsl #6
    1564:	52575000 	subspl	r5, r7, #0	; 0x0
    1568:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    156c:	4170756b 	cmnmi	r0, fp, ror #10
    1570:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1574:	646d4373 	strbtvs	r4, [sp], #-883
    1578:	0000f800 	andeq	pc, r0, r0, lsl #16
    157c:	52575000 	subspl	r5, r7, #0	; 0x0
    1580:	4456505f 	ldrbmi	r5, [r6], #-95
    1584:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1588:	0000011d 	andeq	r0, r0, sp, lsl r1
    158c:	5f525750 	svcpl	0x00525750
    1590:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    1594:	6c657665 	stclvs	6, cr7, [r5], #-404
    1598:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    159c:	53006769 	movwpl	r6, #1897	; 0x769
    15a0:	50000001 	andpl	r0, r0, r1
    15a4:	575f5257 	undefined
    15a8:	55656b61 	strbpl	r6, [r5, #-2913]!
    15ac:	6e695070 	mcrvs	0, 3, r5, cr9, cr0, {3}
    15b0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    15b4:	00000178 	andeq	r0, r0, r8, ror r1
    15b8:	5f525750 	svcpl	0x00525750
    15bc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    15c0:	5367616c 	cmnpl	r7, #27	; 0x1b
    15c4:	75746174 	ldrbvc	r6, [r4, #-372]!
    15c8:	01ae0073 	undefined instruction 0x01ae0073
    15cc:	57500000 	ldrbpl	r0, [r0, -r0]
    15d0:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    15d4:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    15d8:	0067616c 	rsbeq	r6, r7, ip, ror #2
    15dc:	000001d5 	ldrdeq	r0, [r0], -r5
    15e0:	5f525750 	svcpl	0x00525750
    15e4:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    15e8:	41545372 	cmpmi	r4, r2, ror r3
    15ec:	5942444e 	stmdbpl	r2, {r1, r2, r3, r6, sl, lr}^
    15f0:	65646f4d 	strbvs	r6, [r4, #-3917]!
    15f4:	0001ea00 	andeq	lr, r1, r0, lsl #20
    15f8:	52575000 	subspl	r5, r7, #0	; 0x0
    15fc:	746e455f 	strbtvc	r4, [lr], #-1375
    1600:	54537265 	ldrbpl	r7, [r3], #-613
    1604:	6f4d504f 	svcvs	0x004d504f
    1608:	31006564 	tstcc	r0, r4, ror #10
    160c:	50000002 	andpl	r0, r0, r2
    1610:	445f5257 	ldrbmi	r5, [pc], #599	; 1618 <__Stack_Size+0x1218>
    1614:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1618:	00000074 	andeq	r0, r0, r4, ror r0
    161c:	02c00000 	sbceq	r0, r0, #0	; 0x0
    1620:	00020000 	andeq	r0, r2, r0
    1624:	000041fc 	strdeq	r4, [r0], -ip
    1628:	000008bd 	strheq	r0, [r0], -sp
    162c:	00000214 	andeq	r0, r0, r4, lsl r2
    1630:	5f434352 	svcpl	0x00434352
    1634:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1638:	27007469 	strcs	r7, [r0, -r9, ror #8]
    163c:	52000002 	andpl	r0, r0, #2	; 0x2
    1640:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1644:	6f434553 	svcvs	0x00434553
    1648:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    164c:	00024c00 	andeq	r4, r2, r0, lsl #24
    1650:	43435200 	movtmi	r5, #12800	; 0x3200
    1654:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1658:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    165c:	53455348 	movtpl	r5, #21320	; 0x5348
    1660:	74726174 	ldrbtvc	r6, [r2], #-372
    1664:	f1007055 	undefined instruction 0xf1007055
    1668:	52000002 	andpl	r0, r0, #2	; 0x2
    166c:	415f4343 	cmpmi	pc, r3, asr #6
    1670:	73756a64 	cmnvc	r5, #409600	; 0x64000
    1674:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    1678:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    167c:	74617262 	strbtvc	r7, [r1], #-610
    1680:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    1684:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    1688:	00032300 	andeq	r2, r3, r0, lsl #6
    168c:	43435200 	movtmi	r5, #12800	; 0x3200
    1690:	4953485f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, lr}^
    1694:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1698:	0000034a 	andeq	r0, r0, sl, asr #6
    169c:	5f434352 	svcpl	0x00434352
    16a0:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    16a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16a8:	03910067 	orrseq	r0, r1, #103	; 0x67
    16ac:	43520000 	cmpmi	r2, #0	; 0x0
    16b0:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    16b4:	646d434c 	strbtvs	r4, [sp], #-844
    16b8:	0003b800 	andeq	fp, r3, r0, lsl #16
    16bc:	43435200 	movtmi	r5, #12800	; 0x3200
    16c0:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    16c4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    16c8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16cc:	03f10067 	mvnseq	r0, #103	; 0x67
    16d0:	43520000 	cmpmi	r2, #0	; 0x0
    16d4:	65475f43 	strbvs	r5, [r7, #-3907]
    16d8:	53595374 	cmppl	r9, #-805306367	; 0xd0000001
    16dc:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    16e0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    16e4:	04090065 	streq	r0, [r9], #-101
    16e8:	43520000 	cmpmi	r2, #0	; 0x0
    16ec:	43485f43 	movtmi	r5, #36675	; 0x8f43
    16f0:	6f434b4c 	svcvs	0x00434b4c
    16f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16f8:	00044200 	andeq	r4, r4, r0, lsl #4
    16fc:	43435200 	movtmi	r5, #12800	; 0x3200
    1700:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1704:	6f43314b 	svcvs	0x0043314b
    1708:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    170c:	00047b00 	andeq	r7, r4, r0, lsl #22
    1710:	43435200 	movtmi	r5, #12800	; 0x3200
    1714:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1718:	6f43324b 	svcvs	0x0043324b
    171c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1720:	0004b000 	andeq	fp, r4, r0
    1724:	43435200 	movtmi	r5, #12800	; 0x3200
    1728:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    172c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1730:	04e50067 	strbteq	r0, [r5], #103
    1734:	43520000 	cmpmi	r2, #0	; 0x0
    1738:	53555f43 	cmppl	r5, #268	; 0x10c
    173c:	4b4c4342 	blmi	131244c <__Stack_Size+0x131204c>
    1740:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1744:	0c006769 	stceq	7, cr6, [r0], {105}
    1748:	52000005 	andpl	r0, r0, #5	; 0x5
    174c:	415f4343 	cmpmi	pc, r3, asr #6
    1750:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1754:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1758:	00676966 	rsbeq	r6, r7, r6, ror #18
    175c:	00000545 	andeq	r0, r0, r5, asr #10
    1760:	5f434352 	svcpl	0x00434352
    1764:	4345534c 	movtmi	r5, #21324	; 0x534c
    1768:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    176c:	056c0067 	strbeq	r0, [ip, #-103]!
    1770:	43520000 	cmpmi	r2, #0	; 0x0
    1774:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1778:	646d4349 	strbtvs	r4, [sp], #-841
    177c:	00059300 	andeq	r9, r5, r0, lsl #6
    1780:	43435200 	movtmi	r5, #12800	; 0x3200
    1784:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    1788:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    178c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1790:	05bc0067 	ldreq	r0, [ip, #103]!
    1794:	43520000 	cmpmi	r2, #0	; 0x0
    1798:	54525f43 	ldrbpl	r5, [r2], #-3907
    179c:	4b4c4343 	blmi	13124b0 <__Stack_Size+0x13120b0>
    17a0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    17a4:	000005e3 	andeq	r0, r0, r3, ror #11
    17a8:	5f434352 	svcpl	0x00434352
    17ac:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    17b0:	6b636f6c 	blvs	18dd568 <__Stack_Size+0x18dd168>
    17b4:	65724673 	ldrbvs	r4, [r2, #-1651]!
    17b8:	064a0071 	undefined
    17bc:	43520000 	cmpmi	r2, #0	; 0x0
    17c0:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    17c4:	72655042 	rsbvc	r5, r5, #66	; 0x42
    17c8:	43687069 	cmnmi	r8, #105	; 0x69
    17cc:	6b636f6c 	blvs	18dd584 <__Stack_Size+0x18dd184>
    17d0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    17d4:	0000067f 	andeq	r0, r0, pc, ror r6
    17d8:	5f434352 	svcpl	0x00434352
    17dc:	32425041 	subcc	r5, r2, #65	; 0x41
    17e0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    17e4:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    17e8:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    17ec:	b400646d 	strlt	r6, [r0], #-1133
    17f0:	52000006 	andpl	r0, r0, #6	; 0x6
    17f4:	415f4343 	cmpmi	pc, r3, asr #6
    17f8:	50314250 	eorspl	r4, r1, r0, asr r2
    17fc:	70697265 	rsbvc	r7, r9, r5, ror #4
    1800:	6f6c4368 	svcvs	0x006c4368
    1804:	6d436b63 	vstrvs	d22, [r3, #-396]
    1808:	06e90064 	strbteq	r0, [r9], r4, rrx
    180c:	43520000 	cmpmi	r2, #0	; 0x0
    1810:	50415f43 	subpl	r5, r1, r3, asr #30
    1814:	65503242 	ldrbvs	r3, [r0, #-578]
    1818:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    181c:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1820:	646d4374 	strbtvs	r4, [sp], #-884
    1824:	00071e00 	andeq	r1, r7, r0, lsl #28
    1828:	43435200 	movtmi	r5, #12800	; 0x3200
    182c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1830:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1834:	52687069 	rsbpl	r7, r8, #105	; 0x69
    1838:	74657365 	strbtvc	r7, [r5], #-869
    183c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1840:	00000753 	andeq	r0, r0, r3, asr r7
    1844:	5f434352 	svcpl	0x00434352
    1848:	6b636142 	blvs	18d9d58 <__Stack_Size+0x18d9958>
    184c:	65527075 	ldrbvs	r7, [r2, #-117]
    1850:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1854:	7a00646d 	bvc	1aa10 <__Stack_Size+0x1a610>
    1858:	52000007 	andpl	r0, r0, #7	; 0x7
    185c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1860:	6b636f6c 	blvs	18dd618 <__Stack_Size+0x18dd218>
    1864:	75636553 	strbvc	r6, [r3, #-1363]!
    1868:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    186c:	74737953 	ldrbtvc	r7, [r3], #-2387
    1870:	6d436d65 	stclvs	13, cr6, [r3, #-404]
    1874:	07a10064 	streq	r0, [r1, r4, rrx]!
    1878:	43520000 	cmpmi	r2, #0	; 0x0
    187c:	434d5f43 	movtmi	r5, #57155	; 0xdf43
    1880:	6e6f434f 	cdpvs	3, 6, cr4, cr15, cr15, {2}
    1884:	00676966 	rsbeq	r6, r7, r6, ror #18
    1888:	000007c8 	andeq	r0, r0, r8, asr #15
    188c:	5f434352 	svcpl	0x00434352
    1890:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1894:	5367616c 	cmnpl	r7, #27	; 0x1b
    1898:	75746174 	ldrbvc	r6, [r4, #-372]!
    189c:	07fc0073 	undefined
    18a0:	43520000 	cmpmi	r2, #0	; 0x0
    18a4:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    18a8:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    18ac:	0067616c 	rsbeq	r6, r7, ip, ror #2
    18b0:	00000810 	andeq	r0, r0, r0, lsl r8
    18b4:	5f434352 	svcpl	0x00434352
    18b8:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    18bc:	61745354 	cmnvs	r4, r4, asr r3
    18c0:	00737574 	rsbseq	r7, r3, r4, ror r5
    18c4:	00000849 	andeq	r0, r0, r9, asr #16
    18c8:	5f434352 	svcpl	0x00434352
    18cc:	61656c43 	cmnvs	r5, r3, asr #24
    18d0:	50544972 	subspl	r4, r4, r2, ror r9
    18d4:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    18d8:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    18dc:	00000074 	andeq	r0, r0, r4, ror r0
    18e0:	009d0000 	addseq	r0, sp, r0
    18e4:	00020000 	andeq	r0, r2, r0
    18e8:	00004ab9 	strheq	r4, [r0], -r9
    18ec:	000001ef 	andeq	r0, r0, pc, ror #3
    18f0:	000000f7 	strdeq	r0, [r0], -r7
    18f4:	54737953 	ldrbtpl	r7, [r3], #-2387
    18f8:	5f6b6369 	svcpl	0x006b6369
    18fc:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1900:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1904:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1908:	00676966 	rsbeq	r6, r7, r6, ror #18
    190c:	0000011c 	andeq	r0, r0, ip, lsl r1
    1910:	54737953 	ldrbtpl	r7, [r3], #-2387
    1914:	5f6b6369 	svcpl	0x006b6369
    1918:	52746553 	rsbspl	r6, r4, #348127232	; 0x14c00000
    191c:	616f6c65 	cmnvs	pc, r5, ror #24
    1920:	01410064 	cmpeq	r1, r4, rrx
    1924:	79530000 	ldmdbvc	r3, {}^
    1928:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    192c:	6f435f6b 	svcvs	0x00435f6b
    1930:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1934:	646d4372 	strbtvs	r4, [sp], #-882
    1938:	00016600 	andeq	r6, r1, r0, lsl #12
    193c:	73795300 	cmnvc	r9, #0	; 0x0
    1940:	6b636954 	blvs	18dbe98 <__Stack_Size+0x18dba98>
    1944:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1948:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    194c:	018b0067 	orreq	r0, fp, r7, rrx
    1950:	79530000 	ldmdbvc	r3, {}^
    1954:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1958:	65475f6b 	strbvs	r5, [r7, #-3947]
    195c:	756f4374 	strbvc	r4, [pc, #-884]!	; 15f0 <__Stack_Size+0x11f0>
    1960:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1964:	0001a200 	andeq	sl, r1, r0, lsl #4
    1968:	73795300 	cmnvc	r9, #0	; 0x0
    196c:	6b636954 	blvs	18dbec4 <__Stack_Size+0x18dbac4>
    1970:	7465475f 	strbtvc	r4, [r5], #-1887
    1974:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1978:	74617453 	strbtvc	r7, [r1], #-1107
    197c:	00007375 	andeq	r7, r0, r5, ror r3
    1980:	ac000000 	stcge	0, cr0, [r0], {0}
    1984:	02000007 	andeq	r0, r0, #7	; 0x7
    1988:	004ca800 	subeq	sl, ip, r0, lsl #16
    198c:	00214900 	eoreq	r4, r1, r0, lsl #18
    1990:	00077800 	andeq	r7, r7, r0, lsl #16
    1994:	4d495400 	cfstrdmi	mvd5, [r9]
    1998:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    199c:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    19a0:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    19a4:	07b60074 	undefined
    19a8:	49540000 	ldmdbmi	r4, {}^
    19ac:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    19b0:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    19b4:	08210074 	stmdaeq	r1!, {r2, r4, r5, r6}
    19b8:	49540000 	ldmdbmi	r4, {}^
    19bc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    19c0:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    19c4:	088c0074 	stmeq	ip, {r2, r4, r5, r6}
    19c8:	49540000 	ldmdbmi	r4, {}^
    19cc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    19d0:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    19d4:	08f70074 	ldmeq	r7!, {r2, r4, r5, r6}^
    19d8:	49540000 	ldmdbmi	r4, {}^
    19dc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    19e0:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    19e4:	09620074 	stmdbeq	r2!, {r2, r4, r5, r6}^
    19e8:	49540000 	ldmdbmi	r4, {}^
    19ec:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    19f0:	74696e49 	strbtvc	r6, [r9], #-3657
    19f4:	000b2e00 	andeq	r2, fp, r0, lsl #28
    19f8:	4d495400 	cfstrdmi	mvd5, [r9]
    19fc:	4d57505f 	ldclmi	0, cr5, [r7, #-380]
    1a00:	6e6f4349 	cdpvs	3, 6, cr4, cr15, cr9, {2}
    1a04:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a08:	00000d17 	andeq	r0, r0, r7, lsl sp
    1a0c:	5f4d4954 	svcpl	0x004d4954
    1a10:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    1a14:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a18:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1a1c:	5400000d 	strpl	r0, [r0], #-13
    1a20:	545f4d49 	ldrbpl	r4, [pc], #3401	; 1a28 <__Stack_Size+0x1628>
    1a24:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    1a28:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    1a2c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1a30:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1a34:	0d790074 	ldcleq	0, cr0, [r9, #-464]!
    1a38:	49540000 	ldmdbmi	r4, {}^
    1a3c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1a40:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1a44:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1a48:	a0007469 	andge	r7, r0, r9, ror #8
    1a4c:	5400000d 	strpl	r0, [r0], #-13
    1a50:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1a54:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    1a58:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1a5c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1a60:	00000dc7 	andeq	r0, r0, r7, asr #27
    1a64:	5f4d4954 	svcpl	0x004d4954
    1a68:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    1a6c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1a70:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1a74:	ee007469 	cdp	4, 0, cr7, cr0, cr9, {3}
    1a78:	5400000d 	strpl	r0, [r0], #-13
    1a7c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1a80:	2300646d 	movwcs	r6, #1133	; 0x46d
    1a84:	5400000e 	strpl	r0, [r0], #-14
    1a88:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1a8c:	506c7274 	rsbpl	r7, ip, r4, ror r2
    1a90:	754f4d57 	strbvc	r4, [pc, #-3415]	; d41 <__Stack_Size+0x941>
    1a94:	74757074 	ldrbtvc	r7, [r5], #-116
    1a98:	0e580073 	mrceq	0, 2, r0, cr8, cr3, {3}
    1a9c:	49540000 	ldmdbmi	r4, {}^
    1aa0:	54495f4d 	strbpl	r5, [r9], #-3917
    1aa4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1aa8:	9b006769 	blls	1b854 <__Stack_Size+0x1b454>
    1aac:	5400000e 	strpl	r0, [r0], #-14
    1ab0:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    1ab4:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1ab8:	45657461 	strbmi	r7, [r5, #-1121]!
    1abc:	746e6576 	strbtvc	r6, [lr], #-1398
    1ac0:	000ed000 	andeq	sp, lr, r0
    1ac4:	4d495400 	cfstrdmi	mvd5, [r9]
    1ac8:	414d445f 	cmpmi	sp, pc, asr r4
    1acc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ad0:	15006769 	strne	r6, [r0, #-1897]
    1ad4:	5400000f 	strpl	r0, [r0], #-15
    1ad8:	445f4d49 	ldrbmi	r4, [pc], #3401	; 1ae0 <__Stack_Size+0x16e0>
    1adc:	6d43414d 	stfvse	f4, [r3, #-308]
    1ae0:	0f580064 	svceq	0x00580064
    1ae4:	49540000 	ldmdbmi	r4, {}^
    1ae8:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    1aec:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1af0:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    1af4:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1af8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1afc:	0f7f0067 	svceq	0x007f0067
    1b00:	49540000 	ldmdbmi	r4, {}^
    1b04:	54495f4d 	strbpl	r5, [r9], #-3917
    1b08:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    1b0c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1b10:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    1b14:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1b18:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b1c:	0fe40067 	svceq	0x00e40067
    1b20:	49540000 	ldmdbmi	r4, {}^
    1b24:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1b28:	74784578 	ldrbtvc	r4, [r8], #-1400
    1b2c:	616e7265 	cmnvs	lr, r5, ror #4
    1b30:	6f6c436c 	svcvs	0x006c436c
    1b34:	6f436b63 	svcvs	0x00436b63
    1b38:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b3c:	0010f800 	andseq	pc, r0, r0, lsl #16
    1b40:	4d495400 	cfstrdmi	mvd5, [r9]
    1b44:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    1b48:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1b4c:	646f4d6b 	strbtvs	r4, [pc], #3435	; 1b54 <__Stack_Size+0x1754>
    1b50:	6f433165 	svcvs	0x00433165
    1b54:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b58:	00119300 	andseq	r9, r1, r0, lsl #6
    1b5c:	4d495400 	cfstrdmi	mvd5, [r9]
    1b60:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    1b64:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1b68:	646f4d6b 	strbtvs	r4, [pc], #3435	; 1b70 <__Stack_Size+0x1770>
    1b6c:	6f433265 	svcvs	0x00433265
    1b70:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b74:	00122000 	andseq	r2, r2, r0
    1b78:	4d495400 	cfstrdmi	mvd5, [r9]
    1b7c:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    1b80:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b84:	5b006769 	blpl	1b930 <__Stack_Size+0x1b530>
    1b88:	54000012 	strpl	r0, [r0], #-18
    1b8c:	505f4d49 	subspl	r4, pc, r9, asr #26
    1b90:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1b94:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1b98:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b9c:	9e006769 	cdpls	7, 0, cr6, cr0, cr9, {3}
    1ba0:	54000012 	strpl	r0, [r0], #-18
    1ba4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1ba8:	746e756f 	strbtvc	r7, [lr], #-1391
    1bac:	6f4d7265 	svcvs	0x004d7265
    1bb0:	6f436564 	svcvs	0x00436564
    1bb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1bb8:	0012e500 	andseq	lr, r2, r0, lsl #10
    1bbc:	4d495400 	cfstrdmi	mvd5, [r9]
    1bc0:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1bc4:	49746365 	ldmdbmi	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1bc8:	7475706e 	ldrbtvc	r7, [r5], #-110
    1bcc:	67697254 	undefined
    1bd0:	00726567 	rsbseq	r6, r2, r7, ror #10
    1bd4:	00001312 	andeq	r1, r0, r2, lsl r3
    1bd8:	5f4d4954 	svcpl	0x004d4954
    1bdc:	6f636e45 	svcvs	0x00636e45
    1be0:	49726564 	ldmdbmi	r2!, {r2, r5, r6, r8, sl, sp, lr}^
    1be4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1be8:	65636166 	strbvs	r6, [r3, #-358]!
    1bec:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1bf0:	95006769 	strls	r6, [r0, #-1897]
    1bf4:	54000013 	strpl	r0, [r0], #-19
    1bf8:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1bfc:	6563726f 	strbvs	r7, [r3, #-623]!
    1c00:	31434f64 	cmpcc	r3, r4, ror #30
    1c04:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c08:	dc006769 	stcle	7, cr6, [r0], {105}
    1c0c:	54000013 	strpl	r0, [r0], #-19
    1c10:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1c14:	6563726f 	strbvs	r7, [r3, #-623]!
    1c18:	32434f64 	subcc	r4, r3, #400	; 0x190
    1c1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c20:	21006769 	tstcs	r0, r9, ror #14
    1c24:	54000014 	strpl	r0, [r0], #-20
    1c28:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1c2c:	6563726f 	strbvs	r7, [r3, #-623]!
    1c30:	33434f64 	movtcc	r4, #16228	; 0x3f64
    1c34:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c38:	68006769 	stmdavs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    1c3c:	54000014 	strpl	r0, [r0], #-20
    1c40:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1c44:	6563726f 	strbvs	r7, [r3, #-623]!
    1c48:	34434f64 	strbcc	r4, [r3], #-3940
    1c4c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c50:	ad006769 	stcge	7, cr6, [r0, #-420]
    1c54:	54000014 	strpl	r0, [r0], #-20
    1c58:	415f4d49 	cmpmi	pc, r9, asr #26
    1c5c:	72505252 	subsvc	r5, r0, #536870917	; 0x20000005
    1c60:	616f6c65 	cmnvs	pc, r5, ror #24
    1c64:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1c68:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c6c:	000014e2 	andeq	r1, r0, r2, ror #9
    1c70:	5f4d4954 	svcpl	0x004d4954
    1c74:	656c6553 	strbvs	r6, [ip, #-1363]!
    1c78:	4f437463 	svcmi	0x00437463
    1c7c:	1517004d 	ldrne	r0, [r7, #-77]
    1c80:	49540000 	ldmdbmi	r4, {}^
    1c84:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1c88:	7463656c 	strbtvc	r6, [r3], #-1388
    1c8c:	4d444343 	stclmi	3, cr4, [r4, #-268]
    1c90:	154c0041 	strbne	r0, [ip, #-65]
    1c94:	49540000 	ldmdbmi	r4, {}^
    1c98:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    1c9c:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1ca0:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1ca4:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    1ca8:	81006c6f 	tsthi	r0, pc, ror #24
    1cac:	54000015 	strpl	r0, [r0], #-21
    1cb0:	4f5f4d49 	svcmi	0x005f4d49
    1cb4:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    1cb8:	616f6c65 	cmnvs	pc, r5, ror #24
    1cbc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1cc0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1cc4:	000015c8 	andeq	r1, r0, r8, asr #11
    1cc8:	5f4d4954 	svcpl	0x004d4954
    1ccc:	5032434f 	eorspl	r4, r2, pc, asr #6
    1cd0:	6f6c6572 	svcvs	0x006c6572
    1cd4:	6f436461 	svcvs	0x00436461
    1cd8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1cdc:	00160d00 	andseq	r0, r6, r0, lsl #26
    1ce0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ce4:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1ce8:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1cec:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1cf0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1cf4:	16540067 	ldrbne	r0, [r4], -r7, rrx
    1cf8:	49540000 	ldmdbmi	r4, {}^
    1cfc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1d00:	65725034 	ldrbvs	r5, [r2, #-52]!
    1d04:	64616f6c 	strbtvs	r6, [r1], #-3948
    1d08:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d0c:	99006769 	stmdbls	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    1d10:	54000016 	strpl	r0, [r0], #-22
    1d14:	4f5f4d49 	svcmi	0x005f4d49
    1d18:	61463143 	cmpvs	r6, r3, asr #2
    1d1c:	6f437473 	svcvs	0x00437473
    1d20:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d24:	0016e000 	andseq	lr, r6, r0
    1d28:	4d495400 	cfstrdmi	mvd5, [r9]
    1d2c:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1d30:	74736146 	ldrbtvc	r6, [r3], #-326
    1d34:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d38:	25006769 	strcs	r6, [r0, #-1897]
    1d3c:	54000017 	strpl	r0, [r0], #-23
    1d40:	4f5f4d49 	svcmi	0x005f4d49
    1d44:	61463343 	cmpvs	r6, r3, asr #6
    1d48:	6f437473 	svcvs	0x00437473
    1d4c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d50:	00176c00 	andseq	r6, r7, r0, lsl #24
    1d54:	4d495400 	cfstrdmi	mvd5, [r9]
    1d58:	34434f5f 	strbcc	r4, [r3], #-3935
    1d5c:	74736146 	ldrbtvc	r6, [r3], #-326
    1d60:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d64:	b1006769 	tstlt	r0, r9, ror #14
    1d68:	54000017 	strpl	r0, [r0], #-23
    1d6c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1d70:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1d74:	5231434f 	eorspl	r4, r1, #1006632961	; 0x3c000001
    1d78:	f8006665 	undefined instruction 0xf8006665
    1d7c:	54000017 	strpl	r0, [r0], #-23
    1d80:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1d84:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1d88:	5232434f 	eorspl	r4, r2, #1006632961	; 0x3c000001
    1d8c:	3d006665 	stccc	6, cr6, [r0, #-404]
    1d90:	54000018 	strpl	r0, [r0], #-24
    1d94:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1d98:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1d9c:	5233434f 	eorspl	r4, r3, #1006632961	; 0x3c000001
    1da0:	84006665 	strhi	r6, [r0], #-1637
    1da4:	54000018 	strpl	r0, [r0], #-24
    1da8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1dac:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1db0:	5234434f 	eorspl	r4, r4, #1006632961	; 0x3c000001
    1db4:	c9006665 	stmdbgt	r0, {r0, r2, r5, r6, r9, sl, sp, lr}
    1db8:	54000018 	strpl	r0, [r0], #-24
    1dbc:	4f5f4d49 	svcmi	0x005f4d49
    1dc0:	6f503143 	svcvs	0x00503143
    1dc4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1dc8:	6f437974 	svcvs	0x00437974
    1dcc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1dd0:	00191000 	andseq	r1, r9, r0
    1dd4:	4d495400 	cfstrdmi	mvd5, [r9]
    1dd8:	31434f5f 	cmpcc	r3, pc, asr pc
    1ddc:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    1de0:	74697261 	strbtvc	r7, [r9], #-609
    1de4:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1de8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1dec:	00001957 	andeq	r1, r0, r7, asr r9
    1df0:	5f4d4954 	svcpl	0x004d4954
    1df4:	5032434f 	eorspl	r4, r2, pc, asr #6
    1df8:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1dfc:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1e00:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e04:	199c0067 	ldmibne	ip, {r0, r1, r2, r5, r6}
    1e08:	49540000 	ldmdbmi	r4, {}^
    1e0c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e10:	6f504e32 	svcvs	0x00504e32
    1e14:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1e18:	6f437974 	svcvs	0x00437974
    1e1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e20:	0019e100 	andseq	lr, r9, r0, lsl #2
    1e24:	4d495400 	cfstrdmi	mvd5, [r9]
    1e28:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1e2c:	616c6f50 	cmnvs	ip, r0, asr pc
    1e30:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1e34:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1e38:	26006769 	strcs	r6, [r0], -r9, ror #14
    1e3c:	5400001a 	strpl	r0, [r0], #-26
    1e40:	4f5f4d49 	svcmi	0x005f4d49
    1e44:	504e3343 	subpl	r3, lr, r3, asr #6
    1e48:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1e4c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1e50:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e54:	1a6b0067 	bne	1ac1ff8 <__Stack_Size+0x1ac1bf8>
    1e58:	49540000 	ldmdbmi	r4, {}^
    1e5c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e60:	6c6f5034 	stclvs	0, cr5, [pc], #-208
    1e64:	74697261 	strbtvc	r7, [r9], #-609
    1e68:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1e6c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e70:	00001ab0 	strheq	r1, [r0], -r0
    1e74:	5f4d4954 	svcpl	0x004d4954
    1e78:	43784343 	cmnmi	r8, #201326593	; 0xc000001
    1e7c:	f500646d 	undefined instruction 0xf500646d
    1e80:	5400001a 	strpl	r0, [r0], #-26
    1e84:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1e88:	434e7843 	movtmi	r7, #59459	; 0xe843
    1e8c:	3a00646d 	bcc	1b048 <__Stack_Size+0x1ac48>
    1e90:	5400001b 	strpl	r0, [r0], #-27
    1e94:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1e98:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1e9c:	78434f74 	stmdavc	r3, {r2, r4, r5, r6, r8, r9, sl, fp, lr}^
    1ea0:	1b85004d 	blne	fe141fdc <SCS_BASE+0x1e133fdc>
    1ea4:	49540000 	ldmdbmi	r4, {}^
    1ea8:	70555f4d 	subsvc	r5, r5, sp, asr #30
    1eac:	65746164 	ldrbvs	r6, [r4, #-356]!
    1eb0:	61736944 	cmnvs	r3, r4, asr #18
    1eb4:	43656c62 	cmnmi	r5, #25088	; 0x6200
    1eb8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ebc:	1bba0067 	blne	fee82060 <SCS_BASE+0x1ee74060>
    1ec0:	49540000 	ldmdbmi	r4, {}^
    1ec4:	70555f4d 	subsvc	r5, r5, sp, asr #30
    1ec8:	65746164 	ldrbvs	r6, [r4, #-356]!
    1ecc:	75716552 	ldrbvc	r6, [r1, #-1362]!
    1ed0:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    1ed4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ed8:	1bef0067 	blne	ffbc207c <SCS_BASE+0x1fbb407c>
    1edc:	49540000 	ldmdbmi	r4, {}^
    1ee0:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1ee4:	7463656c 	strbtvc	r6, [r3], #-1388
    1ee8:	6c6c6148 	stfvse	f6, [ip], #-288
    1eec:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
    1ef0:	2400726f 	strcs	r7, [r0], #-623
    1ef4:	5400001c 	strpl	r0, [r0], #-28
    1ef8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1efc:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1f00:	656e4f74 	strbvs	r4, [lr, #-3956]!
    1f04:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    1f08:	646f4d65 	strbtvs	r4, [pc], #3429	; 1f10 <__Stack_Size+0x1b10>
    1f0c:	1c5b0065 	mrrcne	0, 6, r0, fp, cr5
    1f10:	49540000 	ldmdbmi	r4, {}^
    1f14:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1f18:	7463656c 	strbtvc	r6, [r3], #-1388
    1f1c:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1f20:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    1f24:	65676769 	strbvs	r6, [r7, #-1897]!
    1f28:	1c920072 	ldcne	0, cr0, [r2], {114}
    1f2c:	49540000 	ldmdbmi	r4, {}^
    1f30:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1f34:	7463656c 	strbtvc	r6, [r3], #-1388
    1f38:	76616c53 	undefined
    1f3c:	646f4d65 	strbtvs	r4, [pc], #3429	; 1f44 <__Stack_Size+0x1b44>
    1f40:	1cc90065 	stclne	0, cr0, [r9], {101}
    1f44:	49540000 	ldmdbmi	r4, {}^
    1f48:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1f4c:	7463656c 	strbtvc	r6, [r3], #-1388
    1f50:	7473614d 	ldrbtvc	r6, [r3], #-333
    1f54:	6c537265 	lfmvs	f7, 2, [r3], {101}
    1f58:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    1f5c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1f60:	00001d00 	andeq	r1, r0, r0, lsl #26
    1f64:	5f4d4954 	svcpl	0x004d4954
    1f68:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1f6c:	746e756f 	strbtvc	r7, [lr], #-1391
    1f70:	35007265 	strcc	r7, [r0, #-613]
    1f74:	5400001d 	strpl	r0, [r0], #-29
    1f78:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f7c:	75417465 	strbvc	r7, [r1, #-1125]
    1f80:	65726f74 	ldrbvs	r6, [r2, #-3956]!
    1f84:	64616f6c 	strbtvs	r6, [r1], #-3948
    1f88:	001d6a00 	andseq	r6, sp, r0, lsl #20
    1f8c:	4d495400 	cfstrdmi	mvd5, [r9]
    1f90:	7465535f 	strbtvc	r5, [r5], #-863
    1f94:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1f98:	31657261 	cmncc	r5, r1, ror #4
    1f9c:	001d9f00 	andseq	r9, sp, r0, lsl #30
    1fa0:	4d495400 	cfstrdmi	mvd5, [r9]
    1fa4:	7465535f 	strbtvc	r5, [r5], #-863
    1fa8:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1fac:	32657261 	rsbcc	r7, r5, #268435462	; 0x10000006
    1fb0:	001dd400 	andseq	sp, sp, r0, lsl #8
    1fb4:	4d495400 	cfstrdmi	mvd5, [r9]
    1fb8:	7465535f 	strbtvc	r5, [r5], #-863
    1fbc:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1fc0:	33657261 	cmncc	r5, #268435462	; 0x10000006
    1fc4:	001e0900 	andseq	r0, lr, r0, lsl #18
    1fc8:	4d495400 	cfstrdmi	mvd5, [r9]
    1fcc:	7465535f 	strbtvc	r5, [r5], #-863
    1fd0:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1fd4:	34657261 	strbtcc	r7, [r5], #-609
    1fd8:	001e3e00 	andseq	r3, lr, r0, lsl #28
    1fdc:	4d495400 	cfstrdmi	mvd5, [r9]
    1fe0:	7465535f 	strbtvc	r5, [r5], #-863
    1fe4:	50314349 	eorspl	r4, r1, r9, asr #6
    1fe8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1fec:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1ff0:	001e6200 	andseq	r6, lr, r0, lsl #4
    1ff4:	4d495400 	cfstrdmi	mvd5, [r9]
    1ff8:	7465535f 	strbtvc	r5, [r5], #-863
    1ffc:	50324349 	eorspl	r4, r2, r9, asr #6
    2000:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2004:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2008:	001e8400 	andseq	r8, lr, r0, lsl #8
    200c:	4d495400 	cfstrdmi	mvd5, [r9]
    2010:	7465535f 	strbtvc	r5, [r5], #-863
    2014:	50334349 	eorspl	r4, r3, r9, asr #6
    2018:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    201c:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2020:	001ea800 	andseq	sl, lr, r0, lsl #16
    2024:	4d495400 	cfstrdmi	mvd5, [r9]
    2028:	7465535f 	strbtvc	r5, [r5], #-863
    202c:	50344349 	eorspl	r4, r4, r9, asr #6
    2030:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2034:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2038:	001eca00 	andseq	ip, lr, r0, lsl #20
    203c:	4d495400 	cfstrdmi	mvd5, [r9]
    2040:	7465535f 	strbtvc	r5, [r5], #-863
    2044:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2048:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    204c:	6f697369 	svcvs	0x00697369
    2050:	1f01006e 	svcne	0x0001006e
    2054:	49540000 	ldmdbmi	r4, {}^
    2058:	65475f4d 	strbvs	r5, [r7, #-3917]
    205c:	70614374 	rsbvc	r4, r1, r4, ror r3
    2060:	65727574 	ldrbvs	r7, [r2, #-1396]!
    2064:	1f2e0031 	svcne	0x002e0031
    2068:	49540000 	ldmdbmi	r4, {}^
    206c:	65475f4d 	strbvs	r5, [r7, #-3917]
    2070:	70614374 	rsbvc	r4, r1, r4, ror r3
    2074:	65727574 	ldrbvs	r7, [r2, #-1396]!
    2078:	1f5b0032 	svcne	0x005b0032
    207c:	49540000 	ldmdbmi	r4, {}^
    2080:	65475f4d 	strbvs	r5, [r7, #-3917]
    2084:	70614374 	rsbvc	r4, r1, r4, ror r3
    2088:	65727574 	ldrbvs	r7, [r2, #-1396]!
    208c:	1f880033 	svcne	0x00880033
    2090:	49540000 	ldmdbmi	r4, {}^
    2094:	65475f4d 	strbvs	r5, [r7, #-3917]
    2098:	70614374 	rsbvc	r4, r1, r4, ror r3
    209c:	65727574 	ldrbvs	r7, [r2, #-1396]!
    20a0:	1fb50034 	svcne	0x00b50034
    20a4:	49540000 	ldmdbmi	r4, {}^
    20a8:	65475f4d 	strbvs	r5, [r7, #-3917]
    20ac:	756f4374 	strbvc	r4, [pc, #-884]!	; 1d40 <__Stack_Size+0x1940>
    20b0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    20b4:	001fe200 	andseq	lr, pc, r0, lsl #4
    20b8:	4d495400 	cfstrdmi	mvd5, [r9]
    20bc:	7465475f 	strbtvc	r4, [r5], #-1887
    20c0:	73657250 	cmnvc	r5, #5	; 0x5
    20c4:	656c6163 	strbvs	r6, [ip, #-355]!
    20c8:	200f0072 	andcs	r0, pc, r2, ror r0
    20cc:	49540000 	ldmdbmi	r4, {}^
    20d0:	65475f4d 	strbvs	r5, [r7, #-3917]
    20d4:	616c4674 	smcvs	50276
    20d8:	61745367 	cmnvs	r4, r7, ror #6
    20dc:	00737574 	rsbseq	r7, r3, r4, ror r5
    20e0:	00002056 	andeq	r2, r0, r6, asr r0
    20e4:	5f4d4954 	svcpl	0x004d4954
    20e8:	61656c43 	cmnvs	r5, r3, asr #24
    20ec:	616c4672 	smcvs	50274
    20f0:	208d0067 	addcs	r0, sp, r7, rrx
    20f4:	49540000 	ldmdbmi	r4, {}^
    20f8:	65475f4d 	strbvs	r5, [r7, #-3917]
    20fc:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    2100:	75746174 	ldrbvc	r6, [r4, #-372]!
    2104:	20ec0073 	rsccs	r0, ip, r3, ror r0
    2108:	49540000 	ldmdbmi	r4, {}^
    210c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2110:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2114:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    2118:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    211c:	00746942 	rsbseq	r6, r4, r2, asr #18
    2120:	00002123 	andeq	r2, r0, r3, lsr #2
    2124:	5f4d4954 	svcpl	0x004d4954
    2128:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    212c:	00007469 	andeq	r7, r0, r9, ror #8
    2130:	5b000000 	blpl	2138 <__Stack_Size+0x1d38>
    2134:	02000002 	andeq	r0, r0, #2	; 0x2
    2138:	006df100 	rsbeq	pc, sp, r0, lsl #2
    213c:	00095000 	andeq	r5, r9, r0
    2140:	0002b600 	andeq	fp, r2, r0, lsl #12
    2144:	41535500 	cmpmi	r3, r0, lsl #10
    2148:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    214c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2150:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2154:	02e10074 	rsceq	r0, r1, #116	; 0x74
    2158:	53550000 	cmppl	r5, #0	; 0x0
    215c:	5f545241 	svcpl	0x00545241
    2160:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2164:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2168:	03300074 	teqeq	r0, #116	; 0x74
    216c:	53550000 	cmppl	r5, #0	; 0x0
    2170:	5f545241 	svcpl	0x00545241
    2174:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2178:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    217c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2180:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2184:	00000357 	andeq	r0, r0, r7, asr r3
    2188:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    218c:	6d435f54 	stclvs	15, cr5, [r3, #-336]
    2190:	038c0064 	orreq	r0, ip, #100	; 0x64
    2194:	53550000 	cmppl	r5, #0	; 0x0
    2198:	5f545241 	svcpl	0x00545241
    219c:	6f435449 	svcvs	0x00435449
    21a0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    21a4:	00040d00 	andeq	r0, r4, r0, lsl #26
    21a8:	41535500 	cmpmi	r3, r0, lsl #10
    21ac:	445f5452 	ldrbmi	r5, [pc], #1106	; 21b4 <__Stack_Size+0x1db4>
    21b0:	6d43414d 	stfvse	f4, [r3, #-308]
    21b4:	04500064 	ldrbeq	r0, [r0], #-100
    21b8:	53550000 	cmppl	r5, #0	; 0x0
    21bc:	5f545241 	svcpl	0x00545241
    21c0:	41746553 	cmnmi	r4, r3, asr r5
    21c4:	65726464 	ldrbvs	r6, [r2, #-1124]!
    21c8:	85007373 	strhi	r7, [r0, #-883]
    21cc:	55000004 	strpl	r0, [r0, #-4]
    21d0:	54524153 	ldrbpl	r4, [r2], #-339
    21d4:	6b61575f 	blvs	1857f58 <__Stack_Size+0x1857b58>
    21d8:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    21dc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21e0:	04bc0067 	ldrteq	r0, [ip], #103
    21e4:	53550000 	cmppl	r5, #0	; 0x0
    21e8:	5f545241 	svcpl	0x00545241
    21ec:	65636552 	strbvs	r6, [r3, #-1362]!
    21f0:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    21f4:	656b6157 	strbvs	r6, [fp, #-343]!
    21f8:	6d437055 	stclvs	0, cr7, [r3, #-340]
    21fc:	04f10064 	ldrbteq	r0, [r1], #100
    2200:	53550000 	cmppl	r5, #0	; 0x0
    2204:	5f545241 	svcpl	0x00545241
    2208:	424e494c 	submi	r4, lr, #1245184	; 0x130000
    220c:	6b616572 	blvs	185b7dc <__Stack_Size+0x185b3dc>
    2210:	65746544 	ldrbvs	r6, [r4, #-1348]!
    2214:	654c7463 	strbvs	r7, [ip, #-1123]
    2218:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    221c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2220:	28006769 	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    2224:	55000005 	strpl	r0, [r0, #-5]
    2228:	54524153 	ldrbpl	r4, [r2], #-339
    222c:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2230:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2234:	0000055d 	andeq	r0, r0, sp, asr r5
    2238:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    223c:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2240:	6144646e 	cmpvs	r4, lr, ror #8
    2244:	94006174 	strls	r6, [r0], #-372
    2248:	55000005 	strpl	r0, [r0, #-5]
    224c:	54524153 	ldrbpl	r4, [r2], #-339
    2250:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    2254:	65766965 	ldrbvs	r6, [r6, #-2405]!
    2258:	61746144 	cmnvs	r4, r4, asr #2
    225c:	0005c100 	andeq	ip, r5, r0, lsl #2
    2260:	41535500 	cmpmi	r3, r0, lsl #10
    2264:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2268:	42646e65 	rsbmi	r6, r4, #1616	; 0x650
    226c:	6b616572 	blvs	185b83c <__Stack_Size+0x185b43c>
    2270:	0005e800 	andeq	lr, r5, r0, lsl #16
    2274:	41535500 	cmpmi	r3, r0, lsl #10
    2278:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    227c:	75477465 	strbvc	r7, [r7, #-1125]
    2280:	54647261 	strbtpl	r7, [r4], #-609
    2284:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2288:	0000061d 	andeq	r0, r0, sp, lsl r6
    228c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2290:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2294:	65725074 	ldrbvs	r5, [r2, #-116]!
    2298:	6c616373 	stclvs	3, cr6, [r1], #-460
    229c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    22a0:	55000006 	strpl	r0, [r0, #-6]
    22a4:	54524153 	ldrbpl	r4, [r2], #-339
    22a8:	616d535f 	cmnvs	sp, pc, asr r3
    22ac:	61437472 	cmpvs	r3, r2, ror r4
    22b0:	6d436472 	cfstrdvs	mvd6, [r3, #-456]
    22b4:	06870064 	streq	r0, [r7], r4, rrx
    22b8:	53550000 	cmppl	r5, #0	; 0x0
    22bc:	5f545241 	svcpl	0x00545241
    22c0:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    22c4:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    22c8:	43414e64 	movtmi	r4, #7780	; 0x1e64
    22cc:	646d434b 	strbtvs	r4, [sp], #-843
    22d0:	0006bc00 	andeq	fp, r6, r0, lsl #24
    22d4:	41535500 	cmpmi	r3, r0, lsl #10
    22d8:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
    22dc:	44666c61 	strbtmi	r6, [r6], #-3169
    22e0:	656c7075 	strbvs	r7, [ip, #-117]!
    22e4:	646d4378 	strbtvs	r4, [sp], #-888
    22e8:	0006f100 	andeq	pc, r6, r0, lsl #2
    22ec:	41535500 	cmpmi	r3, r0, lsl #10
    22f0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    22f4:	43414472 	movtmi	r4, #5234	; 0x1472
    22f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    22fc:	07280067 	streq	r0, [r8, -r7, rrx]!
    2300:	53550000 	cmppl	r5, #0	; 0x0
    2304:	5f545241 	svcpl	0x00545241
    2308:	41447249 	cmpmi	r4, r9, asr #4
    230c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2310:	0000075d 	andeq	r0, r0, sp, asr r7
    2314:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2318:	65475f54 	strbvs	r5, [r7, #-3924]
    231c:	616c4674 	smcvs	50276
    2320:	61745367 	cmnvs	r4, r7, ror #6
    2324:	00737574 	rsbseq	r7, r3, r4, ror r5
    2328:	000007a4 	andeq	r0, r0, r4, lsr #15
    232c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2330:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2334:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2338:	0067616c 	rsbeq	r6, r7, ip, ror #2
    233c:	000007db 	ldrdeq	r0, [r0], -fp
    2340:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2344:	65475f54 	strbvs	r5, [r7, #-3924]
    2348:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    234c:	75746174 	ldrbvc	r6, [r4, #-372]!
    2350:	08520073 	ldmdaeq	r2, {r0, r1, r4, r5, r6}^
    2354:	53550000 	cmppl	r5, #0	; 0x0
    2358:	5f545241 	svcpl	0x00545241
    235c:	61656c43 	cmnvs	r5, r3, asr #24
    2360:	50544972 	subspl	r4, r4, r2, ror r9
    2364:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2368:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    236c:	08a10074 	stmiaeq	r1!, {r2, r4, r5, r6}
    2370:	53550000 	cmppl	r5, #0	; 0x0
    2374:	5f545241 	svcpl	0x00545241
    2378:	74696e49 	strbtvc	r6, [r9], #-3657
    237c:	00092a00 	andeq	r2, r9, r0, lsl #20
    2380:	41535500 	cmpmi	r3, r0, lsl #10
    2384:	445f5452 	ldrbmi	r5, [pc], #1106	; 238c <__Stack_Size+0x1f8c>
    2388:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    238c:	00000074 	andeq	r0, r0, r4, ror r0
    2390:	00310000 	eorseq	r0, r1, r0
    2394:	00020000 	andeq	r0, r2, r0
    2398:	000077da 	ldrdeq	r7, [r0], -sl
    239c:	00000106 	andeq	r0, r0, r6, lsl #2
    23a0:	00000052 	andeq	r0, r0, r2, asr r0
    23a4:	65736552 	ldrbvs	r6, [r3, #-1362]!
    23a8:	61485f74 	cmpvs	r8, r4, ror pc
    23ac:	656c646e 	strbvs	r6, [ip, #-1134]!
    23b0:	00ee0072 	rsceq	r0, lr, r2, ror r0
    23b4:	5f670000 	svcpl	0x00670000
    23b8:	566e6670 	undefined
    23bc:	6f746365 	svcvs	0x00746365
    23c0:	00007372 	andeq	r7, r0, r2, ror r3
    23c4:	19000000 	stmdbne	r0, {}
    23c8:	02000000 	andeq	r0, r0, #0	; 0x0
    23cc:	0078e000 	rsbseq	lr, r8, r0
    23d0:	0000c500 	andeq	ip, r0, r0, lsl #10
    23d4:	00009c00 	andeq	r9, r0, r0, lsl #24
    23d8:	65746100 	ldrbvs	r6, [r4, #-256]!
    23dc:	00746978 	rsbseq	r6, r4, r8, ror r9
    23e0:	00000000 	andeq	r0, r0, r0
    23e4:	00000017 	andeq	r0, r0, r7, lsl r0
    23e8:	79a50002 	stmibvc	r5!, {r1}
    23ec:	093a0000 	ldmdbeq	sl!, {}
    23f0:	08ff0000 	ldmeq	pc!, {}^
    23f4:	78650000 	stmdavc	r5!, {}^
    23f8:	00007469 	andeq	r7, r0, r9, ror #8
    23fc:	35000000 	strcc	r0, [r0]
    2400:	02000000 	andeq	r0, r0, #0	; 0x0
    2404:	0082df00 	addeq	sp, r2, r0, lsl #30
    2408:	00093a00 	andeq	r3, r9, r0, lsl #20
    240c:	00091000 	andeq	r1, r9, r0
    2410:	6d695f00 	stclvs	15, cr5, [r9]
    2414:	65727570 	ldrbvs	r7, [r2, #-1392]!
    2418:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
    241c:	00092200 	andeq	r2, r9, r0, lsl #4
    2420:	6c675f00 	stclvs	15, cr5, [r7]
    2424:	6c61626f 	sfmvs	f6, 2, [r1], #-444
    2428:	706d695f 	rsbvc	r6, sp, pc, asr r9
    242c:	5f657275 	svcpl	0x00657275
    2430:	00727470 	rsbseq	r7, r2, r0, ror r4
    2434:	00000000 	andeq	r0, r0, r0
    2438:	0000003a 	andeq	r0, r0, sl, lsr r0
    243c:	8c190002 	ldchi	0, cr0, [r9], {2}
    2440:	01460000 	cmpeq	r6, r0
    2444:	00800000 	addeq	r0, r0, r0
    2448:	5f5f0000 	svcpl	0x005f0000
    244c:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    2450:	6e69665f 	mcrvs	6, 3, r6, cr9, cr15, {2}
    2454:	72615f69 	rsbvc	r5, r1, #420	; 0x1a4
    2458:	00796172 	rsbseq	r6, r9, r2, ror r1
    245c:	000000b2 	strheq	r0, [r0], -r2
    2460:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    2464:	695f6362 	ldmdbvs	pc, {r1, r5, r6, r8, r9, sp, lr}^
    2468:	5f74696e 	svcpl	0x0074696e
    246c:	61727261 	cmnvs	r2, r1, ror #4
    2470:	00000079 	andeq	r0, r0, r9, ror r0
    2474:	00190000 	andseq	r0, r9, r0
    2478:	00020000 	andeq	r0, r2, r0
    247c:	00008d5f 	andeq	r8, r0, pc, asr sp
    2480:	00000113 	andeq	r0, r0, r3, lsl r1
    2484:	00000088 	andeq	r0, r0, r8, lsl #1
    2488:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    248c:	00007465 	andeq	r7, r0, r5, ror #8
    2490:	26000000 	strcs	r0, [r0], -r0
    2494:	02000000 	andeq	r0, r0, #0	; 0x0
    2498:	008e7200 	addeq	r7, lr, r0, lsl #4
    249c:	0009a500 	andeq	sl, r9, r0, lsl #10
    24a0:	00091e00 	andeq	r1, r9, r0, lsl #28
    24a4:	725f5f00 	subsvc	r5, pc, #0	; 0x0
    24a8:	73696765 	cmnvc	r9, #26476544	; 0x1940000
    24ac:	5f726574 	svcpl	0x00726574
    24b0:	74697865 	strbtvc	r7, [r9], #-2149
    24b4:	636f7270 	cmnvs	pc, #7	; 0x7
    24b8:	00000000 	andeq	r0, r0, r0
    24bc:	00002300 	andeq	r2, r0, r0, lsl #6
    24c0:	17000200 	strne	r0, [r0, -r0, lsl #4]
    24c4:	b2000098 	andlt	r0, r0, #152	; 0x98
    24c8:	ff000009 	undefined instruction 0xff000009
    24cc:	5f000008 	svcpl	0x00000008
    24d0:	6c61635f 	stclvs	3, cr6, [r1], #-380
    24d4:	78655f6c 	stmdavc	r5!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    24d8:	72707469 	rsbsvc	r7, r0, #1761607680	; 0x69000000
    24dc:	0073636f 	rsbseq	r6, r3, pc, ror #6
    24e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	00052480 	andeq	r2, r5, r0, lsl #9
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00000001 	andeq	r0, r0, r1
      e0:	02520100 	subseq	r0, r2, #0	; 0x0
      e4:	01ec0000 	mvneq	r0, r0
      e8:	31340000 	teqcc	r4, r0
      ec:	32d00800 	sbcscc	r0, r0, #0	; 0x0
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	00302205 	eorseq	r2, r0, r5, lsl #4
      fc:	31730300 	cmncc	r3, r0, lsl #6
     100:	18020036 	stmdane	r2, {r1, r2, r4, r5}
     104:	00000037 	andeq	r0, r0, r7, lsr r0
     108:	4b050202 	blmi	140918 <__Stack_Size+0x140518>
     10c:	02000000 	andeq	r0, r0, #0	; 0x0
     110:	00d70601 	sbcseq	r0, r7, r1, lsl #12
     114:	75030000 	strvc	r0, [r3]
     118:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
     11c:	00005027 	andeq	r5, r0, r7, lsr #32
     120:	07040200 	streq	r0, [r4, -r0, lsl #4]
     124:	0000309c 	muleq	r0, ip, r0
     128:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     12c:	62280200 	eorvs	r0, r8, #0	; 0x0
     130:	02000000 	andeq	r0, r0, #0	; 0x0
     134:	01520702 	cmpeq	r2, r2, lsl #14
     138:	75030000 	strvc	r0, [r3]
     13c:	29020038 	stmdbcs	r2, {r3, r4, r5}
     140:	00000073 	andeq	r0, r0, r3, ror r0
     144:	d5080102 	strle	r0, [r8, #-258]
     148:	04000000 	streq	r0, [r0]
     14c:	00000050 	andeq	r0, r0, r0, asr r0
     150:	00006204 	andeq	r6, r0, r4, lsl #4
     154:	02010500 	andeq	r0, r1, #0	; 0x0
     158:	00009939 	andeq	r9, r0, r9, lsr r9
     15c:	15c20600 	strbne	r0, [r2, #1536]
     160:	07000000 	streq	r0, [r0, -r0]
     164:	00544553 	subseq	r4, r4, r3, asr r5
     168:	04080001 	streq	r0, [r8], #-1
     16c:	031c0907 	tsteq	ip, #114688	; 0x1c000
     170:	010f014f 	tsteq	pc, pc, asr #2
     174:	430a0000 	movwmi	r0, #40960	; 0xa000
     178:	03004c52 	movweq	r4, #3154	; 0xc52
     17c:	007a0150 	rsbseq	r0, sl, r0, asr r1
     180:	23020000 	movwcs	r0, #8192	; 0x2000
     184:	52430a00 	subpl	r0, r3, #0	; 0x0
     188:	51030048 	tstpl	r3, r8, asr #32
     18c:	00007a01 	andeq	r7, r0, r1, lsl #20
     190:	04230200 	strteq	r0, [r3], #-512
     194:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     198:	01520300 	cmpeq	r2, r0, lsl #6
     19c:	0000007a 	andeq	r0, r0, sl, ror r0
     1a0:	0a082302 	beq	208db0 <__Stack_Size+0x2089b0>
     1a4:	0052444f 	subseq	r4, r2, pc, asr #8
     1a8:	7a015303 	bvc	54dbc <__Stack_Size+0x549bc>
     1ac:	02000000 	andeq	r0, r0, #0	; 0x0
     1b0:	ab0b0c23 	blge	2c3244 <__Stack_Size+0x2c2e44>
     1b4:	03000000 	movweq	r0, #0	; 0x0
     1b8:	007a0154 	rsbseq	r0, sl, r4, asr r1
     1bc:	23020000 	movwcs	r0, #8192	; 0x2000
     1c0:	52420a10 	subpl	r0, r2, #65536	; 0x10000
     1c4:	55030052 	strpl	r0, [r3, #-82]
     1c8:	00007a01 	andeq	r7, r0, r1, lsl #20
     1cc:	14230200 	strtne	r0, [r3], #-512
     1d0:	0002610b 	andeq	r6, r2, fp, lsl #2
     1d4:	01560300 	cmpeq	r6, r0, lsl #6
     1d8:	0000007a 	andeq	r0, r0, sl, ror r0
     1dc:	00182302 	andseq	r2, r8, r2, lsl #6
     1e0:	0c035009 	stceq	0, cr5, [r3], {9}
     1e4:	00037002 	andeq	r7, r3, r2
     1e8:	52430a00 	subpl	r0, r3, #0	; 0x0
     1ec:	0d030031 	stceq	0, cr0, [r3, #-196]
     1f0:	00007f02 	andeq	r7, r0, r2, lsl #30
     1f4:	00230200 	eoreq	r0, r3, r0, lsl #4
     1f8:	00018f0b 	andeq	r8, r1, fp, lsl #30
     1fc:	020e0300 	andeq	r0, lr, #0	; 0x0
     200:	00000057 	andeq	r0, r0, r7, asr r0
     204:	0a022302 	beq	88e14 <__Stack_Size+0x88a14>
     208:	00325243 	eorseq	r5, r2, r3, asr #4
     20c:	7f020f03 	svcvc	0x00020f03
     210:	02000000 	andeq	r0, r0, #0	; 0x0
     214:	990b0423 	stmdbls	fp, {r0, r1, r5, sl}
     218:	03000001 	movweq	r0, #1	; 0x1
     21c:	00570210 	subseq	r0, r7, r0, lsl r2
     220:	23020000 	movwcs	r0, #8192	; 0x2000
     224:	00330b06 	eorseq	r0, r3, r6, lsl #22
     228:	11030000 	tstne	r3, r0
     22c:	00007f02 	andeq	r7, r0, r2, lsl #30
     230:	08230200 	stmdaeq	r3!, {r9}
     234:	00005a0b 	andeq	r5, r0, fp, lsl #20
     238:	02120300 	andseq	r0, r2, #0	; 0x0
     23c:	00000057 	andeq	r0, r0, r7, asr r0
     240:	0b0a2302 	bleq	288e50 <__Stack_Size+0x288a50>
     244:	0000014d 	andeq	r0, r0, sp, asr #2
     248:	7f021303 	svcvc	0x00021303
     24c:	02000000 	andeq	r0, r0, #0	; 0x0
     250:	a30b0c23 	movwge	r0, #48163	; 0xbc23
     254:	03000001 	movweq	r0, #1	; 0x1
     258:	00570214 	subseq	r0, r7, r4, lsl r2
     25c:	23020000 	movwcs	r0, #8192	; 0x2000
     260:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
     264:	02150300 	andseq	r0, r5, #0	; 0x0
     268:	0000007f 	andeq	r0, r0, pc, ror r0
     26c:	0b102302 	bleq	408e7c <__Stack_Size+0x408a7c>
     270:	00000064 	andeq	r0, r0, r4, rrx
     274:	57021603 	strpl	r1, [r2, -r3, lsl #12]
     278:	02000000 	andeq	r0, r0, #0	; 0x0
     27c:	450a1223 	strmi	r1, [sl, #-547]
     280:	03005247 	movweq	r5, #583	; 0x247
     284:	007f0217 	rsbseq	r0, pc, r7, lsl r2
     288:	23020000 	movwcs	r0, #8192	; 0x2000
     28c:	01ba0b14 	undefined instruction 0x01ba0b14
     290:	18030000 	stmdane	r3, {}
     294:	00005702 	andeq	r5, r0, r2, lsl #14
     298:	16230200 	strtne	r0, [r3], -r0, lsl #4
     29c:	0000270b 	andeq	r2, r0, fp, lsl #14
     2a0:	02190300 	andseq	r0, r9, #0	; 0x0
     2a4:	0000007f 	andeq	r0, r0, pc, ror r0
     2a8:	0b182302 	bleq	608eb8 <__Stack_Size+0x608ab8>
     2ac:	000001c4 	andeq	r0, r0, r4, asr #3
     2b0:	57021a03 	strpl	r1, [r2, -r3, lsl #20]
     2b4:	02000000 	andeq	r0, r0, #0	; 0x0
     2b8:	2d0b1a23 	fstscs	s2, [fp, #-140]
     2bc:	03000000 	movweq	r0, #0	; 0x0
     2c0:	007f021b 	rsbseq	r0, pc, fp, lsl r2
     2c4:	23020000 	movwcs	r0, #8192	; 0x2000
     2c8:	01ce0b1c 	biceq	r0, lr, ip, lsl fp
     2cc:	1c030000 	stcne	0, cr0, [r3], {0}
     2d0:	00005702 	andeq	r5, r0, r2, lsl #14
     2d4:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
     2d8:	00000c0b 	andeq	r0, r0, fp, lsl #24
     2dc:	021d0300 	andseq	r0, sp, #0	; 0x0
     2e0:	0000007f 	andeq	r0, r0, pc, ror r0
     2e4:	0b202302 	bleq	808ef4 <__Stack_Size+0x808af4>
     2e8:	000001d8 	ldrdeq	r0, [r0], -r8
     2ec:	57021e03 	strpl	r1, [r2, -r3, lsl #28]
     2f0:	02000000 	andeq	r0, r0, #0	; 0x0
     2f4:	430a2223 	movwmi	r2, #41507	; 0xa223
     2f8:	0300544e 	movweq	r5, #1102	; 0x44e
     2fc:	007f021f 	rsbseq	r0, pc, pc, lsl r2
     300:	23020000 	movwcs	r0, #8192	; 0x2000
     304:	01e20b24 	mvneq	r0, r4, lsr #22
     308:	20030000 	andcs	r0, r3, r0
     30c:	00005702 	andeq	r5, r0, r2, lsl #14
     310:	26230200 	strtcs	r0, [r3], -r0, lsl #4
     314:	4353500a 	cmpmi	r3, #10	; 0xa
     318:	02210300 	eoreq	r0, r1, #0	; 0x0
     31c:	0000007f 	andeq	r0, r0, pc, ror r0
     320:	0b282302 	bleq	a08f30 <__Stack_Size+0xa08b30>
     324:	000000b0 	strheq	r0, [r0], -r0
     328:	57022203 	strpl	r2, [r2, -r3, lsl #4]
     32c:	02000000 	andeq	r0, r0, #0	; 0x0
     330:	410a2a23 	tstmi	sl, r3, lsr #20
     334:	03005252 	movweq	r5, #594	; 0x252
     338:	007f0223 	rsbseq	r0, pc, r3, lsr #4
     33c:	23020000 	movwcs	r0, #8192	; 0x2000
     340:	00ef0b2c 	rsceq	r0, pc, ip, lsr #22
     344:	24030000 	strcs	r0, [r3]
     348:	00005702 	andeq	r5, r0, r2, lsl #14
     34c:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
     350:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
     354:	02250300 	eoreq	r0, r5, #0	; 0x0
     358:	0000007f 	andeq	r0, r0, pc, ror r0
     35c:	0b302302 	bleq	c08f6c <__Stack_Size+0xc08b6c>
     360:	000000fa 	strdeq	r0, [r0], -sl
     364:	57022603 	strpl	r2, [r2, -r3, lsl #12]
     368:	02000000 	andeq	r0, r0, #0	; 0x0
     36c:	8c0b3223 	sfmhi	f3, 4, [fp], {35}
     370:	03000000 	movweq	r0, #0	; 0x0
     374:	007f0227 	rsbseq	r0, pc, r7, lsr #4
     378:	23020000 	movwcs	r0, #8192	; 0x2000
     37c:	01050b34 	tsteq	r5, r4, lsr fp
     380:	28030000 	stmdacs	r3, {}
     384:	00005702 	andeq	r5, r0, r2, lsl #14
     388:	36230200 	strtcc	r0, [r3], -r0, lsl #4
     38c:	0000910b 	andeq	r9, r0, fp, lsl #2
     390:	02290300 	eoreq	r0, r9, #0	; 0x0
     394:	0000007f 	andeq	r0, r0, pc, ror r0
     398:	0b382302 	bleq	e08fa8 <__Stack_Size+0xe08ba8>
     39c:	00000110 	andeq	r0, r0, r0, lsl r1
     3a0:	57022a03 	strpl	r2, [r2, -r3, lsl #20]
     3a4:	02000000 	andeq	r0, r0, #0	; 0x0
     3a8:	960b3a23 	strls	r3, [fp], -r3, lsr #20
     3ac:	03000000 	movweq	r0, #0	; 0x0
     3b0:	007f022b 	rsbseq	r0, pc, fp, lsr #4
     3b4:	23020000 	movwcs	r0, #8192	; 0x2000
     3b8:	011b0b3c 	tsteq	fp, ip, lsr fp
     3bc:	2c030000 	stccs	0, cr0, [r3], {0}
     3c0:	00005702 	andeq	r5, r0, r2, lsl #14
     3c4:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
     3c8:	00009b0b 	andeq	r9, r0, fp, lsl #22
     3cc:	022d0300 	eoreq	r0, sp, #0	; 0x0
     3d0:	0000007f 	andeq	r0, r0, pc, ror r0
     3d4:	0b402302 	bleq	1008fe4 <__Stack_Size+0x1008be4>
     3d8:	00000126 	andeq	r0, r0, r6, lsr #2
     3dc:	57022e03 	strpl	r2, [r2, -r3, lsl #28]
     3e0:	02000000 	andeq	r0, r0, #0	; 0x0
     3e4:	650b4223 	strvs	r4, [fp, #-547]
     3e8:	03000001 	movweq	r0, #1	; 0x1
     3ec:	007f022f 	rsbseq	r0, pc, pc, lsr #4
     3f0:	23020000 	movwcs	r0, #8192	; 0x2000
     3f4:	00a00b44 	adceq	r0, r0, r4, asr #22
     3f8:	30030000 	andcc	r0, r3, r0
     3fc:	00005702 	andeq	r5, r0, r2, lsl #14
     400:	46230200 	strtmi	r0, [r3], -r0, lsl #4
     404:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
     408:	02310300 	eorseq	r0, r1, #0	; 0x0
     40c:	0000007f 	andeq	r0, r0, pc, ror r0
     410:	0b482302 	bleq	1209020 <__Stack_Size+0x1208c20>
     414:	00000131 	andeq	r0, r0, r1, lsr r1
     418:	57023203 	strpl	r3, [r2, -r3, lsl #4]
     41c:	02000000 	andeq	r0, r0, #0	; 0x0
     420:	460b4a23 	strmi	r4, [fp], -r3, lsr #20
     424:	03000002 	movweq	r0, #2	; 0x2
     428:	007f0233 	rsbseq	r0, pc, r3, lsr r2
     42c:	23020000 	movwcs	r0, #8192	; 0x2000
     430:	013c0b4c 	teqeq	ip, ip, asr #22
     434:	34030000 	strcc	r0, [r3]
     438:	00005702 	andeq	r5, r0, r2, lsl #14
     43c:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
     440:	39010c00 	stmdbcc	r1, {sl, fp}
     444:	01000002 	tsteq	r0, r2
     448:	0d01012d 	stfeqs	f0, [r1, #-180]
     44c:	00006e01 	andeq	r6, r0, r1, lsl #28
     450:	01280100 	teqeq	r8, r0, lsl #2
     454:	00313401 	eorseq	r3, r1, r1, lsl #8
     458:	00314808 	eorseq	r4, r1, r8, lsl #16
     45c:	0e5d0108 	rdfeqe	f0, f5, #0.0
     460:	00000370 	andeq	r0, r0, r0, ror r3
     464:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
     468:	08003168 	stmdaeq	r0, {r3, r5, r6, r8, ip, sp}
     46c:	010f5d01 	tsteq	pc, r1, lsl #26
     470:	000000bb 	strheq	r0, [r0], -fp
     474:	3168ff01 	msrcc	SPSR_f, r1, lsl #30
     478:	32100800 	andscc	r0, r0, #0	; 0x0
     47c:	00000800 	andeq	r0, r0, r0, lsl #16
     480:	01100000 	tsteq	r0, r0
     484:	00000046 	andeq	r0, r0, r6, asr #32
     488:	31013101 	tstcc	r1, r1, lsl #2
     48c:	10000004 	andne	r0, r0, r4
     490:	d0080032 	andle	r0, r8, r2, lsr r0
     494:	2b080032 	blcs	200564 <__Stack_Size+0x200164>
     498:	31000000 	tstcc	r0, r0
     49c:	11000004 	tstne	r0, r4
     4a0:	32010069 	andcc	r0, r1, #105	; 0x69
     4a4:	0000002c 	andeq	r0, r0, ip, lsr #32
     4a8:	00017912 	andeq	r7, r1, r2, lsl r9
     4ac:	57330100 	ldrpl	r0, [r3, -r0, lsl #2]!
     4b0:	11000000 	tstne	r0, r0
     4b4:	3301006a 	movwcc	r0, #4202	; 0x106a
     4b8:	00000057 	andeq	r0, r0, r7, asr r0
     4bc:	01006b13 	tsteq	r0, r3, lsl fp
     4c0:	00005733 	andeq	r5, r0, r3, lsr r7
     4c4:	00004a00 	andeq	r4, r0, r0, lsl #20
     4c8:	75731100 	ldrbvc	r1, [r3, #-256]!
     4cc:	3401006d 	strcc	r0, [r1], #-109
     4d0:	00000057 	andeq	r0, r0, r7, asr r0
     4d4:	67766114 	undefined
     4d8:	57340100 	ldrpl	r0, [r4, -r0, lsl #2]!
     4dc:	01000000 	tsteq	r0, r0
     4e0:	00551255 	subseq	r1, r5, r5, asr r2
     4e4:	35010000 	strcc	r0, [r1]
     4e8:	00000438 	andeq	r0, r0, r8, lsr r4
     4ec:	006f6211 	rsbeq	r6, pc, r1, lsl r2
     4f0:	043f3601 	ldrteq	r3, [pc], #1537	; 4f8 <__Stack_Size+0xf8>
     4f4:	70150000 	andsvc	r0, r5, r0
     4f8:	20000003 	andcs	r0, r0, r3
     4fc:	01000000 	tsteq	r0, r0
     500:	04160052 	ldreq	r0, [r6], #-82
     504:	746e6905 	strbtvc	r6, [lr], #-2309
     508:	04040200 	streq	r0, [r4], #-512
     50c:	0000007a 	andeq	r0, r0, sl, ror r0
     510:	4b040802 	blmi	102520 <__Stack_Size+0x102120>
     514:	17000002 	strne	r0, [r0, -r2]
     518:	00000038 	andeq	r0, r0, r8, lsr r0
     51c:	007a1a04 	rsbseq	r1, sl, r4, lsl #20
     520:	01010000 	tsteq	r1, r0
     524:	00007318 	andeq	r7, r0, r8, lsl r3
     528:	00046300 	andeq	r6, r4, r0, lsl #6
     52c:	00991900 	addseq	r1, r9, r0, lsl #18
     530:	000e0000 	andeq	r0, lr, r0
     534:	0000c617 	andeq	ip, r0, r7, lsl r6
     538:	70140500 	andsvc	r0, r4, r0, lsl #10
     53c:	01000004 	tsteq	r0, r4
     540:	04530401 	ldrbeq	r0, [r3], #-1025
     544:	ad1a0000 	ldcge	0, cr0, [sl]
     548:	01000001 	tsteq	r0, r1
     54c:	00004520 	andeq	r4, r0, r0, lsr #10
     550:	03050100 	movweq	r0, #20736	; 0x5100
     554:	20000000 	andcs	r0, r0, r0
     558:	0000801a 	andeq	r8, r0, sl, lsl r0
     55c:	45210100 	strmi	r0, [r1, #-256]!
     560:	01000000 	tsteq	r0, r0
     564:	00040305 	andeq	r0, r4, r5, lsl #6
     568:	57182000 	ldrpl	r2, [r8, -r0]
     56c:	a9000000 	stmdbge	r0, {}
     570:	19000004 	stmdbne	r0, {r2}
     574:	00000099 	muleq	r0, r9, r0
     578:	841a0031 	ldrhi	r0, [sl], #-49
     57c:	01000001 	tsteq	r0, r1
     580:	00049922 	andeq	r9, r4, r2, lsr #18
     584:	03050100 	movweq	r0, #20736	; 0x5100
     588:	20000016 	andcs	r0, r0, r6, lsl r0
     58c:	0000111a 	andeq	r1, r0, sl, lsl r1
     590:	57230100 	strpl	r0, [r3, -r0, lsl #2]!
     594:	01000000 	tsteq	r0, r0
     598:	00100305 	andseq	r0, r0, r5, lsl #6
     59c:	221a2000 	andscs	r2, sl, #0	; 0x0
     5a0:	01000000 	tsteq	r0, r0
     5a4:	00005724 	andeq	r5, r0, r4, lsr #14
     5a8:	03050100 	movweq	r0, #20736	; 0x5100
     5ac:	20000012 	andcs	r0, r0, r2, lsl r0
     5b0:	0000e31a 	andeq	lr, r0, sl, lsl r3
     5b4:	69250100 	stmdbvs	r5!, {r8}
     5b8:	01000000 	tsteq	r0, r0
     5bc:	007a0305 	rsbseq	r0, sl, r5, lsl #6
     5c0:	6a1a2000 	bvs	6885c8 <__Stack_Size+0x6881c8>
     5c4:	01000001 	tsteq	r0, r1
     5c8:	00006925 	andeq	r6, r0, r5, lsr #18
     5cc:	03050100 	movweq	r0, #20736	; 0x5100
     5d0:	20000014 	andcs	r0, r0, r4, lsl r0
     5d4:	0033941a 	eorseq	r9, r3, sl, lsl r4
     5d8:	7f260100 	svcvc	0x00260100
     5dc:	01000000 	tsteq	r0, r0
     5e0:	00080305 	andeq	r0, r8, r5, lsl #6
     5e4:	471a2000 	ldrmi	r2, [sl, -r0]
     5e8:	01000001 	tsteq	r0, r1
     5ec:	00043827 	andeq	r3, r4, r7, lsr #16
     5f0:	03050100 	movweq	r0, #20736	; 0x5100
     5f4:	2000000c 	andcs	r0, r0, ip
     5f8:	0005aa00 	andeq	sl, r5, r0, lsl #20
     5fc:	8d000200 	sfmhi	f0, 4, [r0]
     600:	04000001 	streq	r0, [r0], #-1
     604:	00000001 	andeq	r0, r0, r1
     608:	02790100 	rsbseq	r0, r9, #0	; 0x0
     60c:	01ec0000 	mvneq	r0, r0
     610:	32d00000 	sbcscc	r0, r0, #0	; 0x0
     614:	34140800 	ldrcc	r0, [r4], #-2048
     618:	01d40800 	bicseq	r0, r4, r0, lsl #16
     61c:	04020000 	streq	r0, [r2]
     620:	00302205 	eorseq	r2, r0, r5, lsl #4
     624:	05020200 	streq	r0, [r2, #-512]
     628:	0000004b 	andeq	r0, r0, fp, asr #32
     62c:	d7060102 	strle	r0, [r6, -r2, lsl #2]
     630:	02000000 	andeq	r0, r0, #0	; 0x0
     634:	309c0704 	addscc	r0, ip, r4, lsl #14
     638:	02020000 	andeq	r0, r2, #0	; 0x0
     63c:	00015207 	andeq	r5, r1, r7, lsl #4
     640:	08010200 	stmdaeq	r1, {r9}
     644:	000000d5 	ldrdeq	r0, [r0], -r5
     648:	04070403 	streq	r0, [r7], #-1027
     64c:	00069f01 	andeq	r9, r6, r1, lsl #30
     650:	01250100 	teqeq	r5, r0, lsl #2
     654:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     658:	080032d2 	stmdaeq	r0, {r1, r4, r6, r7, r9, ip, sp}
     65c:	01045d01 	tsteq	r4, r1, lsl #26
     660:	0000055e 	andeq	r0, r0, lr, asr r5
     664:	d4013001 	strle	r3, [r1], #-1
     668:	d6080032 	undefined
     66c:	01080032 	tsteq	r8, r2, lsr r0
     670:	8001045d 	andhi	r0, r1, sp, asr r4
     674:	01000007 	tsteq	r0, r7
     678:	32d8013f 	sbcscc	r0, r8, #-1073741809	; 0xc000000f
     67c:	32da0800 	sbcscc	r0, sl, #0	; 0x0
     680:	5d010800 	stcpl	8, cr0, [r1]
     684:	037c0104 	cmneq	ip, #1	; 0x1
     688:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
     68c:	0032dc01 	eorseq	sp, r2, r1, lsl #24
     690:	0032de08 	eorseq	sp, r2, r8, lsl #28
     694:	045d0108 	ldrbeq	r0, [sp], #-264
     698:	0002bc01 	andeq	fp, r2, r1, lsl #24
     69c:	015d0100 	cmpeq	sp, r0, lsl #2
     6a0:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
     6a4:	080032e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, ip, sp}
     6a8:	01045d01 	tsteq	r4, r1, lsl #26
     6ac:	0000065d 	andeq	r0, r0, sp, asr r6
     6b0:	e4016c01 	str	r6, [r1], #-3073
     6b4:	e6080032 	undefined
     6b8:	01080032 	tsteq	r8, r2, lsr r0
     6bc:	e001045d 	and	r0, r1, sp, asr r4
     6c0:	01000004 	tsteq	r0, r4
     6c4:	32e80177 	rsccc	r0, r8, #-1073741795	; 0xc000001d
     6c8:	32ea0800 	rsccc	r0, sl, #0	; 0x0
     6cc:	5d010800 	stcpl	8, cr0, [r1]
     6d0:	06970104 	ldreq	r0, [r7], r4, lsl #2
     6d4:	82010000 	andhi	r0, r1, #0	; 0x0
     6d8:	0032ec01 	eorseq	lr, r2, r1, lsl #24
     6dc:	0032ee08 	eorseq	lr, r2, r8, lsl #28
     6e0:	045d0108 	ldrbeq	r0, [sp], #-264
     6e4:	0005ac01 	andeq	sl, r5, r1, lsl #24
     6e8:	01990100 	orrseq	r0, r9, r0, lsl #2
     6ec:	080032f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip, sp}
     6f0:	080032f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, ip, sp}
     6f4:	01045d01 	tsteq	r4, r1, lsl #26
     6f8:	000003c7 	andeq	r0, r0, r7, asr #7
     6fc:	f401a401 	vst3.8	{d10-d12}, [r1], r1
     700:	f6080032 	undefined instruction 0xf6080032
     704:	01080032 	tsteq	r8, r2, lsr r0
     708:	bc01045d 	cfstrslt	mvf0, [r1], {93}
     70c:	01000005 	tsteq	r0, r5
     710:	32f801af 	rscscc	r0, r8, #-1073741781	; 0xc000002b
     714:	32fa0800 	rscscc	r0, sl, #0	; 0x0
     718:	5d010800 	stcpl	8, cr0, [r1]
     71c:	02f90104 	rscseq	r0, r9, #1	; 0x1
     720:	ba010000 	blt	40728 <__Stack_Size+0x40328>
     724:	0032fc01 	eorseq	pc, r2, r1, lsl #24
     728:	0032fe08 	eorseq	pc, r2, r8, lsl #28
     72c:	045d0108 	ldrbeq	r0, [sp], #-264
     730:	0005f501 	andeq	pc, r5, r1, lsl #10
     734:	01c50100 	biceq	r0, r5, r0, lsl #2
     738:	08003300 	stmdaeq	r0, {r8, r9, ip, sp}
     73c:	08003302 	stmdaeq	r0, {r1, r8, r9, ip, sp}
     740:	01045d01 	tsteq	r4, r1, lsl #26
     744:	00000571 	andeq	r0, r0, r1, ror r5
     748:	0401d001 	streq	sp, [r1], #-1
     74c:	06080033 	undefined
     750:	01080033 	tsteq	r8, r3, lsr r0
     754:	fc01045d 	stc2	4, cr0, [r1], {93}
     758:	01000006 	tsteq	r0, r6
     75c:	330801db 	movwcc	r0, #33243	; 0x81db
     760:	330a0800 	movwcc	r0, #43008	; 0xa800
     764:	5d010800 	stcpl	8, cr0, [r1]
     768:	04620104 	strbteq	r0, [r2], #-260
     76c:	e6010000 	str	r0, [r1], -r0
     770:	00330c01 	eorseq	r0, r3, r1, lsl #24
     774:	00330e08 	eorseq	r0, r3, r8, lsl #28
     778:	045d0108 	ldrbeq	r0, [sp], #-264
     77c:	00048c01 	andeq	r8, r4, r1, lsl #24
     780:	01f10100 	mvnseq	r0, r0, lsl #2
     784:	08003310 	stmdaeq	r0, {r4, r8, r9, ip, sp}
     788:	08003312 	stmdaeq	r0, {r1, r4, r8, r9, ip, sp}
     78c:	01045d01 	tsteq	r4, r1, lsl #26
     790:	000004eb 	andeq	r0, r0, fp, ror #9
     794:	1401fc01 	strne	pc, [r1], #-3073
     798:	16080033 	undefined
     79c:	01080033 	tsteq	r8, r3, lsr r0
     7a0:	3a01055d 	bcc	41d1c <__Stack_Size+0x4191c>
     7a4:	01000005 	tsteq	r0, r5
     7a8:	18010107 	stmdane	r1, {r0, r1, r2, r8}
     7ac:	1a080033 	bne	200880 <__Stack_Size+0x200480>
     7b0:	01080033 	tsteq	r8, r3, lsr r0
     7b4:	2201055d 	andcs	r0, r1, #390070272	; 0x17400000
     7b8:	01000007 	tsteq	r0, r7
     7bc:	1c010112 	stfnes	f0, [r1], {18}
     7c0:	1e080033 	mcrne	0, 0, r0, cr8, cr3, {1}
     7c4:	01080033 	tsteq	r8, r3, lsr r0
     7c8:	3b01055d 	blcc	41d44 <__Stack_Size+0x41944>
     7cc:	01000007 	tsteq	r0, r7
     7d0:	2001011d 	andcs	r0, r1, sp, lsl r1
     7d4:	22080033 	andcs	r0, r8, #51	; 0x33
     7d8:	01080033 	tsteq	r8, r3, lsr r0
     7dc:	6701055d 	smlsdvs	r1, sp, r5, r0
     7e0:	01000007 	tsteq	r0, r7
     7e4:	24010128 	strcs	r0, [r1], #-296
     7e8:	26080033 	undefined
     7ec:	01080033 	tsteq	r8, r3, lsr r0
     7f0:	d101055d 	tstle	r1, sp, asr r5
     7f4:	01000006 	tsteq	r0, r6
     7f8:	28010133 	stmdacs	r1, {r0, r1, r4, r5, r8}
     7fc:	2a080033 	bcs	2008d0 <__Stack_Size+0x2004d0>
     800:	01080033 	tsteq	r8, r3, lsr r0
     804:	d001055d 	andle	r0, r1, sp, asr r5
     808:	01000002 	tsteq	r0, r2
     80c:	2c01013e 	stfcss	f0, [r1], {62}
     810:	2e080033 	mcrcs	0, 0, r0, cr8, cr3, {1}
     814:	01080033 	tsteq	r8, r3, lsr r0
     818:	8001055d 	andhi	r0, r1, sp, asr r5
     81c:	01000005 	tsteq	r0, r5
     820:	30010149 	andcc	r0, r1, r9, asr #2
     824:	32080033 	andcc	r0, r8, #51	; 0x33
     828:	01080033 	tsteq	r8, r3, lsr r0
     82c:	9d01055d 	cfstr32ls	mvfx0, [r1, #-372]
     830:	01000004 	tsteq	r0, r4
     834:	34010154 	strcc	r0, [r1], #-340
     838:	36080033 	undefined
     83c:	01080033 	tsteq	r8, r3, lsr r0
     840:	9e01055d 	cfrshl32ls	mvfx1, mvfx13, r0
     844:	01000003 	tsteq	r0, r3
     848:	3801016d 	stmdacc	r1, {r0, r2, r3, r5, r6, r8}
     84c:	3a080033 	bcc	200920 <__Stack_Size+0x200520>
     850:	01080033 	tsteq	r8, r3, lsr r0
     854:	c601055d 	undefined
     858:	01000004 	tsteq	r0, r4
     85c:	3c010179 	stfccs	f0, [r1], {121}
     860:	3e080033 	mcrcc	0, 0, r0, cr8, cr3, {1}
     864:	01080033 	tsteq	r8, r3, lsr r0
     868:	2701055d 	smlsdcs	r1, sp, r5, r0
     86c:	01000005 	tsteq	r0, r5
     870:	40010184 	andmi	r0, r1, r4, lsl #3
     874:	42080033 	andmi	r0, r8, #51	; 0x33
     878:	01080033 	tsteq	r8, r3, lsr r0
     87c:	5401055d 	strpl	r0, [r1], #-1373
     880:	01000007 	tsteq	r0, r7
     884:	4401018f 	strmi	r0, [r1], #-399
     888:	46080033 	undefined
     88c:	01080033 	tsteq	r8, r3, lsr r0
     890:	fc01055d 	stc2	5, cr0, [r1], {93}
     894:	01000004 	tsteq	r0, r4
     898:	4801019a 	stmdami	r1, {r1, r3, r4, r7, r8}
     89c:	4a080033 	bmi	200970 <__Stack_Size+0x200570>
     8a0:	01080033 	tsteq	r8, r3, lsr r0
     8a4:	9001055d 	andls	r0, r1, sp, asr r5
     8a8:	01000002 	tsteq	r0, r2
     8ac:	4c0101a5 	stfmis	f0, [r1], {165}
     8b0:	4e080033 	mcrmi	0, 0, r0, cr8, cr3, {1}
     8b4:	01080033 	tsteq	r8, r3, lsr r0
     8b8:	4b01055d 	blmi	41e34 <__Stack_Size+0x41a34>
     8bc:	01000005 	tsteq	r0, r5
     8c0:	500101b1 	strhpl	r0, [r1], -r1
     8c4:	52080033 	andpl	r0, r8, #51	; 0x33
     8c8:	01080033 	tsteq	r8, r3, lsr r0
     8cc:	a401055d 	strge	r0, [r1], #-1373
     8d0:	01000002 	tsteq	r0, r2
     8d4:	540101bd 	strpl	r0, [r1], #-445
     8d8:	56080033 	undefined
     8dc:	01080033 	tsteq	r8, r3, lsr r0
     8e0:	d601055d 	undefined
     8e4:	01000003 	tsteq	r0, r3
     8e8:	580101c8 	stmdapl	r1, {r3, r6, r7, r8}
     8ec:	5a080033 	bpl	2009c0 <__Stack_Size+0x2005c0>
     8f0:	01080033 	tsteq	r8, r3, lsr r0
     8f4:	0801055d 	stmdaeq	r1, {r0, r2, r3, r4, r6, r8, sl}
     8f8:	01000003 	tsteq	r0, r3
     8fc:	5c0101df 	stfpls	f0, [r1], {223}
     900:	5e080033 	mcrpl	0, 0, r0, cr8, cr3, {1}
     904:	01080033 	tsteq	r8, r3, lsr r0
     908:	3701055d 	smlsdcc	r1, sp, r5, r0
     90c:	01000003 	tsteq	r0, r3
     910:	600101ea 	andvs	r0, r1, sl, ror #3
     914:	62080033 	andvs	r0, r8, #51	; 0x33
     918:	01080033 	tsteq	r8, r3, lsr r0
     91c:	ce01055d 	cfrshl32gt	mvfx1, mvfx13, r0
     920:	01000005 	tsteq	r0, r5
     924:	640101f5 	strvs	r0, [r1], #-501
     928:	66080033 	undefined
     92c:	01080033 	tsteq	r8, r3, lsr r0
     930:	6601055d 	undefined
     934:	01000002 	tsteq	r0, r2
     938:	68010200 	stmdavs	r1, {r9}
     93c:	6a080033 	bvs	200a10 <__Stack_Size+0x200610>
     940:	01080033 	tsteq	r8, r3, lsr r0
     944:	3601055d 	undefined
     948:	01000004 	tsteq	r0, r4
     94c:	6c01020b 	sfmvs	f0, 4, [r1], {11}
     950:	6e080033 	mcrvs	0, 0, r0, cr8, cr3, {1}
     954:	01080033 	tsteq	r8, r3, lsr r0
     958:	3a01055d 	bcc	41ed4 <__Stack_Size+0x41ad4>
     95c:	01000006 	tsteq	r0, r6
     960:	70010216 	andvc	r0, r1, r6, lsl r2
     964:	72080033 	andvc	r0, r8, #51	; 0x33
     968:	01080033 	tsteq	r8, r3, lsr r0
     96c:	6c01055d 	cfstr32vs	mvfx0, [r1], {93}
     970:	01000003 	tsteq	r0, r3
     974:	74010221 	strvc	r0, [r1], #-545
     978:	76080033 	undefined
     97c:	01080033 	tsteq	r8, r3, lsr r0
     980:	8e01055d 	cfrshl32hi	mvfx1, mvfx13, r0
     984:	01000003 	tsteq	r0, r3
     988:	7801022c 	stmdavc	r1, {r2, r3, r5, r9}
     98c:	7a080033 	bvc	200a60 <__Stack_Size+0x200660>
     990:	01080033 	tsteq	r8, r3, lsr r0
     994:	bf01055d 	svclt	0x0001055d
     998:	01000006 	tsteq	r0, r6
     99c:	7c010244 	sfmvc	f0, 4, [r1], {68}
     9a0:	7e080033 	mcrvc	0, 0, r0, cr8, cr3, {1}
     9a4:	01080033 	tsteq	r8, r3, lsr r0
     9a8:	0d01055d 	cfstr32eq	mvfx0, [r1, #-372]
     9ac:	01000007 	tsteq	r0, r7
     9b0:	8001025b 	andhi	r0, r1, fp, asr r2
     9b4:	82080033 	andhi	r0, r8, #51	; 0x33
     9b8:	01080033 	tsteq	r8, r3, lsr r0
     9bc:	1601055d 	undefined
     9c0:	01000006 	tsteq	r0, r6
     9c4:	84010266 	strhi	r0, [r1], #-614
     9c8:	86080033 	undefined
     9cc:	01080033 	tsteq	r8, r3, lsr r0
     9d0:	4701055d 	smlsdmi	r1, sp, r5, r0
     9d4:	01000003 	tsteq	r0, r3
     9d8:	88010271 	stmdahi	r1, {r0, r4, r5, r6, r9}
     9dc:	8a080033 	bhi	200ab0 <__Stack_Size+0x2006b0>
     9e0:	01080033 	tsteq	r8, r3, lsr r0
     9e4:	e101055d 	tst	r1, sp, asr r5
     9e8:	01000005 	tsteq	r0, r5
     9ec:	8c01027c 	sfmhi	f0, 4, [r1], {124}
     9f0:	8e080033 	mcrhi	0, 0, r0, cr8, cr3, {1}
     9f4:	01080033 	tsteq	r8, r3, lsr r0
     9f8:	ac01055d 	cfstr32ge	mvfx0, [r1], {93}
     9fc:	01000006 	tsteq	r0, r6
     a00:	90010288 	andls	r0, r1, r8, lsl #5
     a04:	92080033 	andls	r0, r8, #51	; 0x33
     a08:	01080033 	tsteq	r8, r3, lsr r0
     a0c:	0f01055d 	svceq	0x0001055d
     a10:	01000005 	tsteq	r0, r5
     a14:	94010294 	strls	r0, [r1], #-660
     a18:	96080033 	undefined
     a1c:	01080033 	tsteq	r8, r3, lsr r0
     a20:	9901055d 	stmdbls	r1, {r0, r2, r3, r4, r6, r8, sl}
     a24:	01000005 	tsteq	r0, r5
     a28:	9801029f 	stmdals	r1, {r0, r1, r2, r3, r4, r7, r9}
     a2c:	9a080033 	bls	200b00 <__Stack_Size+0x200700>
     a30:	01080033 	tsteq	r8, r3, lsr r0
     a34:	4d01055d 	cfstr32mi	mvfx0, [r1, #-372]
     a38:	01000006 	tsteq	r0, r6
     a3c:	9c0102aa 	sfmls	f0, 4, [r1], {170}
     a40:	9e080033 	mcrls	0, 0, r0, cr8, cr3, {1}
     a44:	01080033 	tsteq	r8, r3, lsr r0
     a48:	1801055d 	stmdane	r1, {r0, r2, r3, r4, r6, r8, sl}
     a4c:	01000003 	tsteq	r0, r3
     a50:	a00102b5 	strhge	r0, [r1], -r5
     a54:	a2080033 	andge	r0, r8, #51	; 0x33
     a58:	01080033 	tsteq	r8, r3, lsr r0
     a5c:	b601055d 	undefined
     a60:	01000004 	tsteq	r0, r4
     a64:	a40102c0 	strge	r0, [r1], #-704
     a68:	a6080033 	undefined
     a6c:	01080033 	tsteq	r8, r3, lsr r0
     a70:	5c01055d 	cfstr32pl	mvfx0, [r1], {93}
     a74:	01000003 	tsteq	r0, r3
     a78:	a80102cb 	stmdage	r1, {r0, r1, r3, r6, r7, r9}
     a7c:	aa080033 	bge	200b50 <__Stack_Size+0x200750>
     a80:	01080033 	tsteq	r8, r3, lsr r0
     a84:	b701055d 	smlsdlt	r1, sp, r5, r0
     a88:	01000003 	tsteq	r0, r3
     a8c:	ac0102d6 	sfmge	f0, 4, [r1], {214}
     a90:	ae080033 	mcrge	0, 0, r0, cr8, cr3, {1}
     a94:	01080033 	tsteq	r8, r3, lsr r0
     a98:	e901055d 	stmdb	r1, {r0, r2, r3, r4, r6, r8, sl}
     a9c:	01000003 	tsteq	r0, r3
     aa0:	b00102e1 	andlt	r0, r1, r1, ror #5
     aa4:	b2080033 	andlt	r0, r8, #51	; 0x33
     aa8:	01080033 	tsteq	r8, r3, lsr r0
     aac:	0c01055d 	cfstr32eq	mvfx0, [r1], {93}
     ab0:	01000004 	tsteq	r0, r4
     ab4:	b40102ec 	strlt	r0, [r1], #-748
     ab8:	b6080033 	undefined
     abc:	01080033 	tsteq	r8, r3, lsr r0
     ac0:	0601055d 	undefined
     ac4:	01000006 	tsteq	r0, r6
     ac8:	b80102f7 	stmdalt	r1, {r0, r1, r2, r4, r5, r6, r7, r9}
     acc:	ba080033 	blt	200ba0 <__Stack_Size+0x2007a0>
     ad0:	01080033 	tsteq	r8, r3, lsr r0
     ad4:	2a01055d 	bcs	42050 <__Stack_Size+0x41c50>
     ad8:	01000006 	tsteq	r0, r6
     adc:	bc010302 	stclt	3, cr0, [r1], {2}
     ae0:	be080033 	mcrlt	0, 0, r0, cr8, cr3, {1}
     ae4:	01080033 	tsteq	r8, r3, lsr r0
     ae8:	1d01055d 	cfstr32ne	mvfx0, [r1, #-372]
     aec:	01000004 	tsteq	r0, r4
     af0:	c001030d 	andgt	r0, r1, sp, lsl #6
     af4:	c2080033 	andgt	r0, r8, #51	; 0x33
     af8:	01080033 	tsteq	r8, r3, lsr r0
     afc:	4901055d 	stmdbmi	r1, {r0, r2, r3, r4, r6, r8, sl}
     b00:	01000004 	tsteq	r0, r4
     b04:	c4010318 	strgt	r0, [r1], #-792
     b08:	c6080033 	undefined
     b0c:	01080033 	tsteq	r8, r3, lsr r0
     b10:	7301055d 	movwvc	r0, #5469	; 0x155d
     b14:	01000004 	tsteq	r0, r4
     b18:	c8010323 	stmdagt	r1, {r0, r1, r5, r8, r9}
     b1c:	ca080033 	bgt	200bf0 <__Stack_Size+0x2007f0>
     b20:	01080033 	tsteq	r8, r3, lsr r0
     b24:	7c01055d 	cfstr32vc	mvfx0, [r1], {93}
     b28:	01000006 	tsteq	r0, r6
     b2c:	cc01032f 	stcgt	3, cr0, [r1], {47}
     b30:	ce080033 	mcrgt	0, 0, r0, cr8, cr3, {1}
     b34:	01080033 	tsteq	r8, r3, lsr r0
     b38:	ea01065d 	b	424b4 <__Stack_Size+0x420b4>
     b3c:	01000006 	tsteq	r0, r6
     b40:	d001024f 	andle	r0, r1, pc, asr #4
     b44:	dc080033 	stcle	0, cr0, [r8], {51}
     b48:	73080033 	movwvc	r0, #32819	; 0x8033
     b4c:	06000000 	streq	r0, [r0], -r0
     b50:	00066a01 	andeq	r6, r6, r1, lsl #20
     b54:	02370100 	eorseq	r0, r7, #0	; 0x0
     b58:	0033dc01 	eorseq	sp, r3, r1, lsl #24
     b5c:	0033e808 	eorseq	lr, r3, r8, lsl #16
     b60:	00009e08 	andeq	r9, r0, r8, lsl #28
     b64:	e9010600 	stmdb	r1, {r9, sl}
     b68:	01000002 	tsteq	r0, r2
     b6c:	e80101d3 	stmda	r1, {r0, r1, r4, r6, r7, r8}
     b70:	f4080033 	vst4.8	{d0-d3}, [r8, :256], r3
     b74:	c9080033 	stmdbgt	r8, {r0, r1, r4, r5}
     b78:	06000000 	streq	r0, [r0], -r0
     b7c:	0003fa01 	andeq	pc, r3, r1, lsl #20
     b80:	01600100 	cmneq	r0, r0, lsl #2
     b84:	0033f401 	eorseq	pc, r3, r1, lsl #8
     b88:	00340808 	eorseq	r0, r4, r8, lsl #16
     b8c:	0000f408 	andeq	pc, r0, r8, lsl #8
     b90:	28010700 	stmdacs	r1, {r8, r9, sl}
     b94:	01000003 	tsteq	r0, r3
     b98:	3408018d 	strcc	r0, [r8], #-397
     b9c:	34140800 	ldrcc	r0, [r4], #-2048
     ba0:	011f0800 	tsteq	pc, r0, lsl #16
     ba4:	24000000 	strcs	r0, [r0]
     ba8:	02000005 	andeq	r0, r0, #5	; 0x5
     bac:	00020900 	andeq	r0, r2, r0, lsl #18
     bb0:	00010400 	andeq	r0, r1, r0, lsl #8
     bb4:	01000000 	tsteq	r0, r0
     bb8:	000007af 	andeq	r0, r0, pc, lsr #15
     bbc:	000001ec 	andeq	r0, r0, ip, ror #3
     bc0:	08003414 	stmdaeq	r0, {r2, r4, sl, ip, sp}
     bc4:	0800363c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, sp}
     bc8:	00000332 	andeq	r0, r0, r2, lsr r3
     bcc:	22050402 	andcs	r0, r5, #33554432	; 0x2000000
     bd0:	02000030 	andeq	r0, r0, #48	; 0x30
     bd4:	004b0502 	subeq	r0, fp, r2, lsl #10
     bd8:	01020000 	tsteq	r2, r0
     bdc:	0000d706 	andeq	sp, r0, r6, lsl #14
     be0:	07040200 	streq	r0, [r4, -r0, lsl #4]
     be4:	0000309c 	muleq	r0, ip, r0
     be8:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     bec:	4c280200 	sfmmi	f0, 4, [r8]
     bf0:	02000000 	andeq	r0, r0, #0	; 0x0
     bf4:	01520702 	cmpeq	r2, r2, lsl #14
     bf8:	75030000 	strvc	r0, [r3]
     bfc:	29020038 	stmdbcs	r2, {r3, r4, r5}
     c00:	0000005d 	andeq	r0, r0, sp, asr r0
     c04:	d5080102 	strle	r0, [r8, #-258]
     c08:	04000000 	streq	r0, [r0]
     c0c:	0000003a 	andeq	r0, r0, sl, lsr r0
     c10:	00004c04 	andeq	r4, r0, r4, lsl #24
     c14:	02010500 	andeq	r0, r1, #0	; 0x0
     c18:	00008339 	andeq	r8, r0, r9, lsr r3
     c1c:	15c20600 	strbne	r0, [r2, #1536]
     c20:	07000000 	streq	r0, [r0, -r0]
     c24:	00544553 	subseq	r4, r4, r3, asr r5
     c28:	01050001 	tsteq	r5, r1
     c2c:	00983b02 	addseq	r3, r8, r2, lsl #22
     c30:	c2060000 	andgt	r0, r6, #0	; 0x0
     c34:	00000007 	andeq	r0, r0, r7
     c38:	0007e206 	andeq	lr, r7, r6, lsl #4
     c3c:	08000100 	stmdaeq	r0, {r8}
     c40:	00000944 	andeq	r0, r0, r4, asr #18
     c44:	00833b02 	addeq	r3, r3, r2, lsl #22
     c48:	01050000 	tsteq	r5, r0
     c4c:	00b83e02 	adcseq	r3, r8, r2, lsl #28
     c50:	2b060000 	blcs	180c58 <__Stack_Size+0x180858>
     c54:	00000008 	andeq	r0, r0, r8
     c58:	0007da06 	andeq	sp, r7, r6, lsl #20
     c5c:	08000100 	stmdaeq	r0, {r8}
     c60:	000007fa 	strdeq	r0, [r0], -sl
     c64:	00a33e02 	adceq	r3, r3, r2, lsl #28
     c68:	04090000 	streq	r0, [r9]
     c6c:	031c0a07 	tsteq	ip, #28672	; 0x7000
     c70:	0139014f 	teqeq	r9, pc, asr #2
     c74:	430b0000 	movwmi	r0, #45056	; 0xb000
     c78:	03004c52 	movweq	r4, #3154	; 0xc52
     c7c:	00640150 	rsbeq	r0, r4, r0, asr r1
     c80:	23020000 	movwcs	r0, #8192	; 0x2000
     c84:	52430b00 	subpl	r0, r3, #0	; 0x0
     c88:	51030048 	tstpl	r3, r8, asr #32
     c8c:	00006401 	andeq	r6, r0, r1, lsl #8
     c90:	04230200 	strteq	r0, [r3], #-512
     c94:	5244490b 	subpl	r4, r4, #180224	; 0x2c000
     c98:	01520300 	cmpeq	r2, r0, lsl #6
     c9c:	00000064 	andeq	r0, r0, r4, rrx
     ca0:	0b082302 	bleq	2098b0 <__Stack_Size+0x2094b0>
     ca4:	0052444f 	subseq	r4, r2, pc, asr #8
     ca8:	64015303 	strvs	r5, [r1], #-771
     cac:	02000000 	andeq	r0, r0, #0	; 0x0
     cb0:	ab0c0c23 	blge	303d44 <__Stack_Size+0x303944>
     cb4:	03000000 	movweq	r0, #0	; 0x0
     cb8:	00640154 	rsbeq	r0, r4, r4, asr r1
     cbc:	23020000 	movwcs	r0, #8192	; 0x2000
     cc0:	52420b10 	subpl	r0, r2, #16384	; 0x4000
     cc4:	55030052 	strpl	r0, [r3, #-82]
     cc8:	00006401 	andeq	r6, r0, r1, lsl #8
     ccc:	14230200 	strtne	r0, [r3], #-512
     cd0:	0002610c 	andeq	r6, r2, ip, lsl #2
     cd4:	01560300 	cmpeq	r6, r0, lsl #6
     cd8:	00000064 	andeq	r0, r0, r4, rrx
     cdc:	00182302 	andseq	r2, r8, r2, lsl #6
     ce0:	0c03500a 	stceq	0, cr5, [r3], {10}
     ce4:	00039a02 	andeq	r9, r3, r2, lsl #20
     ce8:	52430b00 	subpl	r0, r3, #0	; 0x0
     cec:	0d030031 	stceq	0, cr0, [r3, #-196]
     cf0:	00006902 	andeq	r6, r0, r2, lsl #18
     cf4:	00230200 	eoreq	r0, r3, r0, lsl #4
     cf8:	00018f0c 	andeq	r8, r1, ip, lsl #30
     cfc:	020e0300 	andeq	r0, lr, #0	; 0x0
     d00:	00000041 	andeq	r0, r0, r1, asr #32
     d04:	0b022302 	bleq	89914 <__Stack_Size+0x89514>
     d08:	00325243 	eorseq	r5, r2, r3, asr #4
     d0c:	69020f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp}
     d10:	02000000 	andeq	r0, r0, #0	; 0x0
     d14:	990c0423 	stmdbls	ip, {r0, r1, r5, sl}
     d18:	03000001 	movweq	r0, #1	; 0x1
     d1c:	00410210 	subeq	r0, r1, r0, lsl r2
     d20:	23020000 	movwcs	r0, #8192	; 0x2000
     d24:	00330c06 	eorseq	r0, r3, r6, lsl #24
     d28:	11030000 	tstne	r3, r0
     d2c:	00006902 	andeq	r6, r0, r2, lsl #18
     d30:	08230200 	stmdaeq	r3!, {r9}
     d34:	00005a0c 	andeq	r5, r0, ip, lsl #20
     d38:	02120300 	andseq	r0, r2, #0	; 0x0
     d3c:	00000041 	andeq	r0, r0, r1, asr #32
     d40:	0c0a2302 	stceq	3, cr2, [sl], {2}
     d44:	0000014d 	andeq	r0, r0, sp, asr #2
     d48:	69021303 	stmdbvs	r2, {r0, r1, r8, r9, ip}
     d4c:	02000000 	andeq	r0, r0, #0	; 0x0
     d50:	a30c0c23 	movwge	r0, #52259	; 0xcc23
     d54:	03000001 	movweq	r0, #1	; 0x1
     d58:	00410214 	subeq	r0, r1, r4, lsl r2
     d5c:	23020000 	movwcs	r0, #8192	; 0x2000
     d60:	52530b0e 	subspl	r0, r3, #14336	; 0x3800
     d64:	02150300 	andseq	r0, r5, #0	; 0x0
     d68:	00000069 	andeq	r0, r0, r9, rrx
     d6c:	0c102302 	ldceq	3, cr2, [r0], {2}
     d70:	00000064 	andeq	r0, r0, r4, rrx
     d74:	41021603 	tstmi	r2, r3, lsl #12
     d78:	02000000 	andeq	r0, r0, #0	; 0x0
     d7c:	450b1223 	strmi	r1, [fp, #-547]
     d80:	03005247 	movweq	r5, #583	; 0x247
     d84:	00690217 	rsbeq	r0, r9, r7, lsl r2
     d88:	23020000 	movwcs	r0, #8192	; 0x2000
     d8c:	01ba0c14 	undefined instruction 0x01ba0c14
     d90:	18030000 	stmdane	r3, {}
     d94:	00004102 	andeq	r4, r0, r2, lsl #2
     d98:	16230200 	strtne	r0, [r3], -r0, lsl #4
     d9c:	0000270c 	andeq	r2, r0, ip, lsl #14
     da0:	02190300 	andseq	r0, r9, #0	; 0x0
     da4:	00000069 	andeq	r0, r0, r9, rrx
     da8:	0c182302 	ldceq	3, cr2, [r8], {2}
     dac:	000001c4 	andeq	r0, r0, r4, asr #3
     db0:	41021a03 	tstmi	r2, r3, lsl #20
     db4:	02000000 	andeq	r0, r0, #0	; 0x0
     db8:	2d0c1a23 	fstscs	s2, [ip, #-140]
     dbc:	03000000 	movweq	r0, #0	; 0x0
     dc0:	0069021b 	rsbeq	r0, r9, fp, lsl r2
     dc4:	23020000 	movwcs	r0, #8192	; 0x2000
     dc8:	01ce0c1c 	biceq	r0, lr, ip, lsl ip
     dcc:	1c030000 	stcne	0, cr0, [r3], {0}
     dd0:	00004102 	andeq	r4, r0, r2, lsl #2
     dd4:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
     dd8:	00000c0c 	andeq	r0, r0, ip, lsl #24
     ddc:	021d0300 	andseq	r0, sp, #0	; 0x0
     de0:	00000069 	andeq	r0, r0, r9, rrx
     de4:	0c202302 	stceq	3, cr2, [r0], #-8
     de8:	000001d8 	ldrdeq	r0, [r0], -r8
     dec:	41021e03 	tstmi	r2, r3, lsl #28
     df0:	02000000 	andeq	r0, r0, #0	; 0x0
     df4:	430b2223 	movwmi	r2, #45603	; 0xb223
     df8:	0300544e 	movweq	r5, #1102	; 0x44e
     dfc:	0069021f 	rsbeq	r0, r9, pc, lsl r2
     e00:	23020000 	movwcs	r0, #8192	; 0x2000
     e04:	01e20c24 	mvneq	r0, r4, lsr #24
     e08:	20030000 	andcs	r0, r3, r0
     e0c:	00004102 	andeq	r4, r0, r2, lsl #2
     e10:	26230200 	strtcs	r0, [r3], -r0, lsl #4
     e14:	4353500b 	cmpmi	r3, #11	; 0xb
     e18:	02210300 	eoreq	r0, r1, #0	; 0x0
     e1c:	00000069 	andeq	r0, r0, r9, rrx
     e20:	0c282302 	stceq	3, cr2, [r8], #-8
     e24:	000000b0 	strheq	r0, [r0], -r0
     e28:	41022203 	tstmi	r2, r3, lsl #4
     e2c:	02000000 	andeq	r0, r0, #0	; 0x0
     e30:	410b2a23 	tstmi	fp, r3, lsr #20
     e34:	03005252 	movweq	r5, #594	; 0x252
     e38:	00690223 	rsbeq	r0, r9, r3, lsr #4
     e3c:	23020000 	movwcs	r0, #8192	; 0x2000
     e40:	00ef0c2c 	rsceq	r0, pc, ip, lsr #24
     e44:	24030000 	strcs	r0, [r3]
     e48:	00004102 	andeq	r4, r0, r2, lsl #2
     e4c:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
     e50:	5243520b 	subpl	r5, r3, #-1342177280	; 0xb0000000
     e54:	02250300 	eoreq	r0, r5, #0	; 0x0
     e58:	00000069 	andeq	r0, r0, r9, rrx
     e5c:	0c302302 	ldceq	3, cr2, [r0], #-8
     e60:	000000fa 	strdeq	r0, [r0], -sl
     e64:	41022603 	tstmi	r2, r3, lsl #12
     e68:	02000000 	andeq	r0, r0, #0	; 0x0
     e6c:	8c0c3223 	sfmhi	f3, 4, [ip], {35}
     e70:	03000000 	movweq	r0, #0	; 0x0
     e74:	00690227 	rsbeq	r0, r9, r7, lsr #4
     e78:	23020000 	movwcs	r0, #8192	; 0x2000
     e7c:	01050c34 	tsteq	r5, r4, lsr ip
     e80:	28030000 	stmdacs	r3, {}
     e84:	00004102 	andeq	r4, r0, r2, lsl #2
     e88:	36230200 	strtcc	r0, [r3], -r0, lsl #4
     e8c:	0000910c 	andeq	r9, r0, ip, lsl #2
     e90:	02290300 	eoreq	r0, r9, #0	; 0x0
     e94:	00000069 	andeq	r0, r0, r9, rrx
     e98:	0c382302 	ldceq	3, cr2, [r8], #-8
     e9c:	00000110 	andeq	r0, r0, r0, lsl r1
     ea0:	41022a03 	tstmi	r2, r3, lsl #20
     ea4:	02000000 	andeq	r0, r0, #0	; 0x0
     ea8:	960c3a23 	strls	r3, [ip], -r3, lsr #20
     eac:	03000000 	movweq	r0, #0	; 0x0
     eb0:	0069022b 	rsbeq	r0, r9, fp, lsr #4
     eb4:	23020000 	movwcs	r0, #8192	; 0x2000
     eb8:	011b0c3c 	tsteq	fp, ip, lsr ip
     ebc:	2c030000 	stccs	0, cr0, [r3], {0}
     ec0:	00004102 	andeq	r4, r0, r2, lsl #2
     ec4:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
     ec8:	00009b0c 	andeq	r9, r0, ip, lsl #22
     ecc:	022d0300 	eoreq	r0, sp, #0	; 0x0
     ed0:	00000069 	andeq	r0, r0, r9, rrx
     ed4:	0c402302 	mcrreq	3, 0, r2, r0, cr2
     ed8:	00000126 	andeq	r0, r0, r6, lsr #2
     edc:	41022e03 	tstmi	r2, r3, lsl #28
     ee0:	02000000 	andeq	r0, r0, #0	; 0x0
     ee4:	650c4223 	strvs	r4, [ip, #-547]
     ee8:	03000001 	movweq	r0, #1	; 0x1
     eec:	0069022f 	rsbeq	r0, r9, pc, lsr #4
     ef0:	23020000 	movwcs	r0, #8192	; 0x2000
     ef4:	00a00c44 	adceq	r0, r0, r4, asr #24
     ef8:	30030000 	andcc	r0, r3, r0
     efc:	00004102 	andeq	r4, r0, r2, lsl #2
     f00:	46230200 	strtmi	r0, [r3], -r0, lsl #4
     f04:	5243440b 	subpl	r4, r3, #184549376	; 0xb000000
     f08:	02310300 	eorseq	r0, r1, #0	; 0x0
     f0c:	00000069 	andeq	r0, r0, r9, rrx
     f10:	0c482302 	mcrreq	3, 0, r2, r8, cr2
     f14:	00000131 	andeq	r0, r0, r1, lsr r1
     f18:	41023203 	tstmi	r2, r3, lsl #4
     f1c:	02000000 	andeq	r0, r0, #0	; 0x0
     f20:	460c4a23 	strmi	r4, [ip], -r3, lsr #20
     f24:	03000002 	movweq	r0, #2	; 0x2
     f28:	00690233 	rsbeq	r0, r9, r3, lsr r2
     f2c:	23020000 	movwcs	r0, #8192	; 0x2000
     f30:	013c0c4c 	teqeq	ip, ip, asr #24
     f34:	34030000 	strcc	r0, [r3]
     f38:	00004102 	andeq	r4, r0, r2, lsl #2
     f3c:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
     f40:	04010500 	streq	r0, [r1], #-1280
     f44:	0003b523 	andeq	fp, r3, r3, lsr #10
     f48:	08310600 	ldmdaeq	r1!, {r9, sl}
     f4c:	06010000 	streq	r0, [r1], -r0
     f50:	00000853 	andeq	r0, r0, r3, asr r8
     f54:	09890602 	stmibeq	r9, {r1, r9, sl}
     f58:	00030000 	andeq	r0, r3, r0
     f5c:	00093208 	andeq	r3, r9, r8, lsl #4
     f60:	9a270400 	bls	9c1f68 <__Stack_Size+0x9c1b68>
     f64:	05000003 	streq	r0, [r0, #-3]
     f68:	fa2e0401 	blx	b81f74 <__Stack_Size+0xb81b74>
     f6c:	06000003 	streq	r0, [r0], -r3
     f70:	0000090c 	andeq	r0, r0, ip, lsl #18
     f74:	09c10600 	stmibeq	r1, {r9, sl}^
     f78:	06040000 	streq	r0, [r4], -r0
     f7c:	0000091a 	andeq	r0, r0, sl, lsl r9
     f80:	08fe0628 	ldmeq	lr!, {r3, r5, r9, sl}^
     f84:	00c80000 	sbceq	r0, r8, r0
     f88:	00084206 	andeq	r4, r8, r6, lsl #4
     f8c:	65061400 	strvs	r1, [r6, #-1024]
     f90:	10000009 	andne	r0, r0, r9
     f94:	0009d706 	andeq	sp, r9, r6, lsl #14
     f98:	ca061c00 	bgt	187fa0 <__Stack_Size+0x187ba0>
     f9c:	18000007 	stmdane	r0, {r0, r1, r2}
     fa0:	09b00800 	ldmibeq	r0!, {fp}
     fa4:	36040000 	strcc	r0, [r4], -r0
     fa8:	000003c0 	andeq	r0, r0, r0, asr #7
     fac:	3f04040d 	svccc	0x0004040d
     fb0:	00000438 	andeq	r0, r0, r8, lsr r4
     fb4:	0007930e 	andeq	r9, r7, lr, lsl #6
     fb8:	41400400 	cmpmi	r0, r0, lsl #8
     fbc:	02000000 	andeq	r0, r0, #0	; 0x0
     fc0:	a90e0023 	stmdbge	lr, {r0, r1, r5}
     fc4:	04000008 	streq	r0, [r0], #-8
     fc8:	0003b541 	andeq	fp, r3, r1, asr #10
     fcc:	02230200 	eoreq	r0, r3, #0	; 0x0
     fd0:	0009280e 	andeq	r2, r9, lr, lsl #16
     fd4:	fa420400 	blx	1081fdc <__Stack_Size+0x1081bdc>
     fd8:	02000003 	andeq	r0, r0, #3	; 0x3
     fdc:	08000323 	stmdaeq	r0, {r0, r1, r5, r8, r9}
     fe0:	00000876 	andeq	r0, r0, r6, ror r8
     fe4:	04054304 	streq	r4, [r5], #-772
     fe8:	040d0000 	streq	r0, [sp]
     fec:	04841b05 	streq	r1, [r4], #2821
     ff0:	d30e0000 	movwle	r0, #57344	; 0xe000
     ff4:	05000008 	streq	r0, [r0, #-8]
     ff8:	0000531c 	andeq	r5, r0, ip, lsl r3
     ffc:	00230200 	eoreq	r0, r3, r0, lsl #4
    1000:	0008870e 	andeq	r8, r8, lr, lsl #14
    1004:	531d0500 	tstpl	sp, #0	; 0x0
    1008:	02000000 	andeq	r0, r0, #0	; 0x0
    100c:	e30e0123 	movw	r0, #57635	; 0xe123
    1010:	05000008 	streq	r0, [r0, #-8]
    1014:	0000531e 	andeq	r5, r0, lr, lsl r3
    1018:	02230200 	eoreq	r0, r3, #0	; 0x0
    101c:	00079c0e 	andeq	r9, r7, lr, lsl #24
    1020:	981f0500 	ldmdals	pc, {r8, sl}
    1024:	02000000 	andeq	r0, r0, #0	; 0x0
    1028:	08000323 	stmdaeq	r0, {r0, r1, r5, r8, r9}
    102c:	00000954 	andeq	r0, r0, r4, asr r9
    1030:	04432005 	strbeq	r2, [r3], #-5
    1034:	010f0000 	mrseq	r0, CPSR
    1038:	000008b4 	strheq	r0, [r0], -r4
    103c:	3414bd01 	ldrcc	fp, [r4], #-3329
    1040:	34440800 	strbcc	r0, [r4], #-2048
    1044:	5d010800 	stcpl	8, cr0, [r1]
    1048:	099a0110 	ldmibeq	sl, {r4, r8}
    104c:	b4010000 	strlt	r0, [r1]
    1050:	00344401 	eorseq	r4, r4, r1, lsl #8
    1054:	00345808 	eorseq	r5, r4, r8, lsl #16
    1058:	00014a08 	andeq	r4, r1, r8, lsl #20
    105c:	63011100 	movwvs	r1, #4352	; 0x1100
    1060:	01000008 	tsteq	r0, r8
    1064:	34580180 	ldrbcc	r0, [r8], #-384
    1068:	354c0800 	strbcc	r0, [ip, #-2048]
    106c:	01750800 	cmneq	r5, r0, lsl #16
    1070:	04de0000 	ldrbeq	r0, [lr]
    1074:	76120000 	ldrvc	r0, [r2], -r0
    1078:	01000009 	tsteq	r0, r9
    107c:	00043881 	andeq	r3, r4, r1, lsl #17
    1080:	64910200 	ldrvs	r0, [r1], #512
    1084:	06011100 	streq	r1, [r1], -r0, lsl #2
    1088:	01000008 	tsteq	r0, r8
    108c:	354c0154 	strbcc	r0, [ip, #-340]
    1090:	35b60800 	ldrcc	r0, [r6, #2048]!
    1094:	01a00800 	lsleq	r0, r0, #16
    1098:	05060000 	streq	r0, [r6]
    109c:	c0120000 	andsgt	r0, r2, r0
    10a0:	01000008 	tsteq	r0, r8
    10a4:	00048455 	andeq	r8, r4, r5, asr r4
    10a8:	6c910200 	lfmvs	f0, 4, [r1], {0}
    10ac:	19011300 	stmdbne	r1, {r8, r9, ip}
    10b0:	01000008 	tsteq	r0, r8
    10b4:	35b80110 	ldrcc	r0, [r8, #272]!
    10b8:	363c0800 	ldrtcc	r0, [ip], -r0, lsl #16
    10bc:	01cb0800 	biceq	r0, fp, r0, lsl #16
    10c0:	e9140000 	ldmdb	r4, {}
    10c4:	01000007 	tsteq	r0, r7
    10c8:	0000b811 	andeq	fp, r0, r1, lsl r8
    10cc:	19000000 	stmdbne	r0, {}
    10d0:	02000004 	andeq	r0, r0, #4	; 0x4
    10d4:	00032800 	andeq	r2, r3, r0, lsl #16
    10d8:	00010400 	andeq	r0, r1, r0, lsl #8
    10dc:	01000000 	tsteq	r0, r0
    10e0:	00000b02 	andeq	r0, r0, r2, lsl #22
    10e4:	000001ec 	andeq	r0, r0, ip, ror #3
    10e8:	0800363c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, sp}
    10ec:	080037f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp}
    10f0:	0000045f 	andeq	r0, r0, pc, asr r4
    10f4:	22050402 	andcs	r0, r5, #33554432	; 0x2000000
    10f8:	02000030 	andeq	r0, r0, #48	; 0x30
    10fc:	004b0502 	subeq	r0, fp, r2, lsl #10
    1100:	01020000 	tsteq	r2, r0
    1104:	0000d706 	andeq	sp, r0, r6, lsl #14
    1108:	33750300 	cmncc	r5, #0	; 0x0
    110c:	27020032 	smladxcs	r2, r2, r0, r0
    1110:	00000045 	andeq	r0, r0, r5, asr #32
    1114:	9c070402 	cfstrsls	mvf0, [r7], {2}
    1118:	03000030 	movweq	r0, #48	; 0x30
    111c:	00363175 	eorseq	r3, r6, r5, ror r1
    1120:	00572802 	subseq	r2, r7, r2, lsl #16
    1124:	02020000 	andeq	r0, r2, #0	; 0x0
    1128:	00015207 	andeq	r5, r1, r7, lsl #4
    112c:	38750300 	ldmdacc	r5!, {r8, r9}^
    1130:	68290200 	stmdavs	r9!, {r9}
    1134:	02000000 	andeq	r0, r0, #0	; 0x0
    1138:	00d50801 	sbcseq	r0, r5, r1, lsl #16
    113c:	45040000 	strmi	r0, [r4]
    1140:	04000000 	streq	r0, [r0]
    1144:	00000057 	andeq	r0, r0, r7, asr r0
    1148:	00006804 	andeq	r6, r0, r4, lsl #16
    114c:	02010500 	andeq	r0, r1, #0	; 0x0
    1150:	00009339 	andeq	r9, r0, r9, lsr r3
    1154:	15c20600 	strbne	r0, [r2, #1536]
    1158:	07000000 	streq	r0, [r0, -r0]
    115c:	00544553 	subseq	r4, r4, r3, asr r5
    1160:	01050001 	tsteq	r5, r1
    1164:	00a83b02 	adceq	r3, r8, r2, lsl #22
    1168:	c2060000 	andgt	r0, r6, #0	; 0x0
    116c:	00000007 	andeq	r0, r0, r7
    1170:	0007e206 	andeq	lr, r7, r6, lsl #4
    1174:	08000100 	stmdaeq	r0, {r8}
    1178:	1c090704 	stcne	7, cr0, [r9], {4}
    117c:	85023903 	strhi	r3, [r2, #-2307]
    1180:	0a000001 	beq	118c <__Stack_Size+0xd8c>
    1184:	03005253 	movweq	r5, #595	; 0x253
    1188:	0074023a 	rsbseq	r0, r4, sl, lsr r2
    118c:	23020000 	movwcs	r0, #8192	; 0x2000
    1190:	018f0b00 	orreq	r0, pc, r0, lsl #22
    1194:	3b030000 	blcc	c119c <__Stack_Size+0xc0d9c>
    1198:	00004c02 	andeq	r4, r0, r2, lsl #24
    119c:	02230200 	eoreq	r0, r3, #0	; 0x0
    11a0:	0052440a 	subseq	r4, r2, sl, lsl #8
    11a4:	74023c03 	strvc	r3, [r2], #-3075
    11a8:	02000000 	andeq	r0, r0, #0	; 0x0
    11ac:	990b0423 	stmdbls	fp, {r0, r1, r5, sl}
    11b0:	03000001 	movweq	r0, #1	; 0x1
    11b4:	004c023d 	subeq	r0, ip, sp, lsr r2
    11b8:	23020000 	movwcs	r0, #8192	; 0x2000
    11bc:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    11c0:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    11c4:	00007402 	andeq	r7, r0, r2, lsl #8
    11c8:	08230200 	stmdaeq	r3!, {r9}
    11cc:	00005a0b 	andeq	r5, r0, fp, lsl #20
    11d0:	023f0300 	eorseq	r0, pc, #0	; 0x0
    11d4:	0000004c 	andeq	r0, r0, ip, asr #32
    11d8:	0a0a2302 	beq	289de8 <__Stack_Size+0x2899e8>
    11dc:	00315243 	eorseq	r5, r1, r3, asr #4
    11e0:	74024003 	strvc	r4, [r2], #-3
    11e4:	02000000 	andeq	r0, r0, #0	; 0x0
    11e8:	a30b0c23 	movwge	r0, #48163	; 0xbc23
    11ec:	03000001 	movweq	r0, #1	; 0x1
    11f0:	004c0241 	subeq	r0, ip, r1, asr #4
    11f4:	23020000 	movwcs	r0, #8192	; 0x2000
    11f8:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    11fc:	42030032 	andmi	r0, r3, #50	; 0x32
    1200:	00007402 	andeq	r7, r0, r2, lsl #8
    1204:	10230200 	eorne	r0, r3, r0, lsl #4
    1208:	0000640b 	andeq	r6, r0, fp, lsl #8
    120c:	02430300 	subeq	r0, r3, #0	; 0x0
    1210:	0000004c 	andeq	r0, r0, ip, asr #32
    1214:	0a122302 	beq	489e24 <__Stack_Size+0x489a24>
    1218:	00335243 	eorseq	r5, r3, r3, asr #4
    121c:	74024403 	strvc	r4, [r2], #-1027
    1220:	02000000 	andeq	r0, r0, #0	; 0x0
    1224:	ba0b1423 	blt	2c62b8 <__Stack_Size+0x2c5eb8>
    1228:	03000001 	movweq	r0, #1	; 0x1
    122c:	004c0245 	subeq	r0, ip, r5, asr #4
    1230:	23020000 	movwcs	r0, #8192	; 0x2000
    1234:	0a620b16 	beq	1883e94 <__Stack_Size+0x1883a94>
    1238:	46030000 	strmi	r0, [r3], -r0
    123c:	00007402 	andeq	r7, r0, r2, lsl #8
    1240:	18230200 	stmdane	r3!, {r9}
    1244:	0001c40b 	andeq	ip, r1, fp, lsl #8
    1248:	02470300 	subeq	r0, r7, #0	; 0x0
    124c:	0000004c 	andeq	r0, r0, ip, asr #32
    1250:	001a2302 	andseq	r2, sl, r2, lsl #6
    1254:	1b04100c 	blne	10528c <__Stack_Size+0x104e8c>
    1258:	000001e2 	andeq	r0, r0, r2, ror #3
    125c:	000ae40d 	andeq	lr, sl, sp, lsl #8
    1260:	3a1c0400 	bcc	702268 <__Stack_Size+0x701e68>
    1264:	02000000 	andeq	r0, r0, #0	; 0x0
    1268:	8b0d0023 	blhi	3412fc <__Stack_Size+0x340efc>
    126c:	0400000a 	streq	r0, [r0], #-10
    1270:	00004c1d 	andeq	r4, r0, sp, lsl ip
    1274:	04230200 	strteq	r0, [r3], #-512
    1278:	000af30d 	andeq	pc, sl, sp, lsl #6
    127c:	4c1e0400 	cfldrsmi	mvf0, [lr], {0}
    1280:	02000000 	andeq	r0, r0, #0	; 0x0
    1284:	0d0d0623 	stceq	6, cr0, [sp, #-140]
    1288:	0400000a 	streq	r0, [r0], #-10
    128c:	00004c1f 	andeq	r4, r0, pc, lsl ip
    1290:	08230200 	stmdaeq	r3!, {r9}
    1294:	000b1e0d 	andeq	r1, fp, sp, lsl #28
    1298:	4c200400 	cfstrsmi	mvf0, [r0]
    129c:	02000000 	andeq	r0, r0, #0	; 0x0
    12a0:	710d0a23 	tstvc	sp, r3, lsr #20
    12a4:	0400000a 	streq	r0, [r0], #-10
    12a8:	00004c21 	andeq	r4, r0, r1, lsr #24
    12ac:	0c230200 	sfmeq	f0, 4, [r3]
    12b0:	0a1a0e00 	beq	684ab8 <__Stack_Size+0x6846b8>
    12b4:	22040000 	andcs	r0, r4, #0	; 0x0
    12b8:	00000185 	andeq	r0, r0, r5, lsl #3
    12bc:	0ac5010f 	beq	ff141700 <SCS_BASE+0x1f133700>
    12c0:	82010000 	andhi	r0, r1, #0	; 0x0
    12c4:	0800363c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, sp}
    12c8:	08003674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip, sp}
    12cc:	000001f6 	strdeq	r0, [r0], -r6
    12d0:	0a9c0110 	beq	fe701718 <SCS_BASE+0x1e6f3718>
    12d4:	73010000 	movwvc	r0, #4096	; 0x1000
    12d8:	00367401 	eorseq	r7, r6, r1, lsl #8
    12dc:	0036a008 	eorseq	sl, r6, r8
    12e0:	00021508 	andeq	r1, r2, r8, lsl #10
    12e4:	00022a00 	andeq	r2, r2, r0, lsl #20
    12e8:	0b481100 	bleq	12056f0 <__Stack_Size+0x12052f0>
    12ec:	72010000 	andvc	r0, r1, #0	; 0x0
    12f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    12f4:	00000234 	andeq	r0, r0, r4, lsr r2
    12f8:	06011000 	streq	r1, [r1], -r0
    12fc:	0100000a 	tsteq	r0, sl
    1300:	36a0016e 	strtcc	r0, [r0], lr, ror #2
    1304:	36b60800 	ldrtcc	r0, [r6], r0, lsl #16
    1308:	02520800 	subseq	r0, r2, #0	; 0x0
    130c:	02530000 	subseq	r0, r3, #0	; 0x0
    1310:	48110000 	ldmdami	r1, {}
    1314:	0100000b 	tsteq	r0, fp
    1318:	00003a6d 	andeq	r3, r0, sp, ror #20
    131c:	00027d00 	andeq	r7, r2, r0, lsl #26
    1320:	01100000 	tsteq	r0, r0
    1324:	00000b13 	andeq	r0, r0, r3, lsl fp
    1328:	b8016801 	stmdalt	r1, {r0, fp, sp, lr}
    132c:	d8080036 	stmdale	r8, {r1, r2, r4, r5}
    1330:	90080036 	andls	r0, r8, r6, lsr r0
    1334:	7c000002 	stcvc	0, cr0, [r0], {2}
    1338:	11000002 	tstne	r0, r2
    133c:	00000ad5 	ldrdeq	r0, [r0], -r5
    1340:	005e6701 	subseq	r6, lr, r1, lsl #14
    1344:	02bb0000 	adcseq	r0, fp, #0	; 0x0
    1348:	10000000 	andne	r0, r0, r0
    134c:	000a6701 	andeq	r6, sl, r1, lsl #14
    1350:	01570100 	cmpeq	r7, r0, lsl #2
    1354:	080036d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip, sp}
    1358:	080036ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, ip, sp}
    135c:	000002d9 	ldrdeq	r0, [r0], -r9
    1360:	000002a5 	andeq	r0, r0, r5, lsr #5
    1364:	0009fc11 	andeq	pc, r9, r1, lsl ip
    1368:	4c570100 	ldfmie	f0, [r7], {0}
    136c:	f8000000 	undefined instruction 0xf8000000
    1370:	00000002 	andeq	r0, r0, r2
    1374:	0a360110 	beq	d817bc <__Stack_Size+0xd813bc>
    1378:	5c010000 	stcpl	0, cr0, [r1], {0}
    137c:	0036ec01 	eorseq	lr, r6, r1, lsl #24
    1380:	00373008 	eorseq	r3, r7, r8
    1384:	00031608 	andeq	r1, r3, r8, lsl #12
    1388:	0002e800 	andeq	lr, r2, r0, lsl #16
    138c:	0ade1100 	beq	ff785794 <SCS_BASE+0x1f777794>
    1390:	5b010000 	blpl	41398 <__Stack_Size+0x40f98>
    1394:	000002e8 	andeq	r0, r0, r8, ror #5
    1398:	00000341 	andeq	r0, r0, r1, asr #6
    139c:	6e656c12 	mcrvs	12, 3, r6, cr5, cr2, {0}
    13a0:	5e5b0100 	rdfple	f0, f3, f0
    13a4:	75000000 	strvc	r0, [r0]
    13a8:	13000003 	movwne	r0, #3	; 0x3
    13ac:	5d010069 	stcpl	0, cr0, [r1, #-420]
    13b0:	000002ee 	andeq	r0, r0, lr, ror #5
    13b4:	14005401 	strne	r5, [r0], #-1025
    13b8:	00004c04 	andeq	r4, r0, r4, lsl #24
    13bc:	05041500 	streq	r1, [r4, #-1280]
    13c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    13c4:	09f40110 	ldmibeq	r4!, {r4, r8}^
    13c8:	4f010000 	svcmi	0x00010000
    13cc:	00373001 	eorseq	r3, r7, r1
    13d0:	00374808 	eorseq	r4, r7, r8, lsl #16
    13d4:	00039308 	andeq	r9, r3, r8, lsl #6
    13d8:	00033800 	andeq	r3, r3, r0, lsl #16
    13dc:	0ade1100 	beq	ff7857e4 <SCS_BASE+0x1f7777e4>
    13e0:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    13e4:	00000338 	andeq	r0, r0, r8, lsr r3
    13e8:	000003b2 	strheq	r0, [r0], -r2
    13ec:	6e656c12 	mcrvs	12, 3, r6, cr5, cr2, {0}
    13f0:	5e4e0100 	dvfple	f0, f6, f0
    13f4:	d0000000 	andle	r0, r0, r0
    13f8:	13000003 	movwne	r0, #3	; 0x3
    13fc:	50010069 	andpl	r0, r1, r9, rrx
    1400:	000002ee 	andeq	r0, r0, lr, ror #5
    1404:	14005401 	strne	r5, [r0], #-1025
    1408:	00005e04 	andeq	r5, r0, r4, lsl #28
    140c:	2c011000 	stccs	0, cr1, [r1], {0}
    1410:	0100000a 	tsteq	r0, sl
    1414:	3748014a 	strbcc	r0, [r8, -sl, asr #2]
    1418:	37620800 	strbcc	r0, [r2, -r0, lsl #16]!
    141c:	03ee0800 	mvneq	r0, #0	; 0x0
    1420:	03670000 	cmneq	r7, #0	; 0x0
    1424:	de110000 	wxorle	wr0, wr1, wr0
    1428:	0100000a 	tsteq	r0, sl
    142c:	00033849 	andeq	r3, r3, r9, asr #16
    1430:	00041900 	andeq	r1, r4, r0, lsl #18
    1434:	01100000 	tsteq	r0, r0
    1438:	00000aa3 	andeq	r0, r0, r3, lsr #21
    143c:	64011a01 	strvs	r1, [r1], #-2561
    1440:	f0080037 	undefined instruction 0xf0080037
    1444:	37080037 	smladxcc	r8, r7, r0, r0
    1448:	ad000004 	stcge	0, cr0, [r0, #-16]
    144c:	11000003 	tstne	r0, r3
    1450:	00000ac0 	andeq	r0, r0, r0, asr #21
    1454:	005e1901 	subseq	r1, lr, r1, lsl #18
    1458:	04620000 	strbteq	r0, [r2]
    145c:	b7110000 	ldrlt	r0, [r1, -r0]
    1460:	0100000a 	tsteq	r0, sl
    1464:	00003a19 	andeq	r3, r0, r9, lsl sl
    1468:	00048000 	andeq	r8, r4, r0
    146c:	0a4e1600 	beq	1386c74 <__Stack_Size+0x1386874>
    1470:	1c010000 	stcne	0, cr0, [r1], {0}
    1474:	000001e2 	andeq	r0, r0, r2, ror #3
    1478:	00609102 	rsbeq	r9, r0, r2, lsl #2
    147c:	00003817 	andeq	r3, r0, r7, lsl r8
    1480:	6f0c0100 	svcvs	0x000c0100
    1484:	01000000 	tsteq	r0, r0
    1488:	00840305 	addeq	r0, r4, r5, lsl #6
    148c:	e7172000 	ldr	r2, [r7, -r0]
    1490:	01000009 	tsteq	r0, r9
    1494:	00006f0c 	andeq	r6, r0, ip, lsl #30
    1498:	03050100 	movweq	r0, #20736	; 0x5100
    149c:	20000088 	andcs	r0, r0, r8, lsl #1
    14a0:	00006818 	andeq	r6, r0, r8, lsl r8
    14a4:	0003e100 	andeq	lr, r3, r0, lsl #2
    14a8:	00a81900 	adceq	r1, r8, r0, lsl #18
    14ac:	000e0000 	andeq	r0, lr, r0
    14b0:	000b3a17 	andeq	r3, fp, r7, lsl sl
    14b4:	f30f0100 	vrhadd.u8	d0, d15, d0
    14b8:	01000003 	tsteq	r0, r3
    14bc:	008c0305 	addeq	r0, ip, r5, lsl #6
    14c0:	d1042000 	tstle	r4, r0
    14c4:	17000003 	strne	r0, [r0, -r3]
    14c8:	00000a42 	andeq	r0, r0, r2, asr #20
    14cc:	00791301 	rsbseq	r1, r9, r1, lsl #6
    14d0:	05010000 	streq	r0, [r1]
    14d4:	00008003 	andeq	r8, r0, r3
    14d8:	0b291720 	bleq	a47160 <__Stack_Size+0xa46d60>
    14dc:	12010000 	andne	r0, r1, #0	; 0x0
    14e0:	0000006f 	andeq	r0, r0, pc, rrx
    14e4:	7c030501 	cfstr32vc	mvfx0, [r3], {1}
    14e8:	00200000 	eoreq	r0, r0, r0
    14ec:	0000041a 	andeq	r0, r0, sl, lsl r4
    14f0:	04740002 	ldrbteq	r0, [r4], #-2
    14f4:	01040000 	tsteq	r4, r0
    14f8:	00000000 	andeq	r0, r0, r0
    14fc:	000be501 	andeq	lr, fp, r1, lsl #10
    1500:	0001ec00 	andeq	lr, r1, r0, lsl #24
    1504:	0037f000 	eorseq	pc, r7, r0
    1508:	0039dc08 	eorseq	sp, r9, r8, lsl #24
    150c:	00055008 	andeq	r5, r5, r8
    1510:	05040200 	streq	r0, [r4, #-512]
    1514:	00003022 	andeq	r3, r0, r2, lsr #32
    1518:	4b050202 	blmi	141d28 <__Stack_Size+0x141928>
    151c:	02000000 	andeq	r0, r0, #0	; 0x0
    1520:	00d70601 	sbcseq	r0, r7, r1, lsl #12
    1524:	75030000 	strvc	r0, [r3]
    1528:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    152c:	00004527 	andeq	r4, r0, r7, lsr #10
    1530:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1534:	0000309c 	muleq	r0, ip, r0
    1538:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    153c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1540:	02000000 	andeq	r0, r0, #0	; 0x0
    1544:	01520702 	cmpeq	r2, r2, lsl #14
    1548:	75030000 	strvc	r0, [r3]
    154c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1550:	00000068 	andeq	r0, r0, r8, rrx
    1554:	d5080102 	strle	r0, [r8, #-258]
    1558:	04000000 	streq	r0, [r0]
    155c:	00000045 	andeq	r0, r0, r5, asr #32
    1560:	00005704 	andeq	r5, r0, r4, lsl #14
    1564:	02010500 	andeq	r0, r1, #0	; 0x0
    1568:	00008e39 	andeq	r8, r0, r9, lsr lr
    156c:	15c20600 	strbne	r0, [r2, #1536]
    1570:	07000000 	streq	r0, [r0, -r0]
    1574:	00544553 	subseq	r4, r4, r3, asr r5
    1578:	01050001 	tsteq	r5, r1
    157c:	00a33b02 	adceq	r3, r3, r2, lsl #22
    1580:	c2060000 	andgt	r0, r6, #0	; 0x0
    1584:	00000007 	andeq	r0, r0, r7
    1588:	0007e206 	andeq	lr, r7, r6, lsl #4
    158c:	08000100 	stmdaeq	r0, {r8}
    1590:	1c090704 	stcne	7, cr0, [r9], {4}
    1594:	19014f03 	stmdbne	r1, {r0, r1, r8, r9, sl, fp, lr}
    1598:	0a000001 	beq	15a4 <__Stack_Size+0x11a4>
    159c:	004c5243 	subeq	r5, ip, r3, asr #4
    15a0:	6f015003 	svcvs	0x00015003
    15a4:	02000000 	andeq	r0, r0, #0	; 0x0
    15a8:	430a0023 	movwmi	r0, #40995	; 0xa023
    15ac:	03004852 	movweq	r4, #2130	; 0x852
    15b0:	006f0151 	rsbeq	r0, pc, r1, asr r1
    15b4:	23020000 	movwcs	r0, #8192	; 0x2000
    15b8:	44490a04 	strbmi	r0, [r9], #-2564
    15bc:	52030052 	andpl	r0, r3, #82	; 0x52
    15c0:	00006f01 	andeq	r6, r0, r1, lsl #30
    15c4:	08230200 	stmdaeq	r3!, {r9}
    15c8:	52444f0a 	subpl	r4, r4, #40	; 0x28
    15cc:	01530300 	cmpeq	r3, r0, lsl #6
    15d0:	0000006f 	andeq	r0, r0, pc, rrx
    15d4:	0b0c2302 	bleq	30a1e4 <__Stack_Size+0x309de4>
    15d8:	000000ab 	andeq	r0, r0, fp, lsr #1
    15dc:	6f015403 	svcvs	0x00015403
    15e0:	02000000 	andeq	r0, r0, #0	; 0x0
    15e4:	420a1023 	andmi	r1, sl, #35	; 0x23
    15e8:	03005252 	movweq	r5, #594	; 0x252
    15ec:	006f0155 	rsbeq	r0, pc, r5, asr r1
    15f0:	23020000 	movwcs	r0, #8192	; 0x2000
    15f4:	02610b14 	rsbeq	r0, r1, #20480	; 0x5000
    15f8:	56030000 	strpl	r0, [r3], -r0
    15fc:	00006f01 	andeq	r6, r0, r1, lsl #30
    1600:	18230200 	stmdane	r3!, {r9}
    1604:	031c0900 	tsteq	ip, #0	; 0x0
    1608:	01f30239 	mvnseq	r0, r9, lsr r2
    160c:	530a0000 	movwpl	r0, #40960	; 0xa000
    1610:	3a030052 	bcc	c1760 <__Stack_Size+0xc1360>
    1614:	00007402 	andeq	r7, r0, r2, lsl #8
    1618:	00230200 	eoreq	r0, r3, r0, lsl #4
    161c:	00018f0b 	andeq	r8, r1, fp, lsl #30
    1620:	023b0300 	eorseq	r0, fp, #0	; 0x0
    1624:	0000004c 	andeq	r0, r0, ip, asr #32
    1628:	0a022302 	beq	8a238 <__Stack_Size+0x89e38>
    162c:	03005244 	movweq	r5, #580	; 0x244
    1630:	0074023c 	rsbseq	r0, r4, ip, lsr r2
    1634:	23020000 	movwcs	r0, #8192	; 0x2000
    1638:	01990b04 	orrseq	r0, r9, r4, lsl #22
    163c:	3d030000 	stccc	0, cr0, [r3]
    1640:	00004c02 	andeq	r4, r0, r2, lsl #24
    1644:	06230200 	strteq	r0, [r3], -r0, lsl #4
    1648:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    164c:	023e0300 	eorseq	r0, lr, #0	; 0x0
    1650:	00000074 	andeq	r0, r0, r4, ror r0
    1654:	0b082302 	bleq	20a264 <__Stack_Size+0x209e64>
    1658:	0000005a 	andeq	r0, r0, sl, asr r0
    165c:	4c023f03 	stcmi	15, cr3, [r2], {3}
    1660:	02000000 	andeq	r0, r0, #0	; 0x0
    1664:	430a0a23 	movwmi	r0, #43555	; 0xaa23
    1668:	03003152 	movweq	r3, #338	; 0x152
    166c:	00740240 	rsbseq	r0, r4, r0, asr #4
    1670:	23020000 	movwcs	r0, #8192	; 0x2000
    1674:	01a30b0c 	undefined instruction 0x01a30b0c
    1678:	41030000 	tstmi	r3, r0
    167c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1680:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    1684:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    1688:	02420300 	subeq	r0, r2, #0	; 0x0
    168c:	00000074 	andeq	r0, r0, r4, ror r0
    1690:	0b102302 	bleq	40a2a0 <__Stack_Size+0x409ea0>
    1694:	00000064 	andeq	r0, r0, r4, rrx
    1698:	4c024303 	stcmi	3, cr4, [r2], {3}
    169c:	02000000 	andeq	r0, r0, #0	; 0x0
    16a0:	430a1223 	movwmi	r1, #41507	; 0xa223
    16a4:	03003352 	movweq	r3, #850	; 0x352
    16a8:	00740244 	rsbseq	r0, r4, r4, asr #4
    16ac:	23020000 	movwcs	r0, #8192	; 0x2000
    16b0:	01ba0b14 	undefined instruction 0x01ba0b14
    16b4:	45030000 	strmi	r0, [r3]
    16b8:	00004c02 	andeq	r4, r0, r2, lsl #24
    16bc:	16230200 	strtne	r0, [r3], -r0, lsl #4
    16c0:	000a620b 	andeq	r6, sl, fp, lsl #4
    16c4:	02460300 	subeq	r0, r6, #0	; 0x0
    16c8:	00000074 	andeq	r0, r0, r4, ror r0
    16cc:	0b182302 	bleq	60a2dc <__Stack_Size+0x609edc>
    16d0:	000001c4 	andeq	r0, r0, r4, asr #3
    16d4:	4c024703 	stcmi	7, cr4, [r2], {3}
    16d8:	02000000 	andeq	r0, r0, #0	; 0x0
    16dc:	0c001a23 	stceq	10, cr1, [r0], {35}
    16e0:	501b0410 	andspl	r0, fp, r0, lsl r4
    16e4:	0d000002 	stceq	0, cr0, [r0, #-8]
    16e8:	00000ae4 	andeq	r0, r0, r4, ror #21
    16ec:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    16f0:	23020000 	movwcs	r0, #8192	; 0x2000
    16f4:	0a8b0d00 	beq	fe2c4afc <SCS_BASE+0x1e2b6afc>
    16f8:	1d040000 	stcne	0, cr0, [r4]
    16fc:	0000004c 	andeq	r0, r0, ip, asr #32
    1700:	0d042302 	stceq	3, cr2, [r4, #-8]
    1704:	00000af3 	strdeq	r0, [r0], -r3
    1708:	004c1e04 	subeq	r1, ip, r4, lsl #28
    170c:	23020000 	movwcs	r0, #8192	; 0x2000
    1710:	0a0d0d06 	beq	344b30 <__Stack_Size+0x344730>
    1714:	1f040000 	svcne	0x00040000
    1718:	0000004c 	andeq	r0, r0, ip, asr #32
    171c:	0d082302 	stceq	3, cr2, [r8, #-8]
    1720:	00000b1e 	andeq	r0, r0, lr, lsl fp
    1724:	004c2004 	subeq	r2, ip, r4
    1728:	23020000 	movwcs	r0, #8192	; 0x2000
    172c:	0a710d0a 	beq	1c44b5c <__Stack_Size+0x1c4475c>
    1730:	21040000 	tstcs	r4, r0
    1734:	0000004c 	andeq	r0, r0, ip, asr #32
    1738:	000c2302 	andeq	r2, ip, r2, lsl #6
    173c:	000a1a0e 	andeq	r1, sl, lr, lsl #20
    1740:	f3220400 	vshl.u32	d0, d0, d2
    1744:	0f000001 	svceq	0x00000001
    1748:	000bbd01 	andeq	fp, fp, r1, lsl #26
    174c:	01b90100 	undefined instruction 0x01b90100
    1750:	080037f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp}
    1754:	08003850 	stmdaeq	r0, {r4, r6, fp, ip, sp}
    1758:	0000049e 	muleq	r0, lr, r4
    175c:	00000292 	muleq	r0, r2, r2
    1760:	000ab710 	andeq	fp, sl, r0, lsl r7
    1764:	3ab80100 	bcc	fee01b6c <SCS_BASE+0x1edf3b6c>
    1768:	c9000000 	stmdbgt	r0, {}
    176c:	11000004 	tstne	r0, r4
    1770:	00000a4e 	andeq	r0, r0, lr, asr #20
    1774:	0250bb01 	subseq	fp, r0, #1024	; 0x400
    1778:	91020000 	tstls	r2, r0
    177c:	010f0060 	tsteq	pc, r0, rrx
    1780:	00000b8f 	andeq	r0, r0, pc, lsl #23
    1784:	50012801 	andpl	r2, r1, r1, lsl #16
    1788:	5c080038 	stcpl	0, cr0, [r8], {56}
    178c:	e7080038 	smladx	r8, r8, r0, r0
    1790:	bb000004 	bllt	17a8 <__Stack_Size+0x13a8>
    1794:	10000002 	andne	r0, r0, r2
    1798:	00000b98 	muleq	r0, r8, fp
    179c:	003a2701 	eorseq	r2, sl, r1, lsl #14
    17a0:	05120000 	ldreq	r0, [r2]
    17a4:	12000000 	andne	r0, r0, #0	; 0x0
    17a8:	000b4e01 	andeq	r4, fp, r1, lsl #28
    17ac:	01ad0100 	undefined instruction 0x01ad0100
    17b0:	0800385c 	stmdaeq	r0, {r2, r3, r4, r6, fp, ip, sp}
    17b4:	08003894 	stmdaeq	r0, {r2, r4, r7, fp, ip, sp}
    17b8:	00000525 	andeq	r0, r0, r5, lsr #10
    17bc:	0b7f010f 	bleq	1fc1c00 <__Stack_Size+0x1fc1800>
    17c0:	64010000 	strvs	r0, [r1]
    17c4:	00389401 	eorseq	r9, r8, r1, lsl #8
    17c8:	0038d808 	eorseq	sp, r8, r8, lsl #16
    17cc:	00055008 	andeq	r5, r5, r8
    17d0:	0002f900 	andeq	pc, r2, r0, lsl #18
    17d4:	34b11000 	ldrtcc	r1, [r1]
    17d8:	63010000 	movwvs	r0, #4096	; 0x1000
    17dc:	0000005e 	andeq	r0, r0, lr, asr r0
    17e0:	0000056f 	andeq	r0, r0, pc, ror #10
    17e4:	5f010f00 	svcpl	0x00010f00
    17e8:	0100000b 	tsteq	r0, fp
    17ec:	38d8017a 	ldmcc	r8, {r1, r3, r4, r5, r6, r8}^
    17f0:	39500800 	ldmdbcc	r0, {fp}^
    17f4:	058d0800 	streq	r0, [sp, #2048]
    17f8:	034d0000 	movteq	r0, #53248	; 0xd000
    17fc:	df100000 	svcle	0x00100000
    1800:	0100000b 	tsteq	r0, fp
    1804:	00005e79 	andeq	r5, r0, r9, ror lr
    1808:	0005b800 	andeq	fp, r5, r0, lsl #16
    180c:	64611300 	strbtvs	r1, [r1], #-768
    1810:	79010064 	stmdbvc	r1, {r2, r5, r6}
    1814:	0000005e 	andeq	r0, r0, lr, asr r0
    1818:	000005cb 	andeq	r0, r0, fp, asr #11
    181c:	01006914 	tsteq	r0, r4, lsl r9
    1820:	00005e7c 	andeq	r5, r0, ip, ror lr
    1824:	0005de00 	andeq	sp, r5, r0, lsl #28
    1828:	0b861500 	bleq	fe186c30 <SCS_BASE+0x1e178c30>
    182c:	7c010000 	stcvc	0, cr0, [r1], {0}
    1830:	0000005e 	andeq	r0, r0, lr, asr r0
    1834:	000005f1 	strdeq	r0, [r0], -r1
    1838:	af010f00 	svcge	0x00010f00
    183c:	0100000b 	tsteq	r0, fp
    1840:	39500130 	ldmdbcc	r0, {r4, r5, r8}^
    1844:	39dc0800 	ldmibcc	ip, {fp}^
    1848:	06040800 	streq	r0, [r4], -r0, lsl #16
    184c:	03b00000 	movseq	r0, #0	; 0x0
    1850:	df100000 	svcle	0x00100000
    1854:	0100000b 	tsteq	r0, fp
    1858:	00005e2f 	andeq	r5, r0, pc, lsr #28
    185c:	00062f00 	andeq	r2, r6, r0, lsl #30
    1860:	64611300 	strbtvs	r1, [r1], #-768
    1864:	2f010064 	svccs	0x00010064
    1868:	0000005e 	andeq	r0, r0, lr, asr r0
    186c:	0000064d 	andeq	r0, r0, sp, asr #12
    1870:	0034b110 	eorseq	fp, r4, r0, lsl r1
    1874:	4c2f0100 	stfmis	f0, [pc]
    1878:	60000000 	andvs	r0, r0, r0
    187c:	14000006 	strne	r0, [r0], #-6
    1880:	31010069 	tstcc	r1, r9, rrx
    1884:	0000004c 	andeq	r0, r0, ip, asr #32
    1888:	00000673 	andeq	r0, r0, r3, ror r6
    188c:	000b8615 	andeq	r8, fp, r5, lsl r6
    1890:	4c310100 	ldfmis	f0, [r1]
    1894:	9c000000 	stcls	0, cr0, [r0], {0}
    1898:	00000006 	andeq	r0, r0, r6
    189c:	00006816 	andeq	r6, r0, r6, lsl r8
    18a0:	0003c000 	andeq	ip, r3, r0
    18a4:	00a31700 	adceq	r1, r3, r0, lsl #14
    18a8:	000e0000 	andeq	r0, lr, r0
    18ac:	0000c618 	andeq	ip, r0, r8, lsl r6
    18b0:	d21b0100 	andsle	r0, fp, #0	; 0x0
    18b4:	01000003 	tsteq	r0, r3
    18b8:	00a40305 	adceq	r0, r4, r5, lsl #6
    18bc:	b0042000 	andlt	r2, r4, r0
    18c0:	16000003 	strne	r0, [r0], -r3
    18c4:	0000005e 	andeq	r0, r0, lr, asr r0
    18c8:	000003e7 	andeq	r0, r0, r7, ror #7
    18cc:	0000a317 	andeq	sl, r0, r7, lsl r3
    18d0:	18000e00 	stmdane	r0, {r9, sl, fp}
    18d4:	00000bd0 	ldrdeq	r0, [r0], -r0
    18d8:	03d71c01 	bicseq	r1, r7, #256	; 0x100
    18dc:	05010000 	streq	r0, [r1]
    18e0:	0000b303 	andeq	fp, r0, r3, lsl #6
    18e4:	0b9d1820 	bleq	fe74796c <SCS_BASE+0x1e73996c>
    18e8:	1f010000 	svcne	0x00010000
    18ec:	0000006f 	andeq	r0, r0, pc, rrx
    18f0:	9c030501 	cfstr32ls	mvfx0, [r3], {1}
    18f4:	18200000 	stmdane	r0!, {}
    18f8:	00000b6d 	andeq	r0, r0, sp, ror #22
    18fc:	003a2001 	eorseq	r2, sl, r1
    1900:	05010000 	streq	r0, [r1]
    1904:	0000a003 	andeq	sl, r0, r3
    1908:	01650020 	cmneq	r5, r0, lsr #32
    190c:	00020000 	andeq	r0, r2, r0
    1910:	000005bd 	strheq	r0, [r0], -sp
    1914:	00000104 	andeq	r0, r0, r4, lsl #2
    1918:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    191c:	ec00000c 	stc	0, cr0, [r0], {12}
    1920:	dc000001 	stcle	0, cr0, [r0], {1}
    1924:	c8080039 	stmdagt	r8, {r0, r3, r4, r5}
    1928:	5208003a 	andpl	r0, r8, #58	; 0x3a
    192c:	02000006 	andeq	r0, r0, #6	; 0x6
    1930:	30220504 	eorcc	r0, r2, r4, lsl #10
    1934:	02020000 	andeq	r0, r2, #0	; 0x0
    1938:	00004b05 	andeq	r4, r0, r5, lsl #22
    193c:	06010200 	streq	r0, [r1], -r0, lsl #4
    1940:	000000d7 	ldrdeq	r0, [r0], -r7
    1944:	9c070402 	cfstrsls	mvf0, [r7], {2}
    1948:	03000030 	movweq	r0, #48	; 0x30
    194c:	00363175 	eorseq	r3, r6, r5, ror r1
    1950:	004c2802 	subeq	r2, ip, r2, lsl #16
    1954:	02020000 	andeq	r0, r2, #0	; 0x0
    1958:	00015207 	andeq	r5, r1, r7, lsl #4
    195c:	08010200 	stmdaeq	r1, {r9}
    1960:	000000d5 	ldrdeq	r0, [r0], -r5
    1964:	05070404 	streq	r0, [r7, #-1028]
    1968:	000bf301 	andeq	pc, fp, r1, lsl #6
    196c:	dc5c0100 	ldflee	f0, [ip], {0}
    1970:	de080039 	mcrle	0, 0, r0, cr8, cr9, {1}
    1974:	01080039 	tsteq	r8, r9, lsr r0
    1978:	1c01065d 	stcne	6, cr0, [r1], {93}
    197c:	0100000c 	tsteq	r0, ip
    1980:	39e0014e 	stmibcc	r0!, {r1, r2, r3, r6, r8}^
    1984:	3a100800 	bcc	40398c <__Stack_Size+0x40358c>
    1988:	06af0800 	strteq	r0, [pc], r0, lsl #16
    198c:	00980000 	addseq	r0, r8, r0
    1990:	38070000 	stmdacc	r7, {}
    1994:	0100000c 	tsteq	r0, ip
    1998:	0000414d 	andeq	r4, r0, sp, asr #2
    199c:	0006ce00 	andeq	ip, r6, r0, lsl #28
    19a0:	01060000 	tsteq	r6, r0
    19a4:	00000c12 	andeq	r0, r0, r2, lsl ip
    19a8:	10014001 	andne	r4, r1, r1
    19ac:	4808003a 	stmdami	r8, {r1, r3, r4, r5}
    19b0:	e108003a 	tst	r8, sl, lsr r0
    19b4:	c1000006 	tstgt	r0, r6
    19b8:	07000000 	streq	r0, [r0, -r0]
    19bc:	00000c38 	andeq	r0, r0, r8, lsr ip
    19c0:	00413f01 	subeq	r3, r1, r1, lsl #30
    19c4:	070c0000 	streq	r0, [ip, -r0]
    19c8:	06000000 	streq	r0, [r0], -r0
    19cc:	000c0401 	andeq	r0, ip, r1, lsl #8
    19d0:	01310100 	teqeq	r1, r0, lsl #2
    19d4:	08003a48 	stmdaeq	r0, {r3, r6, r9, fp, ip, sp}
    19d8:	08003a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, ip, sp}
    19dc:	0000072a 	andeq	r0, r0, sl, lsr #14
    19e0:	000000f5 	strdeq	r0, [r0], -r5
    19e4:	000c3807 	andeq	r3, ip, r7, lsl #16
    19e8:	41300100 	teqmi	r0, r0, lsl #2
    19ec:	49000000 	stmdbmi	r0, {}
    19f0:	08000007 	stmdaeq	r0, {r0, r1, r2}
    19f4:	00000bff 	strdeq	r0, [r0], -pc
    19f8:	00413201 	subeq	r3, r1, r1, lsl #4
    19fc:	06000000 	streq	r0, [r0], -r0
    1a00:	000c2701 	andeq	r2, ip, r1, lsl #14
    1a04:	01220100 	teqeq	r2, r0, lsl #2
    1a08:	08003a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, ip, sp}
    1a0c:	08003aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, ip, sp}
    1a10:	00000772 	andeq	r0, r0, r2, ror r7
    1a14:	0000012d 	andeq	r0, r0, sp, lsr #2
    1a18:	000c3807 	andeq	r3, ip, r7, lsl #16
    1a1c:	41210100 	teqmi	r1, r0, lsl #2
    1a20:	91000000 	tstls	r0, r0
    1a24:	09000007 	stmdbeq	r0, {r0, r1, r2}
    1a28:	00000bff 	strdeq	r0, [r0], -pc
    1a2c:	00412301 	subeq	r2, r1, r1, lsl #6
    1a30:	07af0000 	streq	r0, [pc, r0]!
    1a34:	06000000 	streq	r0, [r0], -r0
    1a38:	000c3e01 	andeq	r3, ip, r1, lsl #28
    1a3c:	01170100 	tsteq	r7, r0, lsl #2
    1a40:	08003aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, ip, sp}
    1a44:	08003ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, ip, sp}
    1a48:	000007c2 	andeq	r0, r0, r2, asr #15
    1a4c:	00000156 	andeq	r0, r0, r6, asr r1
    1a50:	736f700a 	cmnvc	pc, #10	; 0xa
    1a54:	41160100 	tstmi	r6, r0, lsl #2
    1a58:	ed000000 	stc	0, cr0, [r0]
    1a5c:	00000007 	andeq	r0, r0, r7
    1a60:	000c340b 	andeq	r3, ip, fp, lsl #8
    1a64:	41130100 	tstmi	r3, r0, lsl #2
    1a68:	01000000 	tsteq	r0, r0
    1a6c:	00c40305 	sbceq	r0, r4, r5, lsl #6
    1a70:	b6002000 	strlt	r2, [r0], -r0
    1a74:	02000003 	andeq	r0, r0, #3	; 0x3
    1a78:	00066700 	andeq	r6, r6, r0, lsl #14
    1a7c:	00010400 	andeq	r0, r1, r0, lsl #8
    1a80:	01000000 	tsteq	r0, r0
    1a84:	00000c65 	andeq	r0, r0, r5, ror #24
    1a88:	000001ec 	andeq	r0, r0, ip, ror #3
    1a8c:	08003ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, ip, sp}
    1a90:	08003dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, ip, sp}
    1a94:	00000700 	andeq	r0, r0, r0, lsl #14
    1a98:	22050402 	andcs	r0, r5, #33554432	; 0x2000000
    1a9c:	02000030 	andeq	r0, r0, #48	; 0x30
    1aa0:	004b0502 	subeq	r0, fp, r2, lsl #10
    1aa4:	01020000 	tsteq	r2, r0
    1aa8:	0000d706 	andeq	sp, r0, r6, lsl #14
    1aac:	33750300 	cmncc	r5, #0	; 0x0
    1ab0:	27020032 	smladxcs	r2, r2, r0, r0
    1ab4:	00000045 	andeq	r0, r0, r5, asr #32
    1ab8:	9c070402 	cfstrsls	mvf0, [r7], {2}
    1abc:	03000030 	movweq	r0, #48	; 0x30
    1ac0:	00363175 	eorseq	r3, r6, r5, ror r1
    1ac4:	00572802 	subseq	r2, r7, r2, lsl #16
    1ac8:	02020000 	andeq	r0, r2, #0	; 0x0
    1acc:	00015207 	andeq	r5, r1, r7, lsl #4
    1ad0:	38750300 	ldmdacc	r5!, {r8, r9}^
    1ad4:	68290200 	stmdavs	r9!, {r9}
    1ad8:	02000000 	andeq	r0, r0, #0	; 0x0
    1adc:	00d50801 	sbcseq	r0, r5, r1, lsl #16
    1ae0:	45040000 	strmi	r0, [r4]
    1ae4:	05000000 	streq	r0, [r0]
    1ae8:	893b0201 	ldmdbhi	fp!, {r0, r9}
    1aec:	06000000 	streq	r0, [r0], -r0
    1af0:	000007c2 	andeq	r0, r0, r2, asr #15
    1af4:	07e20600 	strbeq	r0, [r2, r0, lsl #12]!
    1af8:	00010000 	andeq	r0, r1, r0
    1afc:	00094407 	andeq	r4, r9, r7, lsl #8
    1b00:	743b0200 	ldrtvc	r0, [fp], #-512
    1b04:	08000000 	stmdaeq	r0, {}
    1b08:	b3250350 	teqlt	r5, #1073741825	; 0x40000001
    1b0c:	09000001 	stmdbeq	r0, {r0}
    1b10:	03005253 	movweq	r5, #595	; 0x253
    1b14:	00006f26 	andeq	r6, r0, r6, lsr #30
    1b18:	00230200 	eoreq	r0, r3, r0, lsl #4
    1b1c:	31524309 	cmpcc	r2, r9, lsl #6
    1b20:	6f270300 	svcvs	0x00270300
    1b24:	02000000 	andeq	r0, r0, #0	; 0x0
    1b28:	43090423 	movwmi	r0, #37923	; 0x9423
    1b2c:	03003252 	movweq	r3, #594	; 0x252
    1b30:	00006f28 	andeq	r6, r0, r8, lsr #30
    1b34:	08230200 	stmdaeq	r3!, {r9}
    1b38:	000d330a 	andeq	r3, sp, sl, lsl #6
    1b3c:	6f290300 	svcvs	0x00290300
    1b40:	02000000 	andeq	r0, r0, #0	; 0x0
    1b44:	390a0c23 	stmdbcc	sl, {r0, r1, r5, sl, fp}
    1b48:	0300000d 	movweq	r0, #13	; 0xd
    1b4c:	00006f2a 	andeq	r6, r0, sl, lsr #30
    1b50:	10230200 	eorne	r0, r3, r0, lsl #4
    1b54:	000cdd0a 	andeq	sp, ip, sl, lsl #26
    1b58:	6f2b0300 	svcvs	0x002b0300
    1b5c:	02000000 	andeq	r0, r0, #0	; 0x0
    1b60:	e30a1423 	movw	r1, #42019	; 0xa423
    1b64:	0300000c 	movweq	r0, #12	; 0xc
    1b68:	00006f2c 	andeq	r6, r0, ip, lsr #30
    1b6c:	18230200 	stmdane	r3!, {r9}
    1b70:	000ce90a 	andeq	lr, ip, sl, lsl #18
    1b74:	6f2d0300 	svcvs	0x002d0300
    1b78:	02000000 	andeq	r0, r0, #0	; 0x0
    1b7c:	ef0a1c23 	svc	0x000a1c23
    1b80:	0300000c 	movweq	r0, #12	; 0xc
    1b84:	00006f2e 	andeq	r6, r0, lr, lsr #30
    1b88:	20230200 	eorcs	r0, r3, r0, lsl #4
    1b8c:	52544809 	subspl	r4, r4, #589824	; 0x90000
    1b90:	6f2f0300 	svcvs	0x002f0300
    1b94:	02000000 	andeq	r0, r0, #0	; 0x0
    1b98:	4c092423 	cfstrsmi	mvf2, [r9], {35}
    1b9c:	03005254 	movweq	r5, #596	; 0x254
    1ba0:	00006f30 	andeq	r6, r0, r0, lsr pc
    1ba4:	28230200 	stmdacs	r3!, {r9}
    1ba8:	000d0f0a 	andeq	r0, sp, sl, lsl #30
    1bac:	6f310300 	svcvs	0x00310300
    1bb0:	02000000 	andeq	r0, r0, #0	; 0x0
    1bb4:	140a2c23 	strne	r2, [sl], #-3107
    1bb8:	0300000d 	movweq	r0, #13	; 0xd
    1bbc:	00006f32 	andeq	r6, r0, r2, lsr pc
    1bc0:	30230200 	eorcc	r0, r3, r0, lsl #4
    1bc4:	000d190a 	andeq	r1, sp, sl, lsl #18
    1bc8:	6f330300 	svcvs	0x00330300
    1bcc:	02000000 	andeq	r0, r0, #0	; 0x0
    1bd0:	ab0a3423 	blge	28ec64 <__Stack_Size+0x28e864>
    1bd4:	0300000c 	movweq	r0, #12	; 0xc
    1bd8:	00006f34 	andeq	r6, r0, r4, lsr pc
    1bdc:	38230200 	stmdacc	r3!, {r9}
    1be0:	000cc20a 	andeq	ip, ip, sl, lsl #4
    1be4:	6f350300 	svcvs	0x00350300
    1be8:	02000000 	andeq	r0, r0, #0	; 0x0
    1bec:	c70a3c23 	strgt	r3, [sl, -r3, lsr #24]
    1bf0:	0300000c 	movweq	r0, #12	; 0xc
    1bf4:	00006f36 	andeq	r6, r0, r6, lsr pc
    1bf8:	40230200 	eormi	r0, r3, r0, lsl #4
    1bfc:	000ccc0a 	andeq	ip, ip, sl, lsl #24
    1c00:	6f370300 	svcvs	0x00370300
    1c04:	02000000 	andeq	r0, r0, #0	; 0x0
    1c08:	d10a4423 	tstle	sl, r3, lsr #8
    1c0c:	0300000c 	movweq	r0, #12	; 0xc
    1c10:	00006f38 	andeq	r6, r0, r8, lsr pc
    1c14:	48230200 	stmdami	r3!, {r9}
    1c18:	00524409 	subseq	r4, r2, r9, lsl #8
    1c1c:	006f3903 	rsbeq	r3, pc, r3, lsl #18
    1c20:	23020000 	movwcs	r0, #8192	; 0x2000
    1c24:	040b004c 	streq	r0, [fp], #-76
    1c28:	031c0c07 	tsteq	ip, #1792	; 0x700
    1c2c:	0229014f 	eoreq	r0, r9, #-1073741805	; 0xc0000013
    1c30:	430d0000 	movwmi	r0, #53248	; 0xd000
    1c34:	03004c52 	movweq	r4, #3154	; 0xc52
    1c38:	006f0150 	rsbeq	r0, pc, r0, asr r1
    1c3c:	23020000 	movwcs	r0, #8192	; 0x2000
    1c40:	52430d00 	subpl	r0, r3, #0	; 0x0
    1c44:	51030048 	tstpl	r3, r8, asr #32
    1c48:	00006f01 	andeq	r6, r0, r1, lsl #30
    1c4c:	04230200 	strteq	r0, [r3], #-512
    1c50:	5244490d 	subpl	r4, r4, #212992	; 0x34000
    1c54:	01520300 	cmpeq	r2, r0, lsl #6
    1c58:	0000006f 	andeq	r0, r0, pc, rrx
    1c5c:	0d082302 	stceq	3, cr2, [r8, #-8]
    1c60:	0052444f 	subseq	r4, r2, pc, asr #8
    1c64:	6f015303 	svcvs	0x00015303
    1c68:	02000000 	andeq	r0, r0, #0	; 0x0
    1c6c:	ab0e0c23 	blge	384d00 <__Stack_Size+0x384900>
    1c70:	03000000 	movweq	r0, #0	; 0x0
    1c74:	006f0154 	rsbeq	r0, pc, r4, asr r1
    1c78:	23020000 	movwcs	r0, #8192	; 0x2000
    1c7c:	52420d10 	subpl	r0, r2, #1024	; 0x400
    1c80:	55030052 	strpl	r0, [r3, #-82]
    1c84:	00006f01 	andeq	r6, r0, r1, lsl #30
    1c88:	14230200 	strtne	r0, [r3], #-512
    1c8c:	0002610e 	andeq	r6, r2, lr, lsl #2
    1c90:	01560300 	cmpeq	r6, r0, lsl #6
    1c94:	0000006f 	andeq	r0, r0, pc, rrx
    1c98:	00182302 	andseq	r2, r8, r2, lsl #6
    1c9c:	1b041408 	blne	106cc4 <__Stack_Size+0x1068c4>
    1ca0:	00000286 	andeq	r0, r0, r6, lsl #5
    1ca4:	000ca20a 	andeq	sl, ip, sl, lsl #4
    1ca8:	3a1c0400 	bcc	702cb0 <__Stack_Size+0x7028b0>
    1cac:	02000000 	andeq	r0, r0, #0	; 0x0
    1cb0:	910a0023 	tstls	sl, r3, lsr #32
    1cb4:	0400000c 	streq	r0, [r0], #-12
    1cb8:	0000891d 	andeq	r8, r0, sp, lsl r9
    1cbc:	04230200 	strteq	r0, [r3], #-512
    1cc0:	000c730a 	andeq	r7, ip, sl, lsl #6
    1cc4:	891e0400 	ldmdbhi	lr, {sl}
    1cc8:	02000000 	andeq	r0, r0, #0	; 0x0
    1ccc:	1e0a0523 	cfsh32ne	mvfx0, mvfx10, #19
    1cd0:	0400000d 	streq	r0, [r0], #-13
    1cd4:	00003a1f 	andeq	r3, r0, pc, lsl sl
    1cd8:	08230200 	stmdaeq	r3!, {r9}
    1cdc:	000d590a 	andeq	r5, sp, sl, lsl #18
    1ce0:	3a200400 	bcc	802ce8 <__Stack_Size+0x8028e8>
    1ce4:	02000000 	andeq	r0, r0, #0	; 0x0
    1ce8:	3f0a0c23 	svccc	0x000a0c23
    1cec:	0400000d 	streq	r0, [r0], #-13
    1cf0:	00005e21 	andeq	r5, r0, r1, lsr #28
    1cf4:	10230200 	eorne	r0, r3, r0, lsl #4
    1cf8:	0cff0700 	ldcleq	7, cr0, [pc]
    1cfc:	22040000 	andcs	r0, r4, #0	; 0x0
    1d00:	00000229 	andeq	r0, r0, r9, lsr #4
    1d04:	0cd6010f 	ldfeqe	f0, [r6], {15}
    1d08:	f3010000 	vhadd.u8	d0, d1, d0
    1d0c:	00004c01 	andeq	r4, r0, r1, lsl #24
    1d10:	02af0100 	adceq	r0, pc, #0	; 0x0
    1d14:	7d100000 	ldcvc	0, cr0, [r0]
    1d18:	01000001 	tsteq	r0, r1
    1d1c:	00004cf3 	strdeq	r4, [r0], -r3
    1d20:	91110000 	tstls	r1, r0
    1d24:	c8000002 	stmdagt	r0, {r1}
    1d28:	d008003a 	andle	r0, r8, sl, lsr r0
    1d2c:	0108003a 	tsteq	r8, sl, lsr r0
    1d30:	0002cc5d 	andeq	ip, r2, sp, asr ip
    1d34:	02a31200 	adceq	r1, r3, #0	; 0x0
    1d38:	08000000 	stmdaeq	r0, {}
    1d3c:	13000000 	movwne	r0, #0	; 0x0
    1d40:	000d5001 	andeq	r5, sp, r1
    1d44:	d0ca0100 	sbcle	r0, sl, r0, lsl #2
    1d48:	5c08003a 	stcpl	0, cr0, [r8], {58}
    1d4c:	1308003b 	movwne	r0, #32827	; 0x803b
    1d50:	f3000008 	vhadd.u8	d0, d0, d8
    1d54:	14000002 	strne	r0, [r0], #-2
    1d58:	00000cb0 	strheq	r0, [r0], -r0
    1d5c:	0286cb01 	addeq	ip, r6, #1024	; 0x400
    1d60:	91020000 	tstls	r2, r0
    1d64:	01150064 	tsteq	r5, r4, rrx
    1d68:	00000cf5 	strdeq	r0, [r0], -r5
    1d6c:	4c010e01 	stcmi	14, cr0, [r1], {1}
    1d70:	5c000000 	stcpl	0, cr0, [r0], {0}
    1d74:	bc08003b 	stclt	0, cr0, [r8], {59}
    1d78:	3e08003d 	mcrcc	0, 0, r0, cr8, cr13, {1}
    1d7c:	16000008 	strne	r0, [r0], -r8
    1d80:	00000c8a 	andeq	r0, r0, sl, lsl #25
    1d84:	005e0d01 	subseq	r0, lr, r1, lsl #26
    1d88:	085d0000 	ldmdaeq	sp, {}^
    1d8c:	7d170000 	ldcvc	0, cr0, [r7]
    1d90:	01000001 	tsteq	r0, r1
    1d94:	00004c0f 	andeq	r4, r0, pc, lsl #24
    1d98:	0008b200 	andeq	fp, r8, r0, lsl #4
    1d9c:	02911800 	addseq	r1, r1, #0	; 0x0
    1da0:	3bbe0000 	blcc	fef81da8 <SCS_BASE+0x1ef73da8>
    1da4:	3bc40800 	blcc	ff103dac <SCS_BASE+0x1f0f5dac>
    1da8:	29010800 	stmdbcs	r1, {fp}
    1dac:	00000343 	andeq	r0, r0, r3, asr #6
    1db0:	0002c219 	andeq	ip, r2, r9, lsl r2
    1db4:	91180000 	tstls	r8, r0
    1db8:	1a000002 	bne	1dc8 <__Stack_Size+0x19c8>
    1dbc:	2008003c 	andcs	r0, r8, ip, lsr r0
    1dc0:	0108003c 	tsteq	r8, ip, lsr r0
    1dc4:	00035c45 	andeq	r5, r3, r5, asr #24
    1dc8:	02c21900 	sbceq	r1, r2, #0	; 0x0
    1dcc:	18000000 	stmdane	r0, {}
    1dd0:	00000291 	muleq	r0, r1, r2
    1dd4:	08003c76 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, fp, ip, sp}
    1dd8:	08003c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, ip, sp}
    1ddc:	03756201 	cmneq	r5, #268435456	; 0x10000000
    1de0:	c2190000 	andsgt	r0, r9, #0	; 0x0
    1de4:	00000002 	andeq	r0, r0, r2
    1de8:	00029118 	andeq	r9, r2, r8, lsl r1
    1dec:	003cd800 	eorseq	sp, ip, r0, lsl #16
    1df0:	003cde08 	eorseq	sp, ip, r8, lsl #28
    1df4:	8e7e0108 	rpwhie	f0, f6, #0.0
    1df8:	19000003 	stmdbne	r0, {r0, r1}
    1dfc:	000002c2 	andeq	r0, r0, r2, asr #5
    1e00:	02911800 	addseq	r1, r1, #0	; 0x0
    1e04:	3d400000 	stclcc	0, cr0, [r0]
    1e08:	3d460800 	stclcc	8, cr0, [r6]
    1e0c:	9a010800 	bls	43e14 <__Stack_Size+0x43a14>
    1e10:	000003a7 	andeq	r0, r0, r7, lsr #7
    1e14:	0002c219 	andeq	ip, r2, r9, lsl r2
    1e18:	911a0000 	tstls	sl, r0
    1e1c:	38000002 	stmdacc	r0, {r1}
    1e20:	01000000 	tsteq	r0, r0
    1e24:	02c219b7 	sbceq	r1, r2, #2998272	; 0x2dc000
    1e28:	00000000 	andeq	r0, r0, r0
    1e2c:	000b1b00 	andeq	r1, fp, r0, lsl #22
    1e30:	d4000200 	strle	r0, [r0], #-512
    1e34:	04000007 	streq	r0, [r0], #-7
    1e38:	00000001 	andeq	r0, r0, r1
    1e3c:	0ddf0100 	ldfeqe	f0, [pc]
    1e40:	01ec0000 	mvneq	r0, r0
    1e44:	3dbc0000 	ldccc	0, cr0, [ip]
    1e48:	41500800 	cmpmi	r0, r0, lsl #16
    1e4c:	08280800 	stmdaeq	r8!, {fp}
    1e50:	04020000 	streq	r0, [r2]
    1e54:	00302205 	eorseq	r2, r0, r5, lsl #4
    1e58:	05020200 	streq	r0, [r2, #-512]
    1e5c:	0000004b 	andeq	r0, r0, fp, asr #32
    1e60:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    1e64:	03000000 	movweq	r0, #0	; 0x0
    1e68:	00323375 	eorseq	r3, r2, r5, ror r3
    1e6c:	00452702 	subeq	r2, r5, r2, lsl #14
    1e70:	04020000 	streq	r0, [r2]
    1e74:	00309c07 	eorseq	r9, r0, r7, lsl #24
    1e78:	31750300 	cmncc	r5, r0, lsl #6
    1e7c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    1e80:	00000057 	andeq	r0, r0, r7, asr r0
    1e84:	52070202 	andpl	r0, r7, #536870912	; 0x20000000
    1e88:	03000001 	movweq	r0, #1	; 0x1
    1e8c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    1e90:	00006829 	andeq	r6, r0, r9, lsr #16
    1e94:	08010200 	stmdaeq	r1, {r9}
    1e98:	000000d5 	ldrdeq	r0, [r0], -r5
    1e9c:	00004504 	andeq	r4, r0, r4, lsl #10
    1ea0:	02010500 	andeq	r0, r1, #0	; 0x0
    1ea4:	00008939 	andeq	r8, r0, r9, lsr r9
    1ea8:	15c20600 	strbne	r0, [r2, #1536]
    1eac:	07000000 	streq	r0, [r0, -r0]
    1eb0:	00544553 	subseq	r4, r4, r3, asr r5
    1eb4:	07080001 	streq	r0, [r8, -r1]
    1eb8:	0200001f 	andeq	r0, r0, #31	; 0x1f
    1ebc:	00007439 	andeq	r7, r0, r9, lsr r4
    1ec0:	1d010800 	stcne	8, cr0, [r1]
    1ec4:	39020000 	stmdbcc	r2, {}
    1ec8:	00000074 	andeq	r0, r0, r4, ror r0
    1ecc:	3b020105 	blcc	822e8 <__Stack_Size+0x81ee8>
    1ed0:	000000b4 	strheq	r0, [r0], -r4
    1ed4:	0007c206 	andeq	ip, r7, r6, lsl #4
    1ed8:	e2060000 	and	r0, r6, #0	; 0x0
    1edc:	01000007 	tsteq	r0, r7
    1ee0:	09440800 	stmdbeq	r4, {fp}^
    1ee4:	3b020000 	blcc	81eec <__Stack_Size+0x81aec>
    1ee8:	0000009f 	muleq	r0, pc, r0
    1eec:	25035009 	strcs	r5, [r3, #-9]
    1ef0:	000001de 	ldrdeq	r0, [r0], -lr
    1ef4:	0052530a 	subseq	r5, r2, sl, lsl #6
    1ef8:	006f2603 	rsbeq	r2, pc, r3, lsl #12
    1efc:	23020000 	movwcs	r0, #8192	; 0x2000
    1f00:	52430a00 	subpl	r0, r3, #0	; 0x0
    1f04:	27030031 	smladxcs	r3, r1, r0, r0
    1f08:	0000006f 	andeq	r0, r0, pc, rrx
    1f0c:	0a042302 	beq	10ab1c <__Stack_Size+0x10a71c>
    1f10:	00325243 	eorseq	r5, r2, r3, asr #4
    1f14:	006f2803 	rsbeq	r2, pc, r3, lsl #16
    1f18:	23020000 	movwcs	r0, #8192	; 0x2000
    1f1c:	0d330b08 	vldmdbeq	r3!, {d0-d3}
    1f20:	29030000 	stmdbcs	r3, {}
    1f24:	0000006f 	andeq	r0, r0, pc, rrx
    1f28:	0b0c2302 	bleq	30ab38 <__Stack_Size+0x30a738>
    1f2c:	00000d39 	andeq	r0, r0, r9, lsr sp
    1f30:	006f2a03 	rsbeq	r2, pc, r3, lsl #20
    1f34:	23020000 	movwcs	r0, #8192	; 0x2000
    1f38:	0cdd0b10 	vldmiaeq	sp, {d16-d23}
    1f3c:	2b030000 	blcs	c1f44 <__Stack_Size+0xc1b44>
    1f40:	0000006f 	andeq	r0, r0, pc, rrx
    1f44:	0b142302 	bleq	50ab54 <__Stack_Size+0x50a754>
    1f48:	00000ce3 	andeq	r0, r0, r3, ror #25
    1f4c:	006f2c03 	rsbeq	r2, pc, r3, lsl #24
    1f50:	23020000 	movwcs	r0, #8192	; 0x2000
    1f54:	0ce90b18 	vstmiaeq	r9!, {d16-d27}
    1f58:	2d030000 	stccs	0, cr0, [r3]
    1f5c:	0000006f 	andeq	r0, r0, pc, rrx
    1f60:	0b1c2302 	bleq	70ab70 <__Stack_Size+0x70a770>
    1f64:	00000cef 	andeq	r0, r0, pc, ror #25
    1f68:	006f2e03 	rsbeq	r2, pc, r3, lsl #28
    1f6c:	23020000 	movwcs	r0, #8192	; 0x2000
    1f70:	54480a20 	strbpl	r0, [r8], #-2592
    1f74:	2f030052 	svccs	0x00030052
    1f78:	0000006f 	andeq	r0, r0, pc, rrx
    1f7c:	0a242302 	beq	90ab8c <__Stack_Size+0x90a78c>
    1f80:	0052544c 	subseq	r5, r2, ip, asr #8
    1f84:	006f3003 	rsbeq	r3, pc, r3
    1f88:	23020000 	movwcs	r0, #8192	; 0x2000
    1f8c:	0d0f0b28 	vstreq	d0, [pc, #-160]	; 1ef4 <__Stack_Size+0x1af4>
    1f90:	31030000 	tstcc	r3, r0
    1f94:	0000006f 	andeq	r0, r0, pc, rrx
    1f98:	0b2c2302 	bleq	b0aba8 <__Stack_Size+0xb0a7a8>
    1f9c:	00000d14 	andeq	r0, r0, r4, lsl sp
    1fa0:	006f3203 	rsbeq	r3, pc, r3, lsl #4
    1fa4:	23020000 	movwcs	r0, #8192	; 0x2000
    1fa8:	0d190b30 	vldreq	d0, [r9, #-192]
    1fac:	33030000 	movwcc	r0, #12288	; 0x3000
    1fb0:	0000006f 	andeq	r0, r0, pc, rrx
    1fb4:	0b342302 	bleq	d0abc4 <__Stack_Size+0xd0a7c4>
    1fb8:	00000cab 	andeq	r0, r0, fp, lsr #25
    1fbc:	006f3403 	rsbeq	r3, pc, r3, lsl #8
    1fc0:	23020000 	movwcs	r0, #8192	; 0x2000
    1fc4:	0cc20b38 	vstmiaeq	r2, {d16-<overflow reg d43>}
    1fc8:	35030000 	strcc	r0, [r3]
    1fcc:	0000006f 	andeq	r0, r0, pc, rrx
    1fd0:	0b3c2302 	bleq	f0abe0 <__Stack_Size+0xf0a7e0>
    1fd4:	00000cc7 	andeq	r0, r0, r7, asr #25
    1fd8:	006f3603 	rsbeq	r3, pc, r3, lsl #12
    1fdc:	23020000 	movwcs	r0, #8192	; 0x2000
    1fe0:	0ccc0b40 	vstmiaeq	ip, {d16-<overflow reg d47>}
    1fe4:	37030000 	strcc	r0, [r3, -r0]
    1fe8:	0000006f 	andeq	r0, r0, pc, rrx
    1fec:	0b442302 	bleq	110abfc <__Stack_Size+0x110a7fc>
    1ff0:	00000cd1 	ldrdeq	r0, [r0], -r1
    1ff4:	006f3803 	rsbeq	r3, pc, r3, lsl #16
    1ff8:	23020000 	movwcs	r0, #8192	; 0x2000
    1ffc:	52440a48 	subpl	r0, r4, #294912	; 0x48000
    2000:	6f390300 	svcvs	0x00390300
    2004:	02000000 	andeq	r0, r0, #0	; 0x0
    2008:	08004c23 	stmdaeq	r0, {r0, r1, r5, sl, fp, lr}
    200c:	00001188 	andeq	r1, r0, r8, lsl #3
    2010:	00bf3a03 	adcseq	r3, pc, r3, lsl #20
    2014:	040c0000 	streq	r0, [ip]
    2018:	04140907 	ldreq	r0, [r4], #-2311
    201c:	0002491b 	andeq	r4, r2, fp, lsl r9
    2020:	0ca20b00 	vstmiaeq	r2!, {d0-d-1}
    2024:	1c040000 	stcne	0, cr0, [r4], {0}
    2028:	0000003a 	andeq	r0, r0, sl, lsr r0
    202c:	0b002302 	bleq	ac3c <__Stack_Size+0xa83c>
    2030:	00000c91 	muleq	r0, r1, ip
    2034:	00b41d04 	adcseq	r1, r4, r4, lsl #26
    2038:	23020000 	movwcs	r0, #8192	; 0x2000
    203c:	0c730b04 	ldcleq	11, cr0, [r3], #-16
    2040:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    2044:	000000b4 	strheq	r0, [r0], -r4
    2048:	0b052302 	bleq	14ac58 <__Stack_Size+0x14a858>
    204c:	00000d1e 	andeq	r0, r0, lr, lsl sp
    2050:	003a1f04 	eorseq	r1, sl, r4, lsl #30
    2054:	23020000 	movwcs	r0, #8192	; 0x2000
    2058:	0d590b08 	vldreq	d16, [r9, #-32]
    205c:	20040000 	andcs	r0, r4, r0
    2060:	0000003a 	andeq	r0, r0, sl, lsr r0
    2064:	0b0c2302 	bleq	30ac74 <__Stack_Size+0x30a874>
    2068:	00000d3f 	andeq	r0, r0, pc, lsr sp
    206c:	005e2104 	subseq	r2, lr, r4, lsl #2
    2070:	23020000 	movwcs	r0, #8192	; 0x2000
    2074:	ff080010 	undefined instruction 0xff080010
    2078:	0400000c 	streq	r0, [r0], #-12
    207c:	0001ec22 	andeq	lr, r1, r2, lsr #24
    2080:	94010d00 	strls	r0, [r1], #-3328
    2084:	01000011 	tsteq	r0, r1, lsl r0
    2088:	3dbc01af 	ldfccs	f0, [ip, #700]!
    208c:	3e040800 	cdpcc	8, 0, cr0, cr4, cr0, {0}
    2090:	5d010800 	stcpl	8, cr0, [r1]
    2094:	000002a0 	andeq	r0, r0, r0, lsr #5
    2098:	000d670e 	andeq	r6, sp, lr, lsl #14
    209c:	a0ae0100 	adcge	r0, lr, r0, lsl #2
    20a0:	01000002 	tsteq	r0, r2
    20a4:	0e100e50 	mrceq	14, 0, r0, cr0, cr0, {2}
    20a8:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    20ac:	000002a6 	andeq	r0, r0, r6, lsr #5
    20b0:	6c0f5101 	stfvss	f5, [pc], {1}
    20b4:	0100000d 	tsteq	r0, sp
    20b8:	00003ab0 	strheq	r3, [r0], -r0
    20bc:	00090700 	andeq	r0, r9, r0, lsl #14
    20c0:	103c1000 	eorsne	r1, ip, r0
    20c4:	b1010000 	tstlt	r1, r0
    20c8:	0000005e 	andeq	r0, r0, lr, asr r0
    20cc:	de041100 	adfles	f1, f4, f0
    20d0:	11000001 	tstne	r0, r1
    20d4:	00024904 	andeq	r4, r2, r4, lsl #18
    20d8:	e6010d00 	str	r0, [r1], -r0, lsl #26
    20dc:	01000010 	tsteq	r0, r0, lsl r0
    20e0:	3e0401ec 	adfccdz	f0, f4, #4.0
    20e4:	3e160800 	cdpcc	8, 1, cr0, cr6, cr0, {0}
    20e8:	5d010800 	stcpl	8, cr0, [r1]
    20ec:	000002d1 	ldrdeq	r0, [r0], -r1
    20f0:	000e100e 	andeq	r1, lr, lr
    20f4:	a6eb0100 	strbtge	r0, [fp], r0, lsl #2
    20f8:	01000002 	tsteq	r0, r2
    20fc:	01120050 	tsteq	r2, r0, asr r0
    2100:	00000e08 	andeq	r0, r0, r8, lsl #28
    2104:	01010b01 	tsteq	r1, r1, lsl #22
    2108:	08003e18 	stmdaeq	r0, {r3, r4, r9, sl, fp, ip, sp}
    210c:	08003e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, ip, sp}
    2110:	03065d01 	movweq	r5, #27905	; 0x6d01
    2114:	67130000 	ldrvs	r0, [r3, -r0]
    2118:	0100000d 	tsteq	r0, sp
    211c:	02a0010a 	adceq	r0, r0, #-2147483646	; 0x80000002
    2120:	50010000 	andpl	r0, r1, r0
    2124:	000e7f13 	andeq	r7, lr, r3, lsl pc
    2128:	010a0100 	tsteq	sl, r0, lsl #2
    212c:	000000b4 	strheq	r0, [r0], -r4
    2130:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    2134:	0011b701 	andseq	fp, r1, r1, lsl #14
    2138:	01270100 	teqeq	r7, r0, lsl #2
    213c:	003e2c01 	eorseq	r2, lr, r1, lsl #24
    2140:	003e4008 	eorseq	r4, lr, r8
    2144:	3b5d0108 	blcc	174256c <__Stack_Size+0x174216c>
    2148:	13000003 	movwne	r0, #3	; 0x3
    214c:	00000d67 	andeq	r0, r0, r7, ror #26
    2150:	a0012601 	andge	r2, r1, r1, lsl #12
    2154:	01000002 	tsteq	r0, r2
    2158:	0e7f1350 	mrceq	3, 3, r1, cr15, cr0, {2}
    215c:	26010000 	strcs	r0, [r1], -r0
    2160:	0000b401 	andeq	fp, r0, r1, lsl #8
    2164:	00510100 	subseq	r0, r1, r0, lsl #2
    2168:	0d8a0112 	stfeqs	f0, [sl, #72]
    216c:	48010000 	stmdami	r1, {}
    2170:	3e400101 	dvfccs	f0, f0, f1
    2174:	3e560800 	cdpcc	8, 5, cr0, cr6, cr0, {0}
    2178:	5d010800 	stcpl	8, cr0, [r1]
    217c:	0000038e 	andeq	r0, r0, lr, lsl #7
    2180:	000d6713 	andeq	r6, sp, r3, lsl r7
    2184:	01470100 	cmpeq	r7, r0, lsl #2
    2188:	000002a0 	andeq	r0, r0, r0, lsr #5
    218c:	7a145001 	bvc	516198 <__Stack_Size+0x515d98>
    2190:	01000011 	tsteq	r0, r1, lsl r0
    2194:	004c0147 	subeq	r0, ip, r7, asr #2
    2198:	093b0000 	ldmdbeq	fp!, {}
    219c:	7f130000 	svcvc	0x00130000
    21a0:	0100000e 	tsteq	r0, lr
    21a4:	00b40147 	adcseq	r0, r4, r7, asr #2
    21a8:	52010000 	andpl	r0, r1, #0	; 0x0
    21ac:	00118115 	andseq	r8, r1, r5, lsl r1
    21b0:	01490100 	cmpeq	r9, r0, lsl #2
    21b4:	0000005e 	andeq	r0, r0, lr, asr r0
    21b8:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    21bc:	00116501 	andseq	r6, r1, r1, lsl #10
    21c0:	01670100 	cmneq	r7, r0, lsl #2
    21c4:	003e5801 	eorseq	r5, lr, r1, lsl #16
    21c8:	003e6208 	eorseq	r6, lr, r8, lsl #4
    21cc:	b55d0108 	ldrblt	r0, [sp, #-264]
    21d0:	13000003 	movwne	r0, #3	; 0x3
    21d4:	00000d67 	andeq	r0, r0, r7, ror #26
    21d8:	a0016601 	andge	r6, r1, r1, lsl #12
    21dc:	01000002 	tsteq	r0, r2
    21e0:	01160050 	tsteq	r6, r0, asr r0
    21e4:	00000e58 	andeq	r0, r0, r8, asr lr
    21e8:	01017701 	tsteq	r1, r1, lsl #14
    21ec:	00000089 	andeq	r0, r0, r9, lsl #1
    21f0:	08003e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp, ip, sp}
    21f4:	08003e6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, sl, fp, ip, sp}
    21f8:	03ee5d01 	mvneq	r5, #64	; 0x40
    21fc:	67140000 	ldrvs	r0, [r4, -r0]
    2200:	0100000d 	tsteq	r0, sp
    2204:	02a00176 	adceq	r0, r0, #-2147483619	; 0x8000001d
    2208:	094e0000 	stmdbeq	lr, {}^
    220c:	65170000 	ldrvs	r0, [r7]
    2210:	01000010 	tsteq	r0, r0, lsl r0
    2214:	00890178 	addeq	r0, r9, r8, ror r1
    2218:	12000000 	andne	r0, r0, #0	; 0x0
    221c:	00102701 	andseq	r2, r0, r1, lsl #14
    2220:	01950100 	orrseq	r0, r5, r0, lsl #2
    2224:	003e7001 	eorseq	r7, lr, r1
    2228:	003e7a08 	eorseq	r7, lr, r8, lsl #20
    222c:	155d0108 	ldrbne	r0, [sp, #-264]
    2230:	13000004 	movwne	r0, #4	; 0x4
    2234:	00000d67 	andeq	r0, r0, r7, ror #26
    2238:	a0019401 	andge	r9, r1, r1, lsl #8
    223c:	01000002 	tsteq	r0, r2
    2240:	01160050 	tsteq	r6, r0, asr r0
    2244:	0000104c 	andeq	r1, r0, ip, asr #32
    2248:	0101a501 	tsteq	r1, r1, lsl #10
    224c:	00000089 	andeq	r0, r0, r9, lsl #1
    2250:	08003e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
    2254:	08003e86 	stmdaeq	r0, {r1, r2, r7, r9, sl, fp, ip, sp}
    2258:	044e5d01 	strbeq	r5, [lr], #-3329
    225c:	67140000 	ldrvs	r0, [r4, -r0]
    2260:	0100000d 	tsteq	r0, sp
    2264:	02a001a4 	adceq	r0, r0, #41	; 0x29
    2268:	09610000 	stmdbeq	r1!, {}^
    226c:	65170000 	ldrvs	r0, [r7]
    2270:	01000010 	tsteq	r0, r0, lsl r0
    2274:	008901a6 	addeq	r0, r9, r6, lsr #3
    2278:	12000000 	andne	r0, r0, #0	; 0x0
    227c:	00106f01 	andseq	r6, r0, r1, lsl #30
    2280:	01c50100 	biceq	r0, r5, r0, lsl #2
    2284:	003e8801 	eorseq	r8, lr, r1, lsl #16
    2288:	003e9c08 	eorseq	r9, lr, r8, lsl #24
    228c:	835d0108 	cmphi	sp, #2	; 0x2
    2290:	13000004 	movwne	r0, #4	; 0x4
    2294:	00000d67 	andeq	r0, r0, r7, ror #26
    2298:	a001c401 	andge	ip, r1, r1, lsl #8
    229c:	01000002 	tsteq	r0, r2
    22a0:	0e7f1350 	mrceq	3, 3, r1, cr15, cr0, {2}
    22a4:	c4010000 	strgt	r0, [r1]
    22a8:	0000b401 	andeq	fp, r0, r1, lsl #8
    22ac:	00510100 	subseq	r0, r1, r0, lsl #2
    22b0:	0f540116 	svceq	0x00540116
    22b4:	e0010000 	and	r0, r1, r0
    22b8:	00890101 	addeq	r0, r9, r1, lsl #2
    22bc:	3e9c0000 	cdpcc	0, 9, cr0, cr12, cr0, {0}
    22c0:	3ea60800 	cdpcc	8, 10, cr0, cr6, cr0, {0}
    22c4:	5d010800 	stcpl	8, cr0, [r1]
    22c8:	000004bc 	strheq	r0, [r0], -ip
    22cc:	000d6714 	andeq	r6, sp, r4, lsl r7
    22d0:	01df0100 	bicseq	r0, pc, r0, lsl #2
    22d4:	000002a0 	andeq	r0, r0, r0, lsr #5
    22d8:	00000974 	andeq	r0, r0, r4, ror r9
    22dc:	00106517 	andseq	r6, r0, r7, lsl r5
    22e0:	01e10100 	mvneq	r0, r0, lsl #2
    22e4:	00000089 	andeq	r0, r0, r9, lsl #1
    22e8:	e2011200 	and	r1, r1, #0	; 0x0
    22ec:	0100000e 	tsteq	r0, lr
    22f0:	a8010201 	stmdage	r1, {r0, r9}
    22f4:	b808003e 	stmdalt	r8, {r1, r2, r3, r4, r5}
    22f8:	0108003e 	tsteq	r8, lr, lsr r0
    22fc:	00050d5d 	andeq	r0, r5, sp, asr sp
    2300:	0d671300 	stcleq	3, cr1, [r7]
    2304:	00010000 	andeq	r0, r1, r0
    2308:	0002a002 	andeq	sl, r2, r2
    230c:	14500100 	ldrbne	r0, [r0], #-256
    2310:	00000e01 	andeq	r0, r0, r1, lsl #28
    2314:	5e020001 	cdppl	0, 0, cr0, cr2, cr1, {0}
    2318:	87000000 	strhi	r0, [r0, -r0]
    231c:	15000009 	strne	r0, [r0, #-9]
    2320:	00000d6c 	andeq	r0, r0, ip, ror #26
    2324:	3a020201 	bcc	82b30 <__Stack_Size+0x82730>
    2328:	01000000 	tsteq	r0, r0
    232c:	103c1753 	eorsne	r1, ip, r3, asr r7
    2330:	03010000 	movweq	r0, #4096	; 0x1000
    2334:	00003a02 	andeq	r3, r0, r2, lsl #20
    2338:	01120000 	tsteq	r2, r0
    233c:	00001155 	andeq	r1, r0, r5, asr r1
    2340:	01022001 	tsteq	r2, r1
    2344:	08003eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, ip, sp}
    2348:	08003ecc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, fp, ip, sp}
    234c:	05425d01 	strbeq	r5, [r2, #-3329]
    2350:	67130000 	ldrvs	r0, [r3, -r0]
    2354:	0100000d 	tsteq	r0, sp
    2358:	02a0021f 	adceq	r0, r0, #-268435455	; 0xf0000001
    235c:	50010000 	andpl	r0, r1, r0
    2360:	000e7f13 	andeq	r7, lr, r3, lsl pc
    2364:	021f0100 	andseq	r0, pc, #0	; 0x0
    2368:	000000b4 	strheq	r0, [r0], -r4
    236c:	18005101 	stmdane	r0, {r0, r8, ip, lr}
    2370:	000eae01 	andeq	sl, lr, r1, lsl #28
    2374:	025b0100 	subseq	r0, fp, #0	; 0x0
    2378:	003ecc01 	eorseq	ip, lr, r1, lsl #24
    237c:	003f6208 	eorseq	r6, pc, r8, lsl #4
    2380:	00099a08 	andeq	r9, r9, r8, lsl #20
    2384:	0005b700 	andeq	fp, r5, r0, lsl #14
    2388:	0d671300 	stcleq	3, cr1, [r7]
    238c:	5a010000 	bpl	42394 <__Stack_Size+0x41f94>
    2390:	0002a002 	andeq	sl, r2, r2
    2394:	14500100 	ldrbne	r0, [r0], #-256
    2398:	0000101b 	andeq	r1, r0, fp, lsl r0
    239c:	5e025a01 	fmacspl	s10, s4, s2
    23a0:	b9000000 	stmdblt	r0, {}
    23a4:	14000009 	strne	r0, [r0], #-9
    23a8:	00000f1f 	andeq	r0, r0, pc, lsl pc
    23ac:	5e025a01 	fmacspl	s10, s4, s2
    23b0:	ed000000 	stc	0, cr0, [r0]
    23b4:	14000009 	strne	r0, [r0], #-9
    23b8:	000010d7 	ldrdeq	r1, [r0], -r7
    23bc:	5e025a01 	fmacspl	s10, s4, s2
    23c0:	0b000000 	bleq	23c8 <__Stack_Size+0x1fc8>
    23c4:	1900000a 	stmdbne	r0, {r1, r3}
    23c8:	00000d6c 	andeq	r0, r0, ip, ror #26
    23cc:	3a025c01 	bcc	993d8 <__Stack_Size+0x98fd8>
    23d0:	29000000 	stmdbcs	r0, {}
    23d4:	1700000a 	strne	r0, [r0, -sl]
    23d8:	0000103c 	andeq	r1, r0, ip, lsr r0
    23dc:	3a025c01 	bcc	993e8 <__Stack_Size+0x98fe8>
    23e0:	00000000 	andeq	r0, r0, r0
    23e4:	0f3c0112 	svceq	0x003c0112
    23e8:	c0010000 	andgt	r0, r1, r0
    23ec:	3f640102 	svccc	0x00640102
    23f0:	3f780800 	svccc	0x00780800
    23f4:	5d010800 	stcpl	8, cr0, [r1]
    23f8:	000005ec 	andeq	r0, r0, ip, ror #11
    23fc:	000d6713 	andeq	r6, sp, r3, lsl r7
    2400:	02bf0100 	adcseq	r0, pc, #0	; 0x0
    2404:	000002a0 	andeq	r0, r0, r0, lsr #5
    2408:	7f135001 	svcvc	0x00135001
    240c:	0100000e 	tsteq	r0, lr
    2410:	00b402bf 	ldrhteq	r0, [r4], pc
    2414:	51010000 	tstpl	r1, r0
    2418:	01011600 	tsteq	r1, r0, lsl #12
    241c:	0100000f 	tsteq	r0, pc
    2420:	4c0102d9 	sfmmi	f0, 4, [r1], {217}
    2424:	78000000 	stmdavc	r0, {}
    2428:	7e08003f 	mcrvc	0, 0, r0, cr8, cr15, {1}
    242c:	0108003f 	tsteq	r8, pc, lsr r0
    2430:	0006195d 	andeq	r1, r6, sp, asr r9
    2434:	0d671400 	cfstrdeq	mvd1, [r7]
    2438:	d8010000 	stmdale	r1, {}
    243c:	0002a002 	andeq	sl, r2, r2
    2440:	000a4700 	andeq	r4, sl, r0, lsl #14
    2444:	011a0000 	tsteq	sl, r0
    2448:	000011c2 	andeq	r1, r0, r2, asr #3
    244c:	0102e801 	tsteq	r2, r1, lsl #16
    2450:	0000003a 	andeq	r0, r0, sl, lsr r0
    2454:	08003f80 	stmdaeq	r0, {r7, r8, r9, sl, fp, ip, sp}
    2458:	08003f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp, ip, sp}
    245c:	01125d01 	tsteq	r2, r1, lsl #26
    2460:	00000f24 	andeq	r0, r0, r4, lsr #30
    2464:	0102f901 	tstpeq	r2, r1, lsl #18
    2468:	08003f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp, ip, sp}
    246c:	08003fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip, sp}
    2470:	06665d01 	strbteq	r5, [r6], -r1, lsl #26
    2474:	67130000 	ldrvs	r0, [r3, -r0]
    2478:	0100000d 	tsteq	r0, sp
    247c:	02a002f8 	adceq	r0, r0, #-2147483633	; 0x8000000f
    2480:	50010000 	andpl	r0, r1, r0
    2484:	000e7f13 	andeq	r7, lr, r3, lsl pc
    2488:	02f80100 	rscseq	r0, r8, #0	; 0x0
    248c:	000000b4 	strheq	r0, [r0], -r4
    2490:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    2494:	000fb401 	andeq	fp, pc, r1, lsl #8
    2498:	03160100 	tsteq	r6, #0	; 0x0
    249c:	003fa001 	eorseq	sl, pc, r1
    24a0:	003fb408 	eorseq	fp, pc, r8, lsl #8
    24a4:	9b5d0108 	blls	17428cc <__Stack_Size+0x17424cc>
    24a8:	13000006 	movwne	r0, #6	; 0x6
    24ac:	00000d67 	andeq	r0, r0, r7, ror #26
    24b0:	a0031501 	andge	r1, r3, r1, lsl #10
    24b4:	01000002 	tsteq	r0, r2
    24b8:	0e7f1350 	mrceq	3, 3, r1, cr15, cr0, {2}
    24bc:	15010000 	strne	r0, [r1]
    24c0:	0000b403 	andeq	fp, r0, r3, lsl #8
    24c4:	00510100 	subseq	r0, r1, r0, lsl #2
    24c8:	0fcc0112 	svceq	0x00cc0112
    24cc:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    24d0:	3fb40103 	svccc	0x00b40103
    24d4:	3fc00800 	svccc	0x00c00800
    24d8:	5d010800 	stcpl	8, cr0, [r1]
    24dc:	000006e2 	andeq	r0, r0, r2, ror #13
    24e0:	000d6713 	andeq	r6, sp, r3, lsl r7
    24e4:	034d0100 	movteq	r0, #53504	; 0xd100
    24e8:	000002a0 	andeq	r0, r0, r0, lsr #5
    24ec:	9d145001 	ldcls	0, cr5, [r4, #-4]
    24f0:	01000011 	tsteq	r0, r1, lsl r0
    24f4:	003a034d 	eorseq	r0, sl, sp, asr #6
    24f8:	0a5a0000 	beq	1682500 <__Stack_Size+0x1682100>
    24fc:	18190000 	ldmdane	r9, {}
    2500:	0100000f 	tsteq	r0, pc
    2504:	003a034f 	eorseq	r0, sl, pc, asr #6
    2508:	0a6d0000 	beq	1b42510 <__Stack_Size+0x1b42110>
    250c:	12000000 	andne	r0, r0, #0	; 0x0
    2510:	000f9401 	andeq	r9, pc, r1, lsl #8
    2514:	036b0100 	cmneq	fp, #0	; 0x0
    2518:	003fc001 	eorseq	ip, pc, r1
    251c:	003fd408 	eorseq	sp, pc, r8, lsl #8
    2520:	175d0108 	ldrbne	r0, [sp, -r8, lsl #2]
    2524:	13000007 	movwne	r0, #7	; 0x7
    2528:	00000d67 	andeq	r0, r0, r7, ror #26
    252c:	a0036a01 	andge	r6, r3, r1, lsl #20
    2530:	01000002 	tsteq	r0, r2
    2534:	0e7f1350 	mrceq	3, 3, r1, cr15, cr0, {2}
    2538:	6a010000 	bvs	42540 <__Stack_Size+0x42140>
    253c:	0000b403 	andeq	fp, r0, r3, lsl #8
    2540:	00510100 	subseq	r0, r1, r0, lsl #2
    2544:	10f50112 	rscsne	r0, r5, r2, lsl r1
    2548:	88010000 	stmdahi	r1, {}
    254c:	3fd40103 	svccc	0x00d40103
    2550:	3fe80800 	svccc	0x00e80800
    2554:	5d010800 	stcpl	8, cr0, [r1]
    2558:	0000074c 	andeq	r0, r0, ip, asr #14
    255c:	000d6713 	andeq	r6, sp, r3, lsl r7
    2560:	03870100 	orreq	r0, r7, #0	; 0x0
    2564:	000002a0 	andeq	r0, r0, r0, lsr #5
    2568:	7f135001 	svcvc	0x00135001
    256c:	0100000e 	tsteq	r0, lr
    2570:	00b40387 	adcseq	r0, r4, r7, lsl #7
    2574:	51010000 	tstpl	r1, r0
    2578:	97011600 	strls	r1, [r1, -r0, lsl #12]
    257c:	0100000d 	tsteq	r0, sp
    2580:	890103a3 	stmdbhi	r1, {r0, r1, r5, r7, r8, r9}
    2584:	e8000000 	stmda	r0, {}
    2588:	f208003f 	vqadd.s8	d0, d8, d31
    258c:	0108003f 	tsteq	r8, pc, lsr r0
    2590:	0007855d 	andeq	r8, r7, sp, asr r5
    2594:	0d671400 	cfstrdeq	mvd1, [r7]
    2598:	a2010000 	andge	r0, r1, #0	; 0x0
    259c:	0002a003 	andeq	sl, r2, r3
    25a0:	000a8b00 	andeq	r8, sl, r0, lsl #22
    25a4:	10651700 	rsbne	r1, r5, r0, lsl #14
    25a8:	a4010000 	strge	r0, [r1]
    25ac:	00008903 	andeq	r8, r0, r3, lsl #18
    25b0:	01180000 	tsteq	r8, r0
    25b4:	000010bd 	strheq	r1, [r0], -sp
    25b8:	0103e301 	tsteq	r3, r1, lsl #6
    25bc:	08003ff4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    25c0:	08004056 	stmdaeq	r0, {r1, r2, r4, r6, lr}
    25c4:	00000a9e 	muleq	r0, lr, sl
    25c8:	00000806 	andeq	r0, r0, r6, lsl #16
    25cc:	000d6713 	andeq	r6, sp, r3, lsl r7
    25d0:	03e20100 	mvneq	r0, #0	; 0x0
    25d4:	000002a0 	andeq	r0, r0, r0, lsr #5
    25d8:	1b145001 	blne	5165e4 <__Stack_Size+0x5161e4>
    25dc:	01000010 	tsteq	r0, r0, lsl r0
    25e0:	005e03e2 	subseq	r0, lr, r2, ror #7
    25e4:	0abd0000 	beq	fef425ec <SCS_BASE+0x1ef345ec>
    25e8:	1f140000 	svcne	0x00140000
    25ec:	0100000f 	tsteq	r0, pc
    25f0:	005e03e2 	subseq	r0, lr, r2, ror #7
    25f4:	0af10000 	beq	ffc425fc <SCS_BASE+0x1fc345fc>
    25f8:	d7140000 	ldrle	r0, [r4, -r0]
    25fc:	01000010 	tsteq	r0, r0, lsl r0
    2600:	005e03e2 	subseq	r0, lr, r2, ror #7
    2604:	0b0f0000 	bleq	3c260c <__Stack_Size+0x3c220c>
    2608:	6c190000 	ldcvs	0, cr0, [r9], {0}
    260c:	0100000d 	tsteq	r0, sp
    2610:	003a03e4 	eorseq	r0, sl, r4, ror #7
    2614:	0b2d0000 	bleq	b4261c <__Stack_Size+0xb4221c>
    2618:	3c170000 	ldccc	0, cr0, [r7], {0}
    261c:	01000010 	tsteq	r0, r0, lsl r0
    2620:	003a03e4 	eorseq	r0, sl, r4, ror #7
    2624:	44170000 	ldrmi	r0, [r7]
    2628:	01000010 	tsteq	r0, r0, lsl r0
    262c:	003a03e4 	eorseq	r0, sl, r4, ror #7
    2630:	12000000 	andne	r0, r0, #0	; 0x0
    2634:	00108801 	andseq	r8, r0, r1, lsl #16
    2638:	04270100 	strteq	r0, [r7], #-256
    263c:	00405801 	subeq	r5, r0, r1, lsl #16
    2640:	00406808 	subeq	r6, r0, r8, lsl #16
    2644:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    2648:	13000008 	movwne	r0, #8	; 0x8
    264c:	00000d67 	andeq	r0, r0, r7, ror #26
    2650:	a0042601 	andge	r2, r4, r1, lsl #12
    2654:	01000002 	tsteq	r0, r2
    2658:	0a951450 	beq	fe5477a0 <SCS_BASE+0x1e5397a0>
    265c:	26010000 	strcs	r0, [r1], -r0
    2660:	00005e04 	andeq	r5, r0, r4, lsl #28
    2664:	000b5600 	andeq	r5, fp, r0, lsl #12
    2668:	0d6c1500 	cfstr64eq	mvdx1, [ip]
    266c:	28010000 	stmdacs	r1, {}
    2670:	00003a04 	andeq	r3, r0, r4, lsl #20
    2674:	17530100 	ldrbne	r0, [r3, -r0, lsl #2]
    2678:	0000103c 	andeq	r1, r0, ip, lsr r0
    267c:	3a042901 	bcc	10ca88 <__Stack_Size+0x10c688>
    2680:	00000000 	andeq	r0, r0, r0
    2684:	0f730118 	svceq	0x00730118
    2688:	4b010000 	blmi	42690 <__Stack_Size+0x42290>
    268c:	40680104 	rsbmi	r0, r8, r4, lsl #2
    2690:	40700800 	rsbsmi	r0, r0, r0, lsl #16
    2694:	0b690800 	bleq	1a4469c <__Stack_Size+0x1a4429c>
    2698:	089e0000 	ldmeq	lr, {}
    269c:	67140000 	ldrvs	r0, [r4, -r0]
    26a0:	0100000d 	tsteq	r0, sp
    26a4:	02a0044a 	adceq	r0, r0, #1241513984	; 0x4a000000
    26a8:	0b880000 	bleq	fe2026b0 <SCS_BASE+0x1e1f46b0>
    26ac:	16130000 	ldrne	r0, [r3], -r0
    26b0:	01000011 	tsteq	r0, r1, lsl r0
    26b4:	005e044a 	subseq	r0, lr, sl, asr #8
    26b8:	51010000 	tstpl	r1, r0
    26bc:	000f8213 	andeq	r8, pc, r3, lsl r2
    26c0:	044a0100 	strbeq	r0, [sl], #-256
    26c4:	0000004c 	andeq	r0, r0, ip, asr #32
    26c8:	1b005201 	blne	16ed4 <__Stack_Size+0x16ad4>
    26cc:	000ffc01 	andeq	pc, pc, r1, lsl #24
    26d0:	04630100 	strbteq	r0, [r3], #-256
    26d4:	00004c01 	andeq	r4, r0, r1, lsl #24
    26d8:	00407000 	subeq	r7, r0, r0
    26dc:	00407e08 	subeq	r7, r0, r8, lsl #28
    26e0:	000b9b08 	andeq	r9, fp, r8, lsl #22
    26e4:	0008db00 	andeq	sp, r8, r0, lsl #22
    26e8:	0d671400 	cfstrdeq	mvd1, [r7]
    26ec:	62010000 	andvs	r0, r1, #0	; 0x0
    26f0:	0002a004 	andeq	sl, r2, r4
    26f4:	000bba00 	andeq	fp, fp, r0, lsl #20
    26f8:	11161300 	tstne	r6, r0, lsl #6
    26fc:	62010000 	andvs	r0, r1, #0	; 0x0
    2700:	00005e04 	andeq	r5, r0, r4, lsl #28
    2704:	00510100 	subseq	r0, r1, r0, lsl #2
    2708:	0d740112 	ldfeqe	f0, [r4, #-72]!
    270c:	85010000 	strhi	r0, [r1]
    2710:	40800104 	addmi	r0, r0, r4, lsl #2
    2714:	40900800 	addsmi	r0, r0, r0, lsl #16
    2718:	5d010800 	stcpl	8, cr0, [r1]
    271c:	00000922 	andeq	r0, r0, r2, lsr #18
    2720:	000d6713 	andeq	r6, sp, r3, lsl r7
    2724:	04840100 	streq	r0, [r4], #256
    2728:	000002a0 	andeq	r0, r0, r0, lsr #5
    272c:	aa145001 	bge	516738 <__Stack_Size+0x516338>
    2730:	01000010 	tsteq	r0, r0, lsl r0
    2734:	003a0484 	eorseq	r0, sl, r4, lsl #9
    2738:	0bcd0000 	bleq	ff342740 <SCS_BASE+0x1f334740>
    273c:	18190000 	ldmdane	r9, {}
    2740:	0100000f 	tsteq	r0, pc
    2744:	003a0486 	eorseq	r0, sl, r6, lsl #9
    2748:	0be00000 	bleq	ff802750 <SCS_BASE+0x1f7f4750>
    274c:	12000000 	andne	r0, r0, #0	; 0x0
    2750:	000e1f01 	andeq	r1, lr, r1, lsl #30
    2754:	04a30100 	strteq	r0, [r3], #256
    2758:	00409001 	subeq	r9, r0, r1
    275c:	00409608 	subeq	r9, r0, r8, lsl #12
    2760:	655d0108 	ldrbvs	r0, [sp, #-264]
    2764:	13000009 	movwne	r0, #9	; 0x9
    2768:	00000d67 	andeq	r0, r0, r7, ror #26
    276c:	a004a101 	andge	sl, r4, r1, lsl #2
    2770:	01000002 	tsteq	r0, r2
    2774:	0ed41350 	mrceq	3, 6, r1, cr4, cr0, {2}
    2778:	a1010000 	tstge	r1, r0
    277c:	00004c04 	andeq	r4, r0, r4, lsl #24
    2780:	13510100 	cmpne	r1, #0	; 0x0
    2784:	00000fef 	andeq	r0, r0, pc, ror #31
    2788:	4c04a201 	sfmmi	f2, 1, [r4], {1}
    278c:	01000000 	tsteq	r0, r0
    2790:	01120052 	tsteq	r2, r2, asr r0
    2794:	00000e88 	andeq	r0, r0, r8, lsl #29
    2798:	0104cc01 	tsteq	r4, r1, lsl #24
    279c:	08004098 	stmdaeq	r0, {r3, r4, r7, lr}
    27a0:	080040a4 	stmdaeq	r0, {r2, r5, r7, lr}
    27a4:	09ac5d01 	stmibeq	ip!, {r0, r8, sl, fp, ip, lr}
    27a8:	67130000 	ldrvs	r0, [r3, -r0]
    27ac:	0100000d 	tsteq	r0, sp
    27b0:	02a004cb 	adceq	r0, r0, #-889192448	; 0xcb000000
    27b4:	50010000 	andpl	r0, r1, r0
    27b8:	00101b14 	andseq	r1, r0, r4, lsl fp
    27bc:	04cb0100 	strbeq	r0, [fp], #256
    27c0:	0000005e 	andeq	r0, r0, lr, asr r0
    27c4:	00000bfe 	strdeq	r0, [r0], -lr
    27c8:	000f1819 	andeq	r1, pc, r9, lsl r8
    27cc:	04cd0100 	strbeq	r0, [sp], #256
    27d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    27d4:	00000c11 	andeq	r0, r0, r1, lsl ip
    27d8:	3c011200 	sfmcc	f1, 4, [r1], {0}
    27dc:	01000011 	tsteq	r0, r1, lsl r0
    27e0:	a40104e6 	strge	r0, [r1], #-1254
    27e4:	c0080040 	andgt	r0, r8, r0, asr #32
    27e8:	01080040 	tsteq	r8, r0, asr #32
    27ec:	0009d35d 	andeq	sp, r9, sp, asr r3
    27f0:	0e7f1300 	cdpeq	3, 7, cr1, cr15, cr0, {0}
    27f4:	e5010000 	str	r0, [r1]
    27f8:	0000b404 	andeq	fp, r0, r4, lsl #8
    27fc:	00500100 	subseq	r0, r0, r0, lsl #2
    2800:	112a0116 	teqne	sl, r6, lsl r1
    2804:	05010000 	streq	r0, [r1]
    2808:	00890105 	addeq	r0, r9, r5, lsl #2
    280c:	40c00000 	sbcmi	r0, r0, r0
    2810:	40cc0800 	sbcmi	r0, ip, r0, lsl #16
    2814:	5d010800 	stcpl	8, cr0, [r1]
    2818:	00000a1a 	andeq	r0, r0, sl, lsl sl
    281c:	000d6714 	andeq	r6, sp, r4, lsl r7
    2820:	05040100 	streq	r0, [r4, #-256]
    2824:	000002a0 	andeq	r0, r0, r0, lsr #5
    2828:	00000c2f 	andeq	r0, r0, pc, lsr #24
    282c:	000e7613 	andeq	r7, lr, r3, lsl r6
    2830:	05040100 	streq	r0, [r4, #-256]
    2834:	0000005e 	andeq	r0, r0, lr, asr r0
    2838:	65175101 	ldrvs	r5, [r7, #-257]
    283c:	01000010 	tsteq	r0, r0, lsl r0
    2840:	00890506 	addeq	r0, r9, r6, lsl #10
    2844:	12000000 	andne	r0, r0, #0	; 0x0
    2848:	000dc101 	andeq	ip, sp, r1, lsl #2
    284c:	052b0100 	streq	r0, [fp, #-256]!
    2850:	0040cc01 	subeq	ip, r0, r1, lsl #24
    2854:	0040d408 	subeq	sp, r0, r8, lsl #8
    2858:	515d0108 	cmppl	sp, r8, lsl #2
    285c:	1300000a 	movwne	r0, #10	; 0xa
    2860:	00000d67 	andeq	r0, r0, r7, ror #26
    2864:	a0052a01 	andge	r2, r5, r1, lsl #20
    2868:	01000002 	tsteq	r0, r2
    286c:	0e761450 	mrceq	4, 3, r1, cr6, cr0, {2}
    2870:	2a010000 	bcs	42878 <__Stack_Size+0x42478>
    2874:	00005e05 	andeq	r5, r0, r5, lsl #28
    2878:	000c4200 	andeq	r4, ip, r0, lsl #4
    287c:	01160000 	tsteq	r6, r0
    2880:	00000dcf 	andeq	r0, r0, pc, asr #27
    2884:	01054101 	tsteq	r5, r1, lsl #2
    2888:	00000094 	muleq	r0, r4, r0
    288c:	080040d4 	stmdaeq	r0, {r2, r4, r6, r7, lr}
    2890:	080040ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, lr}
    2894:	0ab65d01 	beq	fed99ca0 <SCS_BASE+0x1ed8bca0>
    2898:	67140000 	ldrvs	r0, [r4, -r0]
    289c:	0100000d 	tsteq	r0, sp
    28a0:	02a00540 	adceq	r0, r0, #268435456	; 0x10000000
    28a4:	0c550000 	mraeq	r0, r5, acc0
    28a8:	7a140000 	bvc	5028b0 <__Stack_Size+0x5024b0>
    28ac:	01000011 	tsteq	r0, r1, lsl r0
    28b0:	004c0540 	subeq	r0, ip, r0, asr #10
    28b4:	0c730000 	ldcleq	0, cr0, [r3]
    28b8:	65190000 	ldrvs	r0, [r9]
    28bc:	01000010 	tsteq	r0, r0, lsl r0
    28c0:	00940542 	addseq	r0, r4, r2, asr #10
    28c4:	0c910000 	ldceq	0, cr0, [r1], {0}
    28c8:	81170000 	tsthi	r7, r0
    28cc:	01000011 	tsteq	r0, r1, lsl r0
    28d0:	003a0543 	eorseq	r0, sl, r3, asr #10
    28d4:	c7170000 	ldrgt	r0, [r7, -r0]
    28d8:	0100000e 	tsteq	r0, lr
    28dc:	003a0543 	eorseq	r0, sl, r3, asr #10
    28e0:	12000000 	andne	r0, r0, #0	; 0x0
    28e4:	000e4201 	andeq	r4, lr, r1, lsl #4
    28e8:	056c0100 	strbeq	r0, [ip, #-256]!
    28ec:	0040f001 	subeq	pc, r0, r1
    28f0:	0040f808 	subeq	pc, r0, r8, lsl #16
    28f4:	f95d0108 	undefined instruction 0xf95d0108
    28f8:	1300000a 	movwne	r0, #10	; 0xa
    28fc:	00000d67 	andeq	r0, r0, r7, ror #26
    2900:	a0056b01 	andge	r6, r5, r1, lsl #22
    2904:	01000002 	tsteq	r0, r2
    2908:	117a1450 	cmnne	sl, r0, asr r4
    290c:	6b010000 	blvs	42914 <__Stack_Size+0x42514>
    2910:	00004c05 	andeq	r4, r0, r5, lsl #24
    2914:	000caf00 	andeq	sl, ip, r0, lsl #30
    2918:	11811700 	orrne	r1, r1, r0, lsl #14
    291c:	6d010000 	stcvs	0, cr0, [r1]
    2920:	00005e05 	andeq	r5, r0, r5, lsl #28
    2924:	011c0000 	tsteq	ip, r0
    2928:	00000f89 	andeq	r0, r0, r9, lsl #31
    292c:	f8018301 	undefined instruction 0xf8018301
    2930:	50080040 	andpl	r0, r8, r0, asr #32
    2934:	c2080041 	andgt	r0, r8, #65	; 0x41
    2938:	1d00000c 	stcne	0, cr0, [r0, #-48]
    293c:	00000d67 	andeq	r0, r0, r7, ror #26
    2940:	02a08201 	adceq	r8, r0, #268435456	; 0x10000000
    2944:	0ced0000 	stcleq	0, cr0, [sp]
    2948:	00000000 	andeq	r0, r0, r0
    294c:	00000736 	andeq	r0, r0, r6, lsr r7
    2950:	09960002 	ldmibeq	r6, {r1}
    2954:	01040000 	tsteq	r4, r0
    2958:	00000000 	andeq	r0, r0, r0
    295c:	00136301 	andseq	r6, r3, r1, lsl #6
    2960:	0001ec00 	andeq	lr, r1, r0, lsl #24
    2964:	00415000 	subeq	r5, r1, r0
    2968:	00467808 	subeq	r7, r6, r8, lsl #16
    296c:	000a3908 	andeq	r3, sl, r8, lsl #18
    2970:	05040200 	streq	r0, [r4, #-512]
    2974:	00003022 	andeq	r3, r0, r2, lsr #32
    2978:	4b050202 	blmi	143188 <__Stack_Size+0x142d88>
    297c:	02000000 	andeq	r0, r0, #0	; 0x0
    2980:	00d70601 	sbcseq	r0, r7, r1, lsl #12
    2984:	75030000 	strvc	r0, [r3]
    2988:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    298c:	00004527 	andeq	r4, r0, r7, lsr #10
    2990:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2994:	0000309c 	muleq	r0, ip, r0
    2998:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    299c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    29a0:	02000000 	andeq	r0, r0, #0	; 0x0
    29a4:	01520702 	cmpeq	r2, r2, lsl #14
    29a8:	75030000 	strvc	r0, [r3]
    29ac:	29020038 	stmdbcs	r2, {r3, r4, r5}
    29b0:	00000068 	andeq	r0, r0, r8, rrx
    29b4:	d5080102 	strle	r0, [r8, #-258]
    29b8:	04000000 	streq	r0, [r0]
    29bc:	00000045 	andeq	r0, r0, r5, asr #32
    29c0:	00005704 	andeq	r5, r0, r4, lsl #14
    29c4:	02010500 	andeq	r0, r1, #0	; 0x0
    29c8:	00008e39 	andeq	r8, r0, r9, lsr lr
    29cc:	15c20600 	strbne	r0, [r2, #1536]
    29d0:	07000000 	streq	r0, [r0, -r0]
    29d4:	00544553 	subseq	r4, r4, r3, asr r5
    29d8:	07080001 	streq	r0, [r8, -r1]
    29dc:	0200001f 	andeq	r0, r0, #31	; 0x1f
    29e0:	00007939 	andeq	r7, r0, r9, lsr r9
    29e4:	02010500 	andeq	r0, r1, #0	; 0x0
    29e8:	0000ae3b 	andeq	sl, r0, fp, lsr lr
    29ec:	07c20600 	strbeq	r0, [r2, r0, lsl #12]
    29f0:	06000000 	streq	r0, [r0], -r0
    29f4:	000007e2 	andeq	r0, r0, r2, ror #15
    29f8:	44080001 	strmi	r0, [r8], #-1
    29fc:	02000009 	andeq	r0, r0, #9	; 0x9
    2a00:	0000993b 	andeq	r9, r0, fp, lsr r9
    2a04:	07040900 	streq	r0, [r4, -r0, lsl #18]
    2a08:	0d03240a 	cfstrseq	mvf2, [r3, #-40]
    2a0c:	00014a01 	andeq	r4, r1, r1, lsl #20
    2a10:	43410b00 	movtmi	r0, #6912	; 0x1b00
    2a14:	0e030052 	mcreq	0, 0, r0, cr3, cr2, {2}
    2a18:	00006f01 	andeq	r6, r0, r1, lsl #30
    2a1c:	00230200 	eoreq	r0, r3, r0, lsl #4
    2a20:	0012ee0c 	andseq	lr, r2, ip, lsl #28
    2a24:	010f0300 	tsteq	pc, r0, lsl #6
    2a28:	0000006f 	andeq	r0, r0, pc, rrx
    2a2c:	0c042302 	stceq	3, cr2, [r4], {2}
    2a30:	000012eb 	andeq	r1, r0, fp, ror #5
    2a34:	6f011003 	svcvs	0x00011003
    2a38:	02000000 	andeq	r0, r0, #0	; 0x0
    2a3c:	530b0823 	movwpl	r0, #47139	; 0xb823
    2a40:	11030052 	qaddne	r0, r2, r3
    2a44:	00006f01 	andeq	r6, r0, r1, lsl #30
    2a48:	0c230200 	sfmeq	f0, 4, [r3]
    2a4c:	0052430b 	subseq	r4, r2, fp, lsl #6
    2a50:	6f011203 	svcvs	0x00011203
    2a54:	02000000 	andeq	r0, r0, #0	; 0x0
    2a58:	410b1023 	tstmi	fp, r3, lsr #32
    2a5c:	13030052 	movwne	r0, #12370	; 0x3052
    2a60:	00006f01 	andeq	r6, r0, r1, lsl #30
    2a64:	14230200 	strtne	r0, [r3], #-512
    2a68:	00152a0c 	andseq	r2, r5, ip, lsl #20
    2a6c:	01140300 	tsteq	r4, r0, lsl #6
    2a70:	0000006f 	andeq	r0, r0, pc, rrx
    2a74:	0b182302 	bleq	60b684 <__Stack_Size+0x60b284>
    2a78:	0052424f 	subseq	r4, r2, pc, asr #4
    2a7c:	6f011503 	svcvs	0x00011503
    2a80:	02000000 	andeq	r0, r0, #0	; 0x0
    2a84:	810c1c23 	tsthi	ip, r3, lsr #24
    2a88:	03000012 	movweq	r0, #18	; 0x12
    2a8c:	006f0116 	rsbeq	r0, pc, r6, lsl r1
    2a90:	23020000 	movwcs	r0, #8192	; 0x2000
    2a94:	100a0020 	andne	r0, sl, r0, lsr #32
    2a98:	cc011a03 	stcgt	10, cr1, [r1], {3}
    2a9c:	0b000001 	bleq	2aa8 <__Stack_Size+0x26a8>
    2aa0:	00504452 	subseq	r4, r0, r2, asr r4
    2aa4:	74011b03 	strvc	r1, [r1], #-2819
    2aa8:	02000000 	andeq	r0, r0, #0	; 0x0
    2aac:	f20c0023 	vhadd.s8	d0, d12, d19
    2ab0:	03000014 	movweq	r0, #20	; 0x14
    2ab4:	0074011c 	rsbseq	r0, r4, ip, lsl r1
    2ab8:	23020000 	movwcs	r0, #8192	; 0x2000
    2abc:	14f70c02 	ldrbtne	r0, [r7], #3074
    2ac0:	1d030000 	stcne	0, cr0, [r3]
    2ac4:	00007401 	andeq	r7, r0, r1, lsl #8
    2ac8:	04230200 	strteq	r0, [r3], #-512
    2acc:	0014fd0c 	andseq	pc, r4, ip, lsl #26
    2ad0:	011e0300 	tsteq	lr, r0, lsl #6
    2ad4:	00000074 	andeq	r0, r0, r4, ror r0
    2ad8:	0c062302 	stceq	3, cr2, [r6], {2}
    2adc:	000012a7 	andeq	r1, r0, r7, lsr #5
    2ae0:	74011f03 	strvc	r1, [r1], #-3843
    2ae4:	02000000 	andeq	r0, r0, #0	; 0x0
    2ae8:	ac0c0823 	stcge	8, cr0, [ip], {35}
    2aec:	03000012 	movweq	r0, #18	; 0x12
    2af0:	00740120 	rsbseq	r0, r4, r0, lsr #2
    2af4:	23020000 	movwcs	r0, #8192	; 0x2000
    2af8:	12b10c0a 	adcsne	r0, r1, #2560	; 0xa00
    2afc:	21030000 	tstcs	r3, r0
    2b00:	00007401 	andeq	r7, r0, r1, lsl #8
    2b04:	0c230200 	sfmeq	f0, 4, [r3]
    2b08:	0012b60c 	andseq	fp, r2, ip, lsl #12
    2b0c:	01220300 	teqeq	r2, r0, lsl #6
    2b10:	00000074 	andeq	r0, r0, r4, ror r0
    2b14:	000e2302 	andeq	r2, lr, r2, lsl #6
    2b18:	1d040105 	stfnes	f0, [r4, #-20]
    2b1c:	000001f3 	strdeq	r0, [r0], -r3
    2b20:	0013d206 	andseq	sp, r3, r6, lsl #4
    2b24:	3f060100 	svccc	0x00060100
    2b28:	02000013 	andeq	r0, r0, #19	; 0x13
    2b2c:	00122f06 	andseq	r2, r2, r6, lsl #30
    2b30:	c3060300 	movwgt	r0, #25344	; 0x6300
    2b34:	04000013 	streq	r0, [r0], #-19
    2b38:	0013e706 	andseq	lr, r3, r6, lsl #14
    2b3c:	08000500 	stmdaeq	r0, {r8, sl}
    2b40:	000012bb 	strheq	r1, [r0], -fp
    2b44:	01cc2304 	biceq	r2, ip, r4, lsl #6
    2b48:	010d0000 	tsteq	sp, r0
    2b4c:	00001447 	andeq	r1, r0, r7, asr #8
    2b50:	01034001 	tsteq	r3, r1
    2b54:	000001f3 	strdeq	r0, [r0], -r3
    2b58:	00021e01 	andeq	r1, r2, r1, lsl #28
    2b5c:	13260e00 	teqne	r6, #0	; 0x0
    2b60:	41010000 	tstmi	r1, r0
    2b64:	0001f303 	andeq	pc, r1, r3, lsl #6
    2b68:	7b0f0000 	blvc	3c2b70 <__Stack_Size+0x3c2770>
    2b6c:	01000012 	tsteq	r0, r2, lsl r0
    2b70:	01010386 	smlabbeq	r1, r6, r3, r0
    2b74:	00000237 	andeq	r0, r0, r7, lsr r2
    2b78:	01006910 	tsteq	r0, r0, lsl r9
    2b7c:	006f0387 	rsbeq	r0, pc, r7, lsl #7
    2b80:	11000000 	tstne	r0, r0
    2b84:	00147301 	andseq	r7, r4, r1, lsl #6
    2b88:	01570100 	cmpeq	r7, r0, lsl #2
    2b8c:	08004150 	stmdaeq	r0, {r4, r6, r8, lr}
    2b90:	08004168 	stmdaeq	r0, {r3, r5, r6, r8, lr}
    2b94:	025e5d01 	subseq	r5, lr, #64	; 0x40
    2b98:	4f120000 	svcmi	0x00120000
    2b9c:	01000012 	tsteq	r0, r2, lsl r0
    2ba0:	00003a56 	andeq	r3, r0, r6, asr sl
    2ba4:	000d0c00 	andeq	r0, sp, r0, lsl #24
    2ba8:	01110000 	tsteq	r1, r0
    2bac:	00001484 	andeq	r1, r0, r4, lsl #9
    2bb0:	68016b01 	stmdavs	r1, {r0, r8, r9, fp, sp, lr}
    2bb4:	80080041 	andhi	r0, r8, r1, asr #32
    2bb8:	01080041 	tsteq	r8, r1, asr #32
    2bbc:	0002855d 	andeq	r8, r2, sp, asr r5
    2bc0:	14311200 	ldrtne	r1, [r1], #-512
    2bc4:	6a010000 	bvs	42bcc <__Stack_Size+0x427cc>
    2bc8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2bcc:	00000d1f 	andeq	r0, r0, pc, lsl sp
    2bd0:	87011100 	strhi	r1, [r1, -r0, lsl #2]
    2bd4:	01000013 	tsteq	r0, r3, lsl r0
    2bd8:	4180017f 	orrmi	r0, r0, pc, ror r1
    2bdc:	41980800 	orrsmi	r0, r8, r0, lsl #16
    2be0:	5d010800 	stcpl	8, cr0, [r1]
    2be4:	000002ac 	andeq	r0, r0, ip, lsr #5
    2be8:	00154e12 	andseq	r4, r5, r2, lsl lr
    2bec:	3a7e0100 	bcc	1f82ff4 <__Stack_Size+0x1f82bf4>
    2bf0:	32000000 	andcc	r0, r0, #0	; 0x0
    2bf4:	0000000d 	andeq	r0, r0, sp
    2bf8:	12860113 	addne	r0, r6, #-1073741820	; 0xc0000004
    2bfc:	91010000 	tstls	r1, r0
    2c00:	00419801 	subeq	r9, r1, r1, lsl #16
    2c04:	0041b008 	subeq	fp, r1, r8
    2c08:	135d0108 	cmpne	sp, #2	; 0x2
    2c0c:	00134e01 	andseq	r4, r3, r1, lsl #28
    2c10:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2c14:	080041b0 	stmdaeq	r0, {r4, r5, r7, r8, lr}
    2c18:	080041c0 	stmdaeq	r0, {r6, r7, r8, lr}
    2c1c:	01145d01 	tsteq	r4, r1, lsl #26
    2c20:	000014b9 	strheq	r1, [r0], -r9
    2c24:	01029701 	tsteq	r2, r1, lsl #14
    2c28:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c2c:	080041c0 	stmdaeq	r0, {r6, r7, r8, lr}
    2c30:	080041cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, lr}
    2c34:	01145d01 	tsteq	r4, r1, lsl #26
    2c38:	000012c8 	andeq	r1, r0, r8, asr #5
    2c3c:	0102a401 	tsteq	r2, r1, lsl #8
    2c40:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c44:	080041cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, lr}
    2c48:	080041d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, lr}
    2c4c:	01155d01 	tsteq	r5, r1, lsl #26
    2c50:	000013fd 	strdeq	r1, [r0], -sp
    2c54:	0102b201 	tsteq	r2, r1, lsl #4
    2c58:	0000008e 	andeq	r0, r0, lr, lsl #1
    2c5c:	080041d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, lr}
    2c60:	080041e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, lr}
    2c64:	032b5d01 	teqeq	fp, #64	; 0x40
    2c68:	210e0000 	tstcs	lr, r0
    2c6c:	01000012 	tsteq	r0, r2, lsl r0
    2c70:	008e02b3 	strheq	r0, [lr], r3
    2c74:	15000000 	strne	r0, [r0]
    2c78:	00125d01 	andseq	r5, r2, r1, lsl #26
    2c7c:	02c80100 	sbceq	r0, r8, #0	; 0x0
    2c80:	00008e01 	andeq	r8, r0, r1, lsl #28
    2c84:	0041e800 	subeq	lr, r1, r0, lsl #16
    2c88:	0041f808 	subeq	pc, r1, r8, lsl #16
    2c8c:	545d0108 	ldrbpl	r0, [sp], #-264
    2c90:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    2c94:	00001065 	andeq	r1, r0, r5, rrx
    2c98:	8e02c901 	cdphi	9, 0, cr12, cr2, cr1, {0}
    2c9c:	00000000 	andeq	r0, r0, r0
    2ca0:	11e10116 	mvnne	r0, r6, lsl r1
    2ca4:	e3010000 	movw	r0, #4096	; 0x1000
    2ca8:	41f80102 	mvnsmi	r0, r2, lsl #2
    2cac:	42140800 	andsmi	r0, r4, #0	; 0x0
    2cb0:	5d010800 	stcpl	8, cr0, [r1]
    2cb4:	00000389 	andeq	r0, r0, r9, lsl #7
    2cb8:	00150f17 	andseq	r0, r5, r7, lsl pc
    2cbc:	02e20100 	rsceq	r0, r2, #0	; 0x0
    2cc0:	0000004c 	andeq	r0, r0, ip, asr #32
    2cc4:	7f175001 	svcvc	0x00175001
    2cc8:	0100000e 	tsteq	r0, lr
    2ccc:	00ae02e2 	adceq	r0, lr, r2, ror #5
    2cd0:	51010000 	tstpl	r1, r0
    2cd4:	9f011500 	svcls	0x00011500
    2cd8:	01000013 	tsteq	r0, r3, lsl r0
    2cdc:	8e010302 	cdphi	3, 0, cr0, cr1, cr2, {0}
    2ce0:	14000000 	strne	r0, [r0]
    2ce4:	34080042 	strcc	r0, [r8], #-66
    2ce8:	01080042 	tsteq	r8, r2, asr #32
    2cec:	0003c65d 	andeq	ip, r3, sp, asr r6
    2cf0:	14e71800 	strbtne	r1, [r7], #2048
    2cf4:	01010000 	tsteq	r1, r0
    2cf8:	00004c03 	andeq	r4, r0, r3, lsl #24
    2cfc:	000d4500 	andeq	r4, sp, r0, lsl #10
    2d00:	10651900 	rsbne	r1, r5, r0, lsl #18
    2d04:	03010000 	movweq	r0, #4096	; 0x1000
    2d08:	00008e03 	andeq	r8, r0, r3, lsl #28
    2d0c:	000d6300 	andeq	r6, sp, r0, lsl #6
    2d10:	01160000 	tsteq	r6, r0
    2d14:	000013b3 	strheq	r1, [r0], -r3
    2d18:	01032f01 	tsteq	r3, r1, lsl #30
    2d1c:	08004234 	stmdaeq	r0, {r2, r4, r5, r9, lr}
    2d20:	08004240 	stmdaeq	r0, {r6, r9, lr}
    2d24:	03ed5d01 	mvneq	r5, #64	; 0x40
    2d28:	e7170000 	ldr	r0, [r7, -r0]
    2d2c:	01000014 	tsteq	r0, r4, lsl r0
    2d30:	004c032e 	subeq	r0, ip, lr, lsr #6
    2d34:	50010000 	andpl	r0, r1, r0
    2d38:	01fe1a00 	mvnseq	r1, r0, lsl #20
    2d3c:	42400000 	submi	r0, r0, #0	; 0x0
    2d40:	426c0800 	rsbmi	r0, ip, #0	; 0x0
    2d44:	5d010800 	stcpl	8, cr0, [r1]
    2d48:	0000040a 	andeq	r0, r0, sl, lsl #8
    2d4c:	0002111b 	andeq	r1, r2, fp, lsl r1
    2d50:	000d8100 	andeq	r8, sp, r0, lsl #2
    2d54:	011c0000 	tsteq	ip, r0
    2d58:	00001533 	andeq	r1, r0, r3, lsr r5
    2d5c:	01036701 	tsteq	r3, r1, lsl #14
    2d60:	000001f3 	strdeq	r0, [r0], -r3
    2d64:	0800426c 	stmdaeq	r0, {r2, r3, r5, r6, r9, lr}
    2d68:	08004300 	stmdaeq	r0, {r8, r9, lr}
    2d6c:	00000daa 	andeq	r0, r0, sl, lsr #27
    2d70:	0000049d 	muleq	r0, sp, r4
    2d74:	0013f518 	andseq	pc, r3, r8, lsl r5
    2d78:	03660100 	cmneq	r6, #0	; 0x0
    2d7c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2d80:	00000dd5 	ldrdeq	r0, [r0], -r5
    2d84:	000ecd19 	andeq	ip, lr, r9, lsl sp
    2d88:	03680100 	cmneq	r8, #0	; 0x0
    2d8c:	000001f3 	strdeq	r0, [r0], -r3
    2d90:	00000df3 	strdeq	r0, [r0], -r3
    2d94:	0001fe1d 	andeq	pc, r1, sp, lsl lr
    2d98:	00005000 	andeq	r5, r0, r0
    2d9c:	036b0100 	cmneq	fp, #0	; 0x0
    2da0:	00000464 	andeq	r0, r0, r4, ror #8
    2da4:	0000701e 	andeq	r7, r0, lr, lsl r0
    2da8:	02111f00 	andseq	r1, r1, #0	; 0x0
    2dac:	00000000 	andeq	r0, r0, r0
    2db0:	00021e1d 	andeq	r1, r2, sp, lsl lr
    2db4:	00009000 	andeq	r9, r0, r0
    2db8:	03700100 	cmneq	r0, #0	; 0x0
    2dbc:	00000484 	andeq	r0, r0, r4, lsl #9
    2dc0:	0000a81e 	andeq	sl, r0, lr, lsl r8
    2dc4:	022c1b00 	eoreq	r1, ip, #0	; 0x0
    2dc8:	0e1c0000 	wxoreq	wr0, wr12, wr0
    2dcc:	00000000 	andeq	r0, r0, r0
    2dd0:	0001fe20 	andeq	pc, r1, r0, lsr #28
    2dd4:	0000c000 	andeq	ip, r0, r0
    2dd8:	03710100 	cmneq	r1, #0	; 0x0
    2ddc:	0000d81e 	andeq	sp, r0, lr, lsl r8
    2de0:	02111f00 	andseq	r1, r1, #0	; 0x0
    2de4:	00000000 	andeq	r0, r0, r0
    2de8:	f3011c00 	undefined instruction 0xf3011c00
    2dec:	01000012 	tsteq	r0, r2, lsl r0
    2df0:	f301026b 	vhsub.u8	q0, <illegal reg q0.5>, <illegal reg q13.5>
    2df4:	00000001 	andeq	r0, r0, r1
    2df8:	5c080043 	stcpl	0, cr0, [r8], {67}
    2dfc:	6c080043 	stcvs	0, cr0, [r8], {67}
    2e00:	fc00000e 	stc2	0, cr0, [r0], {14}
    2e04:	18000004 	stmdane	r0, {r2}
    2e08:	000011f0 	strdeq	r1, [r0], -r0
    2e0c:	4c026a01 	stcmi	10, cr6, [r2], {1}
    2e10:	97000000 	strls	r0, [r0, -r0]
    2e14:	1800000e 	stmdane	r0, {r1, r2, r3}
    2e18:	00001202 	andeq	r1, r0, r2, lsl #4
    2e1c:	4c026a01 	stcmi	10, cr6, [r2], {1}
    2e20:	b5000000 	strlt	r0, [r0]
    2e24:	1800000e 	stmdane	r0, {r1, r2, r3}
    2e28:	0000141e 	andeq	r1, r0, lr, lsl r4
    2e2c:	4c026a01 	stcmi	10, cr6, [r2], {1}
    2e30:	d3000000 	movwle	r0, #0	; 0x0
    2e34:	1900000e 	stmdbne	r0, {r1, r2, r3}
    2e38:	00000ecd 	andeq	r0, r0, sp, asr #29
    2e3c:	f3026c01 	undefined instruction 0xf3026c01
    2e40:	f1000001 	cps	#1
    2e44:	0000000e 	andeq	r0, r0, lr
    2e48:	130e011c 	movwne	r0, #57628	; 0xe11c
    2e4c:	1a010000 	bne	42e54 <__Stack_Size+0x42a54>
    2e50:	01f30102 	mvnseq	r0, r2, lsl #2
    2e54:	435c0000 	cmpmi	ip, #0	; 0x0
    2e58:	43f80800 	mvnsmi	r0, #0	; 0x0
    2e5c:	0f0f0800 	svceq	0x000f0800
    2e60:	053b0000 	ldreq	r0, [fp]!
    2e64:	7f180000 	svcvc	0x00180000
    2e68:	0100000e 	tsteq	r0, lr
    2e6c:	00ae0219 	adceq	r0, lr, r9, lsl r2
    2e70:	0f3a0000 	svceq	0x003a0000
    2e74:	cd190000 	ldcgt	0, cr0, [r9]
    2e78:	0100000e 	tsteq	r0, lr
    2e7c:	01f3021b 	mvnseq	r0, fp, lsl r2
    2e80:	0f580000 	svceq	0x00580000
    2e84:	1c000000 	stcne	0, cr0, [r0], {0}
    2e88:	00145701 	andseq	r5, r4, r1, lsl #14
    2e8c:	01cb0100 	biceq	r0, fp, r0, lsl #2
    2e90:	0001f301 	andeq	pc, r1, r1, lsl #6
    2e94:	0043f800 	subeq	pc, r3, r0, lsl #16
    2e98:	0044b808 	subeq	fp, r4, r8, lsl #16
    2e9c:	000f8108 	andeq	r8, pc, r8, lsl #2
    2ea0:	0005ba00 	andeq	fp, r5, r0, lsl #20
    2ea4:	15031800 	strne	r1, [r3, #-2048]
    2ea8:	ca010000 	bgt	42eb0 <__Stack_Size+0x42ab0>
    2eac:	00003a01 	andeq	r3, r0, r1, lsl #20
    2eb0:	000fa000 	andeq	sl, pc, r0
    2eb4:	14271900 	strtne	r1, [r7], #-2304
    2eb8:	cc010000 	stcgt	0, cr0, [r1], {0}
    2ebc:	00004c01 	andeq	r4, r0, r1, lsl #24
    2ec0:	000fbe00 	andeq	fp, pc, r0, lsl #28
    2ec4:	13dd1900 	bicsne	r1, sp, #0	; 0x0
    2ec8:	cc010000 	stcgt	0, cr0, [r1], {0}
    2ecc:	00004c01 	andeq	r4, r0, r1, lsl #24
    2ed0:	000ffd00 	andeq	pc, pc, r0, lsl #26
    2ed4:	11f81900 	mvnsne	r1, r0, lsl #18
    2ed8:	cc010000 	stcgt	0, cr0, [r1], {0}
    2edc:	00004c01 	andeq	r4, r0, r1, lsl #24
    2ee0:	00101b00 	andseq	r1, r0, r0, lsl #22
    2ee4:	13591900 	cmpne	r9, #0	; 0x0
    2ee8:	cc010000 	stcgt	0, cr0, [r1], {0}
    2eec:	00004c01 	andeq	r4, r0, r1, lsl #24
    2ef0:	00103900 	andseq	r3, r0, r0, lsl #18
    2ef4:	0ecd1900 	cdpeq	9, 12, cr1, cr13, cr0, {0}
    2ef8:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    2efc:	0001f301 	andeq	pc, r1, r1, lsl #6
    2f00:	00105700 	andseq	r5, r0, r0, lsl #14
    2f04:	011c0000 	tsteq	ip, r0
    2f08:	0000149d 	muleq	r0, sp, r4
    2f0c:	01019a01 	tsteq	r1, r1, lsl #20
    2f10:	000001f3 	strdeq	r0, [r0], -r3
    2f14:	080044b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, lr}
    2f18:	080044fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
    2f1c:	00001096 	muleq	r0, r6, r0
    2f20:	00000609 	andeq	r0, r0, r9, lsl #12
    2f24:	002e4f18 	eoreq	r4, lr, r8, lsl pc
    2f28:	01990100 	orrseq	r0, r9, r0, lsl #2
    2f2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2f30:	000010b5 	strheq	r1, [r0], -r5
    2f34:	00142c18 	andseq	r2, r4, r8, lsl ip
    2f38:	01990100 	orrseq	r0, r9, r0, lsl #2
    2f3c:	0000005e 	andeq	r0, r0, lr, asr r0
    2f40:	000010d3 	ldrdeq	r1, [r0], -r3
    2f44:	000ecd19 	andeq	ip, lr, r9, lsl sp
    2f48:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2f4c:	000001f3 	strdeq	r0, [r0], -r3
    2f50:	000010f1 	strdeq	r1, [r0], -r1
    2f54:	d1011c00 	tstle	r1, r0, lsl #24
    2f58:	01000014 	tsteq	r0, r4, lsl r0
    2f5c:	f3010172 	veor	q0, <illegal reg q0.5>, q9
    2f60:	fc000001 	stc2	0, cr0, [r0], {1}
    2f64:	34080044 	strcc	r0, [r8], #-68
    2f68:	0f080045 	svceq	0x00080045
    2f6c:	58000011 	stmdapl	r0, {r0, r4}
    2f70:	18000006 	stmdane	r0, {r1, r2}
    2f74:	00002e4f 	andeq	r2, r0, pc, asr #28
    2f78:	3a017101 	bcc	5f384 <__Stack_Size+0x5ef84>
    2f7c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    2f80:	18000011 	stmdane	r0, {r0, r4}
    2f84:	0000142c 	andeq	r1, r0, ip, lsr #8
    2f88:	4c017101 	stfmis	f7, [r1], {1}
    2f8c:	4c000000 	stcmi	0, cr0, [r0], {0}
    2f90:	19000011 	stmdbne	r0, {r0, r4}
    2f94:	00000ecd 	andeq	r0, r0, sp, asr #29
    2f98:	f3017301 	vcgt.u8	d7, d1, d1
    2f9c:	6a000001 	bvs	2fa8 <__Stack_Size+0x2ba8>
    2fa0:	00000011 	andeq	r0, r0, r1, lsl r0
    2fa4:	1518011c 	ldrne	r0, [r8, #-284]
    2fa8:	37010000 	strcc	r0, [r1, -r0]
    2fac:	01f30101 	mvnseq	r0, r1, lsl #2
    2fb0:	45340000 	ldrmi	r0, [r4]!
    2fb4:	457c0800 	ldrbmi	r0, [ip, #-2048]!
    2fb8:	11880800 	orrne	r0, r8, r0, lsl #16
    2fbc:	06a70000 	strteq	r0, [r7], r0
    2fc0:	4f180000 	svcmi	0x00180000
    2fc4:	0100002e 	tsteq	r0, lr, lsr #32
    2fc8:	003a0136 	eorseq	r0, sl, r6, lsr r1
    2fcc:	11a70000 	undefined instruction 0x11a70000
    2fd0:	2c180000 	ldccs	0, cr0, [r8], {0}
    2fd4:	01000014 	tsteq	r0, r4, lsl r0
    2fd8:	003a0136 	eorseq	r0, sl, r6, lsr r1
    2fdc:	11c50000 	bicne	r0, r5, r0
    2fe0:	cd190000 	ldcgt	0, cr0, [r9]
    2fe4:	0100000e 	tsteq	r0, lr
    2fe8:	01f30138 	mvnseq	r0, r8, lsr r1
    2fec:	11e30000 	mvnne	r0, r0
    2ff0:	21000000 	tstcs	r0, r0
    2ff4:	00120a01 	andseq	r0, r2, r1, lsl #20
    2ff8:	01f80100 	mvnseq	r0, r0, lsl #2
    2ffc:	000001f3 	strdeq	r0, [r0], -r3
    3000:	0800457c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, lr}
    3004:	080045f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, lr}
    3008:	0000120c 	andeq	r1, r0, ip, lsl #4
    300c:	000006d4 	ldrdeq	r0, [r0], -r4
    3010:	000ecd22 	andeq	ip, lr, r2, lsr #26
    3014:	f3f90100 	vceq.i32	d16, d0, #0
    3018:	2b000001 	blcs	3024 <__Stack_Size+0x2c24>
    301c:	00000012 	andeq	r0, r0, r2, lsl r0
    3020:	12930121 	addsne	r0, r3, #1073741832	; 0x40000008
    3024:	d5010000 	strle	r0, [r1]
    3028:	0001f301 	andeq	pc, r1, r1, lsl #6
    302c:	0045f400 	subeq	pc, r5, r0, lsl #8
    3030:	00463008 	subeq	r3, r6, r8
    3034:	00125408 	andseq	r5, r2, r8, lsl #8
    3038:	00070100 	andeq	r0, r7, r0, lsl #2
    303c:	0ecd2200 	cdpeq	2, 12, cr2, cr13, cr0, {0}
    3040:	d6010000 	strle	r0, [r1], -r0
    3044:	000001f3 	strdeq	r0, [r0], -r3
    3048:	00001273 	andeq	r1, r0, r3, ror r2
    304c:	3f012300 	svccc	0x00012300
    3050:	01000012 	tsteq	r0, r2, lsl r0
    3054:	01f301ae 	mvnseq	r0, lr, lsr #3
    3058:	46300000 	ldrtmi	r0, [r0], -r0
    305c:	46780800 	ldrbtmi	r0, [r8], -r0, lsl #16
    3060:	12910800 	addsne	r0, r1, #0	; 0x0
    3064:	32120000 	andscc	r0, r2, #0	; 0x0
    3068:	01000013 	tsteq	r0, r3, lsl r0
    306c:	00003aad 	andeq	r3, r0, sp, lsr #21
    3070:	0012bc00 	andseq	fp, r2, r0, lsl #24
    3074:	0ecd2200 	cdpeq	2, 12, cr2, cr13, cr0, {0}
    3078:	af010000 	svcge	0x00010000
    307c:	000001f3 	strdeq	r0, [r0], -r3
    3080:	000012da 	ldrdeq	r1, [r0], -sl
    3084:	06440000 	strbeq	r0, [r4], -r0
    3088:	00020000 	andeq	r0, r2, r0
    308c:	00000bb2 	strheq	r0, [r0], -r2
    3090:	00000104 	andeq	r0, r0, r4, lsl #2
    3094:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    3098:	ec000015 	stc	0, cr0, [r0], {21}
    309c:	78000001 	stmdavc	r0, {r0}
    30a0:	00080046 	andeq	r0, r8, r6, asr #32
    30a4:	5c080049 	stcpl	0, cr0, [r8], {73}
    30a8:	0200000c 	andeq	r0, r0, #12	; 0xc
    30ac:	30220504 	eorcc	r0, r2, r4, lsl #10
    30b0:	02020000 	andeq	r0, r2, #0	; 0x0
    30b4:	00004b05 	andeq	r4, r0, r5, lsl #22
    30b8:	06010200 	streq	r0, [r1], -r0, lsl #4
    30bc:	000000d7 	ldrdeq	r0, [r0], -r7
    30c0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    30c4:	45270200 	strmi	r0, [r7, #-512]!
    30c8:	02000000 	andeq	r0, r0, #0	; 0x0
    30cc:	309c0704 	addscc	r0, ip, r4, lsl #14
    30d0:	75030000 	strvc	r0, [r3]
    30d4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    30d8:	00005728 	andeq	r5, r0, r8, lsr #14
    30dc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    30e0:	00000152 	andeq	r0, r0, r2, asr r1
    30e4:	00387503 	eorseq	r7, r8, r3, lsl #10
    30e8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    30ec:	01020000 	tsteq	r2, r0
    30f0:	0000d508 	andeq	sp, r0, r8, lsl #10
    30f4:	00450400 	subeq	r0, r5, r0, lsl #8
    30f8:	01050000 	tsteq	r5, r0
    30fc:	00893b02 	addeq	r3, r9, r2, lsl #22
    3100:	c2060000 	andgt	r0, r6, #0	; 0x0
    3104:	00000007 	andeq	r0, r0, r7
    3108:	0007e206 	andeq	lr, r7, r6, lsl #4
    310c:	07000100 	streq	r0, [r0, -r0, lsl #2]
    3110:	00000944 	andeq	r0, r0, r4, asr #18
    3114:	00743b02 	rsbseq	r3, r4, r2, lsl #22
    3118:	04080000 	streq	r0, [r8]
    311c:	031c0907 	tsteq	ip, #114688	; 0x1c000
    3120:	010a014f 	tsteq	sl, pc, asr #2
    3124:	430a0000 	movwmi	r0, #40960	; 0xa000
    3128:	03004c52 	movweq	r4, #3154	; 0xc52
    312c:	006f0150 	rsbeq	r0, pc, r0, asr r1
    3130:	23020000 	movwcs	r0, #8192	; 0x2000
    3134:	52430a00 	subpl	r0, r3, #0	; 0x0
    3138:	51030048 	tstpl	r3, r8, asr #32
    313c:	00006f01 	andeq	r6, r0, r1, lsl #30
    3140:	04230200 	strteq	r0, [r3], #-512
    3144:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    3148:	01520300 	cmpeq	r2, r0, lsl #6
    314c:	0000006f 	andeq	r0, r0, pc, rrx
    3150:	0a082302 	beq	20bd60 <__Stack_Size+0x20b960>
    3154:	0052444f 	subseq	r4, r2, pc, asr #8
    3158:	6f015303 	svcvs	0x00015303
    315c:	02000000 	andeq	r0, r0, #0	; 0x0
    3160:	ab0b0c23 	blge	2c61f4 <__Stack_Size+0x2c5df4>
    3164:	03000000 	movweq	r0, #0	; 0x0
    3168:	006f0154 	rsbeq	r0, pc, r4, asr r1
    316c:	23020000 	movwcs	r0, #8192	; 0x2000
    3170:	52420a10 	subpl	r0, r2, #65536	; 0x10000
    3174:	55030052 	strpl	r0, [r3, #-82]
    3178:	00006f01 	andeq	r6, r0, r1, lsl #30
    317c:	14230200 	strtne	r0, [r3], #-512
    3180:	0002610b 	andeq	r6, r2, fp, lsl #2
    3184:	01560300 	cmpeq	r6, r0, lsl #6
    3188:	0000006f 	andeq	r0, r0, pc, rrx
    318c:	00182302 	andseq	r2, r8, r2, lsl #6
    3190:	0015630c 	andseq	r6, r5, ip, lsl #6
    3194:	01570300 	cmpeq	r7, r0, lsl #6
    3198:	00000097 	muleq	r0, r7, r0
    319c:	5a031809 	bpl	c91c8 <__Stack_Size+0xc8dc8>
    31a0:	00014d01 	andeq	r4, r1, r1, lsl #26
    31a4:	173b0b00 	ldrne	r0, [fp, -r0, lsl #22]!
    31a8:	5b030000 	blpl	c31b0 <__Stack_Size+0xc2db0>
    31ac:	00006f01 	andeq	r6, r0, r1, lsl #30
    31b0:	00230200 	eoreq	r0, r3, r0, lsl #4
    31b4:	0017200b 	andseq	r2, r7, fp
    31b8:	015c0300 	cmpeq	ip, r0, lsl #6
    31bc:	0000006f 	andeq	r0, r0, pc, rrx
    31c0:	0b042302 	bleq	10bdd0 <__Stack_Size+0x10b9d0>
    31c4:	000015ed 	andeq	r1, r0, sp, ror #11
    31c8:	5d015d03 	stcpl	13, cr5, [r1, #-12]
    31cc:	02000001 	andeq	r0, r0, #1	; 0x1
    31d0:	0d000823 	stceq	8, cr0, [r0, #-140]
    31d4:	00000045 	andeq	r0, r0, r5, asr #32
    31d8:	0000015d 	andeq	r0, r0, sp, asr r1
    31dc:	0000940e 	andeq	r9, r0, lr, lsl #8
    31e0:	04000300 	streq	r0, [r0], #-768
    31e4:	0000014d 	andeq	r0, r0, sp, asr #2
    31e8:	23040105 	movwcs	r0, #16645	; 0x4105
    31ec:	0000017d 	andeq	r0, r0, sp, ror r1
    31f0:	00083106 	andeq	r3, r8, r6, lsl #2
    31f4:	53060100 	movwpl	r0, #24832	; 0x6100
    31f8:	02000008 	andeq	r0, r0, #8	; 0x8
    31fc:	00098906 	andeq	r8, r9, r6, lsl #18
    3200:	07000300 	streq	r0, [r0, -r0, lsl #6]
    3204:	00000932 	andeq	r0, r0, r2, lsr r9
    3208:	01622704 	cmneq	r2, r4, lsl #14
    320c:	01050000 	tsteq	r5, r0
    3210:	01c22e04 	biceq	r2, r2, r4, lsl #28
    3214:	0c060000 	stceq	0, cr0, [r6], {0}
    3218:	00000009 	andeq	r0, r0, r9
    321c:	0009c106 	andeq	ip, r9, r6, lsl #2
    3220:	1a060400 	bne	184228 <__Stack_Size+0x183e28>
    3224:	28000009 	stmdacs	r0, {r0, r3}
    3228:	0008fe06 	andeq	pc, r8, r6, lsl #28
    322c:	0600c800 	streq	ip, [r0], -r0, lsl #16
    3230:	00000842 	andeq	r0, r0, r2, asr #16
    3234:	09650614 	stmdbeq	r5!, {r2, r4, r9, sl}^
    3238:	06100000 	ldreq	r0, [r0], -r0
    323c:	000009d7 	ldrdeq	r0, [r0], -r7
    3240:	07ca061c 	bfieq	r0, ip, (invalid: 12:10)
    3244:	00180000 	andseq	r0, r8, r0
    3248:	0009b007 	andeq	fp, r9, r7
    324c:	88360400 	ldmdahi	r6!, {sl}
    3250:	0f000001 	svceq	0x00000001
    3254:	003f0404 	eorseq	r0, pc, r4, lsl #8
    3258:	10000002 	andne	r0, r0, r2
    325c:	00000793 	muleq	r0, r3, r7
    3260:	004c4004 	subeq	r4, ip, r4
    3264:	23020000 	movwcs	r0, #8192	; 0x2000
    3268:	08a91000 	stmiaeq	r9!, {ip}
    326c:	41040000 	tstmi	r4, r0
    3270:	0000017d 	andeq	r0, r0, sp, ror r1
    3274:	10022302 	andne	r2, r2, r2, lsl #6
    3278:	00000928 	andeq	r0, r0, r8, lsr #18
    327c:	01c24204 	biceq	r4, r2, r4, lsl #4
    3280:	23020000 	movwcs	r0, #8192	; 0x2000
    3284:	76070003 	strvc	r0, [r7], -r3
    3288:	04000008 	streq	r0, [r0], #-8
    328c:	0001cd43 	andeq	ip, r1, r3, asr #26
    3290:	04010500 	streq	r0, [r1], #-1280
    3294:	00022047 	andeq	r2, r2, r7, asr #32
    3298:	15be0600 	ldrne	r0, [lr, #1536]!
    329c:	06000000 	streq	r0, [r0], -r0
    32a0:	00001577 	andeq	r1, r0, r7, ror r5
    32a4:	16070001 	strne	r0, [r7], -r1
    32a8:	04000017 	streq	r0, [r0], #-23
    32ac:	00020b49 	andeq	r0, r2, r9, asr #22
    32b0:	e3011100 	movw	r1, #4352	; 0x1100
    32b4:	01000015 	tsteq	r0, r5, lsl r0
    32b8:	4678017d 	undefined
    32bc:	471e0800 	ldrmi	r0, [lr, -r0, lsl #16]
    32c0:	12f80800 	rscsne	r0, r8, #0	; 0x0
    32c4:	02af0000 	adceq	r0, pc, #0	; 0x0
    32c8:	25120000 	ldrcs	r0, [r2]
    32cc:	01000017 	tsteq	r0, r7, lsl r0
    32d0:	0002af7c 	andeq	sl, r2, ip, ror pc
    32d4:	13500100 	cmpne	r0, #0	; 0x0
    32d8:	0000172b 	andeq	r1, r0, fp, lsr #14
    32dc:	02b57c01 	adcseq	r7, r5, #256	; 0x100
    32e0:	13230000 	teqne	r3, #0	; 0x0
    32e4:	8a140000 	bhi	5032ec <__Stack_Size+0x502eec>
    32e8:	01000016 	tsteq	r0, r6, lsl r0
    32ec:	00003a7e 	andeq	r3, r0, lr, ror sl
    32f0:	14570100 	ldrbne	r0, [r7], #-256
    32f4:	000016e7 	andeq	r1, r0, r7, ror #13
    32f8:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    32fc:	5c010000 	stcpl	0, cr0, [r1], {0}
    3300:	00157014 	andseq	r7, r5, r4, lsl r0
    3304:	3a7e0100 	bcc	1f8370c <__Stack_Size+0x1f8330c>
    3308:	01000000 	tsteq	r0, r0
    330c:	6f701551 	svcvs	0x00701551
    3310:	7e010073 	mcrvc	0, 0, r0, cr1, cr3, {3}
    3314:	0000003a 	andeq	r0, r0, sl, lsr r0
    3318:	0000134c 	andeq	r1, r0, ip, asr #6
    331c:	000f1814 	andeq	r1, pc, r4, lsl r8
    3320:	3a7f0100 	bcc	1fc3728 <__Stack_Size+0x1fc3328>
    3324:	01000000 	tsteq	r0, r0
    3328:	16171654 	undefined
    332c:	7f010000 	svcvc	0x00010000
    3330:	0000003a 	andeq	r0, r0, sl, lsr r0
    3334:	0a041700 	beq	108f3c <__Stack_Size+0x108b3c>
    3338:	17000001 	strne	r0, [r0, -r1]
    333c:	00020004 	andeq	r0, r2, r4
    3340:	a7011800 	strge	r1, [r1, -r0, lsl #16]
    3344:	01000015 	tsteq	r0, r5, lsl r0
    3348:	472001e6 	strmi	r0, [r0, -r6, ror #3]!
    334c:	47300800 	ldrmi	r0, [r0, -r0, lsl #16]!
    3350:	5d010800 	stcpl	8, cr0, [r1]
    3354:	000002e0 	andeq	r0, r0, r0, ror #5
    3358:	00172b12 	andseq	r2, r7, r2, lsl fp
    335c:	b5e50100 	strblt	r0, [r5, #256]!
    3360:	01000002 	tsteq	r0, r2
    3364:	01190050 	tsteq	r9, r0, asr r0
    3368:	0000165d 	andeq	r1, r0, sp, asr r6
    336c:	5e01f701 	cdppl	7, 0, cr15, cr1, cr1, {0}
    3370:	30000000 	andcc	r0, r0, r0
    3374:	3c080047 	stccc	0, cr0, [r8], {71}
    3378:	01080047 	tsteq	r8, r7, asr #32
    337c:	0003235d 	andeq	r2, r3, sp, asr r3
    3380:	17251300 	strne	r1, [r5, -r0, lsl #6]!
    3384:	f6010000 	undefined instruction 0xf6010000
    3388:	000002af 	andeq	r0, r0, pc, lsr #5
    338c:	00001380 	andeq	r1, r0, r0, lsl #7
    3390:	00079312 	andeq	r9, r7, r2, lsl r3
    3394:	4cf60100 	ldfmie	f0, [r6]
    3398:	01000000 	tsteq	r0, r0
    339c:	10651651 	rsbne	r1, r5, r1, asr r6
    33a0:	f8010000 	undefined instruction 0xf8010000
    33a4:	0000005e 	andeq	r0, r0, lr, asr r0
    33a8:	b9011a00 	stmdblt	r1, {r9, fp, ip}
    33ac:	01000016 	tsteq	r0, r6, lsl r0
    33b0:	4c010111 	stfmis	f0, [r1], {17}
    33b4:	3c000000 	stccc	0, cr0, [r0], {0}
    33b8:	42080047 	andmi	r0, r8, #71	; 0x47
    33bc:	01080047 	tsteq	r8, r7, asr #32
    33c0:	0003505d 	andeq	r5, r3, sp, asr r0
    33c4:	17251b00 	strne	r1, [r5, -r0, lsl #22]!
    33c8:	10010000 	andne	r0, r1, r0
    33cc:	0002af01 	andeq	sl, r2, r1, lsl #30
    33d0:	00139300 	andseq	r9, r3, r0, lsl #6
    33d4:	011a0000 	tsteq	sl, r0
    33d8:	00001740 	andeq	r1, r0, r0, asr #14
    33dc:	01012201 	tsteq	r1, r1, lsl #4
    33e0:	0000005e 	andeq	r0, r0, lr, asr r0
    33e4:	08004744 	stmdaeq	r0, {r2, r6, r8, r9, sl, lr}
    33e8:	08004750 	stmdaeq	r0, {r4, r6, r8, r9, sl, lr}
    33ec:	03975d01 	orrseq	r5, r7, #64	; 0x40
    33f0:	251b0000 	ldrcs	r0, [fp]
    33f4:	01000017 	tsteq	r0, r7, lsl r0
    33f8:	02af0121 	adceq	r0, pc, #1073741832	; 0x40000008
    33fc:	13a60000 	undefined instruction 0x13a60000
    3400:	931c0000 	tstls	ip, #0	; 0x0
    3404:	01000007 	tsteq	r0, r7
    3408:	004c0121 	subeq	r0, ip, r1, lsr #2
    340c:	51010000 	tstpl	r1, r0
    3410:	0010651d 	andseq	r6, r0, sp, lsl r5
    3414:	01230100 	teqeq	r3, r0, lsl #2
    3418:	0000005e 	andeq	r0, r0, lr, asr r0
    341c:	7f011a00 	svcvc	0x00011a00
    3420:	01000015 	tsteq	r0, r5, lsl r0
    3424:	4c01013c 	stfmis	f0, [r1], {60}
    3428:	50000000 	andpl	r0, r0, r0
    342c:	56080047 	strpl	r0, [r8], -r7, asr #32
    3430:	01080047 	tsteq	r8, r7, asr #32
    3434:	0003c45d 	andeq	ip, r3, sp, asr r4
    3438:	17251b00 	strne	r1, [r5, -r0, lsl #22]!
    343c:	3b010000 	blcc	43444 <__Stack_Size+0x43044>
    3440:	0002af01 	andeq	sl, r2, r1, lsl #30
    3444:	0013b900 	andseq	fp, r3, r0, lsl #18
    3448:	011e0000 	tsteq	lr, r0
    344c:	000015d6 	ldrdeq	r1, [r0], -r6
    3450:	01014e01 	tsteq	r1, r1, lsl #28
    3454:	08004758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, lr}
    3458:	0800475c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, lr}
    345c:	03f95d01 	mvnseq	r5, #64	; 0x40
    3460:	251c0000 	ldrcs	r0, [ip]
    3464:	01000017 	tsteq	r0, r7, lsl r0
    3468:	02af014d 	adceq	r0, pc, #1073741843	; 0x40000013
    346c:	50010000 	andpl	r0, r1, r0
    3470:	0007931c 	andeq	r9, r7, ip, lsl r3
    3474:	014d0100 	cmpeq	sp, r0, lsl #2
    3478:	0000004c 	andeq	r0, r0, ip, asr #32
    347c:	1e005101 	adfnes	f5, f0, f1
    3480:	00167301 	andseq	r7, r6, r1, lsl #6
    3484:	01610100 	cmneq	r1, r0, lsl #2
    3488:	00475c01 	subeq	r5, r7, r1, lsl #24
    348c:	00476008 	subeq	r6, r7, r8
    3490:	2e5d0108 	rdfcse	f0, f5, #0.0
    3494:	1c000004 	stcne	0, cr0, [r0], {4}
    3498:	00001725 	andeq	r1, r0, r5, lsr #14
    349c:	af016001 	svcge	0x00016001
    34a0:	01000002 	tsteq	r0, r2
    34a4:	07931c50 	undefined
    34a8:	60010000 	andvs	r0, r1, r0
    34ac:	00004c01 	andeq	r4, r0, r1, lsl #24
    34b0:	00510100 	subseq	r0, r1, r0, lsl #2
    34b4:	15c8011e 	strbne	r0, [r8, #286]
    34b8:	77010000 	strvc	r0, [r1, -r0]
    34bc:	47600101 	strbmi	r0, [r0, -r1, lsl #2]!
    34c0:	476a0800 	strbmi	r0, [sl, -r0, lsl #16]!
    34c4:	5d010800 	stcpl	8, cr0, [r1]
    34c8:	00000471 	andeq	r0, r0, r1, ror r4
    34cc:	0017251c 	andseq	r2, r7, ip, lsl r5
    34d0:	01760100 	cmneq	r6, r0, lsl #2
    34d4:	000002af 	andeq	r0, r0, pc, lsr #5
    34d8:	931c5001 	tstls	ip, #1	; 0x1
    34dc:	01000007 	tsteq	r0, r7
    34e0:	004c0176 	subeq	r0, ip, r6, ror r1
    34e4:	51010000 	tstpl	r1, r0
    34e8:	0015b71c 	andseq	fp, r5, ip, lsl r7
    34ec:	01760100 	cmneq	r6, r0, lsl #2
    34f0:	00000220 	andeq	r0, r0, r0, lsr #4
    34f4:	1e005201 	cdpne	2, 0, cr5, cr0, cr1, {0}
    34f8:	0016f201 	andseq	pc, r6, r1, lsl #4
    34fc:	01910100 	orrseq	r0, r1, r0, lsl #2
    3500:	00476c01 	subeq	r6, r7, r1, lsl #24
    3504:	00477008 	subeq	r7, r7, r8
    3508:	a65d0108 	ldrbge	r0, [sp], -r8, lsl #2
    350c:	1c000004 	stcne	0, cr0, [r0], {4}
    3510:	00001725 	andeq	r1, r0, r5, lsr #14
    3514:	af019001 	svcge	0x00019001
    3518:	01000002 	tsteq	r0, r2
    351c:	16821c50 	pkhtbne	r1, r2, r0, asr #24
    3520:	90010000 	andls	r0, r1, r0
    3524:	00004c01 	andeq	r4, r0, r1, lsl #24
    3528:	00510100 	subseq	r0, r1, r0, lsl #2
    352c:	16d4011e 	undefined
    3530:	a3010000 	movwge	r0, #4096	; 0x1000
    3534:	47700101 	ldrbmi	r0, [r0, -r1, lsl #2]!
    3538:	47800800 	strmi	r0, [r0, r0, lsl #16]
    353c:	5d010800 	stcpl	8, cr0, [r1]
    3540:	000004e9 	andeq	r0, r0, r9, ror #9
    3544:	0017251c 	andseq	r2, r7, ip, lsl r5
    3548:	01a20100 	undefined instruction 0x01a20100
    354c:	000002af 	andeq	r0, r0, pc, lsr #5
    3550:	931c5001 	tstls	ip, #1	; 0x1
    3554:	01000007 	tsteq	r0, r7
    3558:	004c01a2 	subeq	r0, ip, r2, lsr #3
    355c:	51010000 	tstpl	r1, r0
    3560:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    3564:	01a40100 	undefined instruction 0x01a40100
    3568:	0000003a 	andeq	r0, r0, sl, lsr r0
    356c:	1e005301 	cdpne	3, 0, cr5, cr0, cr1, {0}
    3570:	00163b01 	andseq	r3, r6, r1, lsl #22
    3574:	01c40100 	biceq	r0, r4, r0, lsl #2
    3578:	00478001 	subeq	r8, r7, r1
    357c:	0047a008 	subeq	sl, r7, r8
    3580:	305d0108 	subscc	r0, sp, r8, lsl #2
    3584:	1c000005 	stcne	0, cr0, [r0], {5}
    3588:	0000161f 	andeq	r1, r0, pc, lsl r6
    358c:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    3590:	01000000 	tsteq	r0, r0
    3594:	16aa1b50 	ssatne	r1, #11, r0, asr #22
    3598:	c3010000 	movwgt	r0, #4096	; 0x1000
    359c:	00005e01 	andeq	r5, r0, r1, lsl #28
    35a0:	0013cc00 	andseq	ip, r3, r0, lsl #24
    35a4:	0f182000 	svceq	0x00182000
    35a8:	c5010000 	strgt	r0, [r1]
    35ac:	00003a01 	andeq	r3, r0, r1, lsl #20
    35b0:	0013df00 	andseq	sp, r3, r0, lsl #30
    35b4:	011e0000 	tsteq	lr, r0
    35b8:	00001593 	muleq	r0, r3, r5
    35bc:	0101dd01 	tsteq	r1, r1, lsl #26
    35c0:	080047a0 	stmdaeq	r0, {r5, r7, r8, r9, sl, lr}
    35c4:	080047ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, lr}
    35c8:	05575d01 	ldrbeq	r5, [r7, #-3329]
    35cc:	7f1c0000 	svcvc	0x001c0000
    35d0:	0100000e 	tsteq	r0, lr
    35d4:	008901dc 	ldrdeq	r0, [r9], ip
    35d8:	50010000 	andpl	r0, r1, r0
    35dc:	96012100 	strls	r2, [r1], -r0, lsl #2
    35e0:	01000016 	tsteq	r0, r6, lsl r0
    35e4:	ac010208 	sfmge	f0, 4, [r1], {8}
    35e8:	0c080047 	stceq	0, cr0, [r8], {71}
    35ec:	1e080048 	cdpne	0, 0, cr0, cr8, cr8, {2}
    35f0:	c6000014 	undefined
    35f4:	1c000005 	stcne	0, cr0, [r0], {5}
    35f8:	00001652 	andeq	r1, r0, r2, asr r6
    35fc:	3a020701 	bcc	85208 <__Stack_Size+0x84e08>
    3600:	01000000 	tsteq	r0, r0
    3604:	0e7f1b50 	vmoveq.s8	r1, d15[6]
    3608:	07010000 	streq	r0, [r1, -r0]
    360c:	00008902 	andeq	r8, r0, r2, lsl #18
    3610:	00143d00 	andseq	r3, r4, r0, lsl #26
    3614:	6d741f00 	ldclvs	15, cr1, [r4]
    3618:	09010070 	stmdbeq	r1, {r4, r5, r6}
    361c:	00003a02 	andeq	r3, r0, r2, lsl #20
    3620:	1d540100 	ldfnee	f0, [r4]
    3624:	000016fd 	strdeq	r1, [r0], -sp
    3628:	3a020901 	bcc	85a34 <__Stack_Size+0x85634>
    362c:	20000000 	andcs	r0, r0, r0
    3630:	00000f18 	andeq	r0, r0, r8, lsl pc
    3634:	3a020901 	bcc	85a40 <__Stack_Size+0x85640>
    3638:	5b000000 	blpl	3640 <__Stack_Size+0x3240>
    363c:	1d000014 	stcne	0, cr0, [r0, #-80]
    3640:	000016cc 	andeq	r1, r0, ip, asr #13
    3644:	3a020901 	bcc	85a50 <__Stack_Size+0x85650>
    3648:	00000000 	andeq	r0, r0, r0
    364c:	17020121 	strne	r0, [r2, -r1, lsr #2]
    3650:	3a010000 	bcc	43658 <__Stack_Size+0x43258>
    3654:	480c0102 	stmdami	ip, {r1, r8}
    3658:	48400800 	stmdami	r0, {fp}^
    365c:	149a0800 	ldrne	r0, [sl], #2048
    3660:	060d0000 	streq	r0, [sp], -r0
    3664:	1f1b0000 	svcne	0x001b0000
    3668:	01000016 	tsteq	r0, r6, lsl r0
    366c:	005e0239 	subseq	r0, lr, r9, lsr r2
    3670:	14b90000 	ldrtne	r0, [r9]
    3674:	aa1b0000 	bge	6c367c <__Stack_Size+0x6c327c>
    3678:	01000016 	tsteq	r0, r6, lsl r0
    367c:	005e0239 	subseq	r0, lr, r9, lsr r2
    3680:	14cc0000 	strbne	r0, [ip]
    3684:	74220000 	strtvc	r0, [r2]
    3688:	0100706d 	tsteq	r0, sp, rrx
    368c:	003a023b 	eorseq	r0, sl, fp, lsr r2
    3690:	23000000 	movwcs	r0, #0	; 0x0
    3694:	00175701 	andseq	r5, r7, r1, lsl #14
    3698:	016c0100 	cmneq	ip, r0, lsl #2
    369c:	08004840 	stmdaeq	r0, {r6, fp, lr}
    36a0:	08004858 	stmdaeq	r0, {r3, r4, r6, fp, lr}
    36a4:	000014df 	ldrdeq	r1, [r0], -pc
    36a8:	162f0124 	strtne	r0, [pc], -r4, lsr #2
    36ac:	34010000 	strcc	r0, [r1]
    36b0:	00485801 	subeq	r5, r8, r1, lsl #16
    36b4:	00490008 	subeq	r0, r9, r8
    36b8:	00150a08 	andseq	r0, r5, r8, lsl #20
    36bc:	17251300 	strne	r1, [r5, -r0, lsl #6]!
    36c0:	33010000 	movwcc	r0, #4096	; 0x1000
    36c4:	000002af 	andeq	r0, r0, pc, lsr #5
    36c8:	00001535 	andeq	r1, r0, r5, lsr r5
    36cc:	08e30000 	stmiaeq	r3!, {}^
    36d0:	00020000 	andeq	r0, r2, r0
    36d4:	00000dd7 	ldrdeq	r0, [r0], -r7
    36d8:	00000104 	andeq	r0, r0, r4, lsl #2
    36dc:	5a010000 	bpl	436e4 <__Stack_Size+0x432e4>
    36e0:	ec000018 	stc	0, cr0, [r0], {24}
    36e4:	00000001 	andeq	r0, r0, r1
    36e8:	84080049 	strhi	r0, [r8], #-73
    36ec:	d408004c 	strle	r0, [r8], #-76
    36f0:	0200000d 	andeq	r0, r0, #13	; 0xd
    36f4:	30220504 	eorcc	r0, r2, r4, lsl #10
    36f8:	02020000 	andeq	r0, r2, #0	; 0x0
    36fc:	00004b05 	andeq	r4, r0, r5, lsl #22
    3700:	06010200 	streq	r0, [r1], -r0, lsl #4
    3704:	000000d7 	ldrdeq	r0, [r0], -r7
    3708:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    370c:	45270200 	strmi	r0, [r7, #-512]!
    3710:	02000000 	andeq	r0, r0, #0	; 0x0
    3714:	309c0704 	addscc	r0, ip, r4, lsl #14
    3718:	75030000 	strvc	r0, [r3]
    371c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    3720:	00005728 	andeq	r5, r0, r8, lsr #14
    3724:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3728:	00000152 	andeq	r0, r0, r2, asr r1
    372c:	00387503 	eorseq	r7, r8, r3, lsl #10
    3730:	00682902 	rsbeq	r2, r8, r2, lsl #18
    3734:	01020000 	tsteq	r2, r0
    3738:	0000d508 	andeq	sp, r0, r8, lsl #10
    373c:	00450400 	subeq	r0, r5, r0, lsl #8
    3740:	6f050000 	svcvs	0x00050000
    3744:	06000000 	streq	r0, [r0], -r0
    3748:	8e390201 	cdphi	2, 3, cr0, cr9, cr1, {0}
    374c:	07000000 	streq	r0, [r0, -r0]
    3750:	000015c2 	andeq	r1, r0, r2, asr #11
    3754:	45530800 	ldrbmi	r0, [r3, #-2048]
    3758:	00010054 	andeq	r0, r1, r4, asr r0
    375c:	001d0109 	andseq	r0, sp, r9, lsl #2
    3760:	79390200 	ldmdbvc	r9!, {r9}
    3764:	06000000 	streq	r0, [r0], -r0
    3768:	ae3b0201 	cdpge	2, 3, cr0, cr11, cr1, {0}
    376c:	07000000 	streq	r0, [r0, -r0]
    3770:	000007c2 	andeq	r0, r0, r2, asr #15
    3774:	07e20700 	strbeq	r0, [r2, r0, lsl #14]!
    3778:	00010000 	andeq	r0, r1, r0
    377c:	00094409 	andeq	r4, r9, r9, lsl #8
    3780:	993b0200 	ldmdbls	fp!, {r9}
    3784:	0a000000 	beq	378c <__Stack_Size+0x338c>
    3788:	3c0b0704 	stccc	7, cr0, [fp], {4}
    378c:	01820303 	orreq	r0, r2, r3, lsl #6
    3790:	00000175 	andeq	r0, r0, r5, ror r1
    3794:	001a520c 	andseq	r5, sl, ip, lsl #4
    3798:	01830300 	orreq	r0, r3, r0, lsl #6
    379c:	00000185 	andeq	r0, r0, r5, lsl #3
    37a0:	0c002302 	stceq	3, cr2, [r0], {2}
    37a4:	0000018f 	andeq	r0, r0, pc, lsl #3
    37a8:	8a018403 	bhi	647bc <__Stack_Size+0x643bc>
    37ac:	02000001 	andeq	r0, r0, #1	; 0x1
    37b0:	160c0823 	strne	r0, [ip], -r3, lsr #16
    37b4:	0300001a 	movweq	r0, #26	; 0x1a
    37b8:	019a0185 	orrseq	r0, sl, r5, lsl #3
    37bc:	23030000 	movwcs	r0, #12288	; 0x3000
    37c0:	e20c0180 	and	r0, ip, #32	; 0x20
    37c4:	03000018 	movweq	r0, #24	; 0x18
    37c8:	018a0186 	orreq	r0, sl, r6, lsl #3
    37cc:	23030000 	movwcs	r0, #12288	; 0x3000
    37d0:	2c0c0188 	stfcss	f0, [ip], {136}
    37d4:	0300001a 	movweq	r0, #26	; 0x1a
    37d8:	019f0187 	orrseq	r0, pc, r7, lsl #3
    37dc:	23030000 	movwcs	r0, #12288	; 0x3000
    37e0:	5a0c0280 	bpl	3041e8 <__Stack_Size+0x303de8>
    37e4:	03000000 	movweq	r0, #0	; 0x0
    37e8:	018a0188 	orreq	r0, sl, r8, lsl #3
    37ec:	23030000 	movwcs	r0, #12288	; 0x3000
    37f0:	a20c0288 	andge	r0, ip, #-2147483640	; 0x80000008
    37f4:	03000019 	movweq	r0, #25	; 0x19
    37f8:	01a40189 	undefined instruction 0x01a40189
    37fc:	23030000 	movwcs	r0, #12288	; 0x3000
    3800:	a30c0380 	movwge	r0, #50048	; 0xc380
    3804:	03000001 	movweq	r0, #1	; 0x1
    3808:	018a018a 	orreq	r0, sl, sl, lsl #3
    380c:	23030000 	movwcs	r0, #12288	; 0x3000
    3810:	670c0388 	strvs	r0, [ip, -r8, lsl #7]
    3814:	03000017 	movweq	r0, #23	; 0x17
    3818:	01a9018b 	undefined instruction 0x01a9018b
    381c:	23030000 	movwcs	r0, #12288	; 0x3000
    3820:	640c0480 	strvs	r0, [ip], #-1152
    3824:	03000000 	movweq	r0, #0	; 0x0
    3828:	01ae018c 	undefined instruction 0x01ae018c
    382c:	23030000 	movwcs	r0, #12288	; 0x3000
    3830:	490d0488 	stmdbmi	sp, {r3, r7, sl}
    3834:	03005250 	movweq	r5, #592	; 0x250
    3838:	01ce018d 	biceq	r0, lr, sp, lsl #3
    383c:	23030000 	movwcs	r0, #12288	; 0x3000
    3840:	0e000680 	cfmadd32eq	mvax4, mvfx0, mvfx0, mvfx0
    3844:	00000045 	andeq	r0, r0, r5, asr #32
    3848:	00000185 	andeq	r0, r0, r5, lsl #3
    384c:	0000b90f 	andeq	fp, r0, pc, lsl #18
    3850:	04000100 	streq	r0, [r0], #-256
    3854:	00000175 	andeq	r0, r0, r5, ror r1
    3858:	00003a0e 	andeq	r3, r0, lr, lsl #20
    385c:	00019a00 	andeq	r9, r1, r0, lsl #20
    3860:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    3864:	001d0000 	andseq	r0, sp, r0
    3868:	00017504 	andeq	r7, r1, r4, lsl #10
    386c:	01750400 	cmneq	r5, r0, lsl #8
    3870:	75040000 	strvc	r0, [r4]
    3874:	04000001 	streq	r0, [r0], #-1
    3878:	00000175 	andeq	r0, r0, r5, ror r1
    387c:	00003a0e 	andeq	r3, r0, lr, lsl #20
    3880:	0001be00 	andeq	fp, r1, r0, lsl #28
    3884:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    3888:	003d0000 	eorseq	r0, sp, r0
    388c:	0000450e 	andeq	r4, r0, lr, lsl #10
    3890:	0001ce00 	andeq	ip, r1, r0, lsl #28
    3894:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    3898:	000e0000 	andeq	r0, lr, r0
    389c:	0001be04 	andeq	fp, r1, r4, lsl #28
    38a0:	03401000 	movteq	r1, #0	; 0x0
    38a4:	02af0191 	adceq	r0, pc, #1073741860	; 0x40000024
    38a8:	850c0000 	strhi	r0, [ip]
    38ac:	03000018 	movweq	r0, #24	; 0x18
    38b0:	00740192 	ldrbteq	r0, [r4], #-18
    38b4:	23020000 	movwcs	r0, #8192	; 0x2000
    38b8:	18dd0c00 	ldmne	sp, {sl, fp}^
    38bc:	93030000 	movwls	r0, #12288	; 0x3000
    38c0:	00006f01 	andeq	r6, r0, r1, lsl #30
    38c4:	04230200 	strteq	r0, [r3], #-512
    38c8:	001a270c 	andseq	r2, sl, ip, lsl #14
    38cc:	01940300 	orrseq	r0, r4, r0, lsl #6
    38d0:	0000006f 	andeq	r0, r0, pc, rrx
    38d4:	0c082302 	stceq	3, cr2, [r8], {2}
    38d8:	00001988 	andeq	r1, r0, r8, lsl #19
    38dc:	6f019503 	svcvs	0x00019503
    38e0:	02000000 	andeq	r0, r0, #0	; 0x0
    38e4:	530d0c23 	movwpl	r0, #56355	; 0xdc23
    38e8:	03005243 	movweq	r5, #579	; 0x243
    38ec:	006f0196 	mlseq	pc, r6, r1, r0
    38f0:	23020000 	movwcs	r0, #8192	; 0x2000
    38f4:	43430d10 	movtmi	r0, #15632	; 0x3d10
    38f8:	97030052 	smlsdls	r3, r2, r0, r0
    38fc:	00006f01 	andeq	r6, r0, r1, lsl #30
    3900:	14230200 	strtne	r0, [r3], #-512
    3904:	0019b10c 	andseq	fp, r9, ip, lsl #2
    3908:	01980300 	orrseq	r0, r8, r0, lsl #6
    390c:	000002bf 	strheq	r0, [r0], -pc
    3910:	0c182302 	ldceq	3, cr2, [r8], {2}
    3914:	000019b6 	strheq	r1, [r0], -r6
    3918:	6f019903 	svcvs	0x00019903
    391c:	02000000 	andeq	r0, r0, #0	; 0x0
    3920:	630c2423 	movwvs	r2, #50211	; 0xc423
    3924:	03000019 	movweq	r0, #25	; 0x19
    3928:	006f019a 	mlseq	pc, sl, r1, r0
    392c:	23020000 	movwcs	r0, #8192	; 0x2000
    3930:	1a360c28 	bne	d869d8 <__Stack_Size+0xd865d8>
    3934:	9b030000 	blls	c393c <__Stack_Size+0xc353c>
    3938:	00006f01 	andeq	r6, r0, r1, lsl #30
    393c:	2c230200 	sfmcs	f0, 4, [r3]
    3940:	001a310c 	andseq	r3, sl, ip, lsl #2
    3944:	019c0300 	orrseq	r0, ip, r0, lsl #6
    3948:	0000006f 	andeq	r0, r0, pc, rrx
    394c:	0c302302 	ldceq	3, cr2, [r0], #-8
    3950:	000019cc 	andeq	r1, r0, ip, asr #19
    3954:	6f019d03 	svcvs	0x00019d03
    3958:	02000000 	andeq	r0, r0, #0	; 0x0
    395c:	3a0c3423 	bcc	3109f0 <__Stack_Size+0x3105f0>
    3960:	03000019 	movweq	r0, #25	; 0x19
    3964:	006f019e 	mlseq	pc, lr, r1, r0
    3968:	23020000 	movwcs	r0, #8192	; 0x2000
    396c:	1a4d0c38 	bne	1346a54 <__Stack_Size+0x1346654>
    3970:	9f030000 	svcls	0x00030000
    3974:	00006f01 	andeq	r6, r0, r1, lsl #30
    3978:	3c230200 	sfmcc	f0, 4, [r3]
    397c:	00450e00 	subeq	r0, r5, r0, lsl #28
    3980:	02bf0000 	adcseq	r0, pc, #0	; 0x0
    3984:	b90f0000 	stmdblt	pc, {}
    3988:	02000000 	andeq	r0, r0, #0	; 0x0
    398c:	02af0400 	adceq	r0, pc, #0	; 0x0
    3990:	04110000 	ldreq	r0, [r1]
    3994:	03051b04 	movweq	r1, #23300	; 0x5b04
    3998:	d3120000 	tstle	r2, #0	; 0x0
    399c:	04000008 	streq	r0, [r0], #-8
    39a0:	00005e1c 	andeq	r5, r0, ip, lsl lr
    39a4:	00230200 	eoreq	r0, r3, r0, lsl #4
    39a8:	00088712 	andeq	r8, r8, r2, lsl r7
    39ac:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    39b0:	02000000 	andeq	r0, r0, #0	; 0x0
    39b4:	e3120123 	tst	r2, #-1073741816	; 0xc0000008
    39b8:	04000008 	streq	r0, [r0], #-8
    39bc:	00005e1e 	andeq	r5, r0, lr, lsl lr
    39c0:	02230200 	eoreq	r0, r3, #0	; 0x0
    39c4:	00079c12 	andeq	r9, r7, r2, lsl ip
    39c8:	ae1f0400 	cfmulsge	mvf0, mvf15, mvf0
    39cc:	02000000 	andeq	r0, r0, #0	; 0x0
    39d0:	09000323 	stmdbeq	r0, {r0, r1, r5, r8, r9}
    39d4:	00000954 	andeq	r0, r0, r4, asr r9
    39d8:	02c42004 	sbceq	r2, r4, #4	; 0x4
    39dc:	01130000 	tsteq	r3, r0
    39e0:	00001b83 	andeq	r1, r0, r3, lsl #23
    39e4:	00012501 	andeq	r2, r1, r1, lsl #10
    39e8:	34080049 	strcc	r0, [r8], #-73
    39ec:	01080049 	tsteq	r8, r9, asr #32
    39f0:	0003355d 	andeq	r3, r3, sp, asr r5
    39f4:	0b341400 	bleq	d089fc <__Stack_Size+0xd085fc>
    39f8:	26010000 	strcs	r0, [r1], -r0
    39fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3a00:	13005201 	movwne	r5, #513	; 0x201
    3a04:	001b1001 	andseq	r1, fp, r1
    3a08:	013c0100 	teqeq	ip, r0, lsl #2
    3a0c:	08004934 	stmdaeq	r0, {r2, r4, r5, r8, fp, lr}
    3a10:	08004964 	stmdaeq	r0, {r2, r5, r6, r8, fp, lr}
    3a14:	03585d01 	cmpeq	r8, #64	; 0x40
    3a18:	34150000 	ldrcc	r0, [r5]
    3a1c:	0100000b 	tsteq	r0, fp
    3a20:	00003a3d 	andeq	r3, r0, sp, lsr sl
    3a24:	01130000 	tsteq	r3, r0
    3a28:	00001b8f 	andeq	r1, r0, pc, lsl #23
    3a2c:	64016201 	strvs	r6, [r1], #-513
    3a30:	78080049 	stmdavc	r8, {r0, r3, r6}
    3a34:	01080049 	tsteq	r8, r9, asr #32
    3a38:	00037f5d 	andeq	r7, r3, sp, asr pc
    3a3c:	188b1600 	stmne	fp, {r9, sl, ip}
    3a40:	61010000 	tstvs	r1, r0
    3a44:	0000003a 	andeq	r0, r0, sl, lsr r0
    3a48:	00001554 	andeq	r1, r0, r4, asr r5
    3a4c:	a7011700 	strge	r1, [r1, -r0, lsl #14]
    3a50:	01000019 	tsteq	r0, r9, lsl r0
    3a54:	49780175 	ldmdbmi	r8!, {r0, r2, r4, r5, r6, r8}^
    3a58:	49f40800 	ldmibmi	r4!, {fp}^
    3a5c:	15670800 	strbne	r0, [r7, #-2048]!
    3a60:	03eb0000 	mvneq	r0, #0	; 0x0
    3a64:	8b160000 	blhi	583a6c <__Stack_Size+0x58366c>
    3a68:	01000017 	tsteq	r0, r7, lsl r0
    3a6c:	0003eb74 	andeq	lr, r3, r4, ror fp
    3a70:	00158600 	andseq	r8, r5, r0, lsl #12
    3a74:	1a1b1800 	bne	6c9a7c <__Stack_Size+0x6c967c>
    3a78:	76010000 	strvc	r0, [r1], -r0
    3a7c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3a80:	000015a4 	andeq	r1, r0, r4, lsr #11
    3a84:	000f1818 	andeq	r1, pc, r8, lsl r8
    3a88:	3a760100 	bcc	1d83e90 <__Stack_Size+0x1d83a90>
    3a8c:	cd000000 	stcgt	0, cr0, [r0]
    3a90:	18000015 	stmdane	r0, {r0, r2, r4}
    3a94:	000016cc 	andeq	r1, r0, ip, asr #13
    3a98:	003a7601 	eorseq	r7, sl, r1, lsl #12
    3a9c:	15eb0000 	strbne	r0, [fp]!
    3aa0:	13150000 	tstne	r5, #0	; 0x0
    3aa4:	01000018 	tsteq	r0, r8, lsl r0
    3aa8:	00003a77 	andeq	r3, r0, r7, ror sl
    3aac:	19d21500 	ldmibne	r2, {r8, sl, ip}^
    3ab0:	77010000 	strvc	r0, [r1, -r0]
    3ab4:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ab8:	05041900 	streq	r1, [r4, #-2304]
    3abc:	13000003 	movwne	r0, #3	; 0x3
    3ac0:	001a0601 	andseq	r0, sl, r1, lsl #12
    3ac4:	01a90100 	undefined instruction 0x01a90100
    3ac8:	080049f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, lr}
    3acc:	08004a00 	stmdaeq	r0, {r9, fp, lr}
    3ad0:	04165d01 	ldreq	r5, [r6], #-3329
    3ad4:	8b1a0000 	blhi	683adc <__Stack_Size+0x6836dc>
    3ad8:	01000017 	tsteq	r0, r7, lsl r0
    3adc:	0003eba8 	andeq	lr, r3, r8, lsr #23
    3ae0:	00500100 	subseq	r0, r0, r0, lsl #2
    3ae4:	179b011b 	undefined
    3ae8:	06010000 	streq	r0, [r1], -r0
    3aec:	004c0101 	subeq	r0, ip, r1, lsl #2
    3af0:	4a000000 	bmi	3af8 <__Stack_Size+0x36f8>
    3af4:	4a180800 	bmi	605afc <__Stack_Size+0x6056fc>
    3af8:	5d010800 	stcpl	8, cr0, [r1]
    3afc:	1aed011c 	bne	ffb43f74 <SCS_BASE+0x1fb35f74>
    3b00:	13010000 	movwne	r0, #4096	; 0x1000
    3b04:	008e0101 	addeq	r0, lr, r1, lsl #2
    3b08:	4a180000 	bmi	603b10 <__Stack_Size+0x603710>
    3b0c:	4a3c0800 	bmi	f05b14 <__Stack_Size+0xf05714>
    3b10:	5d010800 	stcpl	8, cr0, [r1]
    3b14:	00000475 	andeq	r0, r0, r5, ror r4
    3b18:	0008d31d 	andeq	sp, r8, sp, lsl r3
    3b1c:	01120100 	tsteq	r2, r0, lsl #2
    3b20:	0000005e 	andeq	r0, r0, lr, asr r0
    3b24:	000015fe 	strdeq	r1, [r0], -lr
    3b28:	001ba81e 	andseq	sl, fp, lr, lsl r8
    3b2c:	01140100 	tsteq	r4, r0, lsl #2
    3b30:	0000008e 	andeq	r0, r0, lr, lsl #1
    3b34:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    3b38:	01150100 	tsteq	r5, r0, lsl #2
    3b3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b40:	20005201 	andcs	r5, r0, r1, lsl #4
    3b44:	00193f01 	andseq	r3, r9, r1, lsl #30
    3b48:	012f0100 	teqeq	pc, r0, lsl #2
    3b4c:	004a3c01 	subeq	r3, sl, r1, lsl #24
    3b50:	004a4808 	subeq	r4, sl, r8, lsl #16
    3b54:	9c5d0108 	ldflse	f0, [sp], {8}
    3b58:	21000004 	tstcs	r0, r4
    3b5c:	000008d3 	ldrdeq	r0, [r0], -r3
    3b60:	5e012e01 	cdppl	14, 0, cr2, cr1, cr1, {0}
    3b64:	01000000 	tsteq	r0, r0
    3b68:	01200050 	qsubeq	r0, r0, r0
    3b6c:	0000176c 	andeq	r1, r0, ip, ror #14
    3b70:	01013e01 	tsteq	r1, r1, lsl #28
    3b74:	08004a48 	stmdaeq	r0, {r3, r6, r9, fp, lr}
    3b78:	08004a60 	stmdaeq	r0, {r5, r6, r9, fp, lr}
    3b7c:	04c55d01 	strbeq	r5, [r5], #3329
    3b80:	d31d0000 	tstle	sp, #0	; 0x0
    3b84:	01000008 	tsteq	r0, r8
    3b88:	005e013d 	subseq	r0, lr, sp, lsr r1
    3b8c:	16110000 	ldrne	r0, [r1], -r0
    3b90:	1b000000 	blne	3b98 <__Stack_Size+0x3798>
    3b94:	0018b201 	andseq	fp, r8, r1, lsl #4
    3b98:	014e0100 	cmpeq	lr, r0, lsl #2
    3b9c:	00004c01 	andeq	r4, r0, r1, lsl #24
    3ba0:	004a6000 	subeq	r6, sl, r0
    3ba4:	004a7008 	subeq	r7, sl, r8
    3ba8:	1c5d0108 	ldfnee	f0, [sp], {8}
    3bac:	001b6101 	andseq	r6, fp, r1, lsl #2
    3bb0:	015b0100 	cmpeq	fp, r0, lsl #2
    3bb4:	00008e01 	andeq	r8, r0, r1, lsl #28
    3bb8:	004a7000 	subeq	r7, sl, r0
    3bbc:	004a9408 	subeq	r9, sl, r8, lsl #8
    3bc0:	245d0108 	ldrbcs	r0, [sp], #-264
    3bc4:	1d000005 	stcne	0, cr0, [r0, #-20]
    3bc8:	000008d3 	ldrdeq	r0, [r0], -r3
    3bcc:	5e015a01 	fmacspl	s10, s2, s2
    3bd0:	24000000 	strcs	r0, [r0]
    3bd4:	1e000016 	mcrne	0, 0, r0, cr0, cr6, {0}
    3bd8:	00001b38 	andeq	r1, r0, r8, lsr fp
    3bdc:	8e015c01 	cdphi	12, 0, cr5, cr1, cr1, {0}
    3be0:	1f000000 	svcne	0x00000000
    3be4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3be8:	3a015d01 	bcc	5aff4 <__Stack_Size+0x5abf4>
    3bec:	01000000 	tsteq	r0, r0
    3bf0:	011b0052 	tsteq	fp, r2, asr r0
    3bf4:	0000187d 	andeq	r1, r0, sp, ror r8
    3bf8:	01017801 	tsteq	r1, r1, lsl #16
    3bfc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c00:	08004a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, lr}
    3c04:	08004aa0 	stmdaeq	r0, {r5, r7, r9, fp, lr}
    3c08:	01205d01 	teqeq	r0, r1, lsl #26
    3c0c:	0000198e 	andeq	r1, r0, lr, lsl #19
    3c10:	01018a01 	tsteq	r1, r1, lsl #20
    3c14:	08004aa0 	stmdaeq	r0, {r5, r7, r9, fp, lr}
    3c18:	08004ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, lr}
    3c1c:	05735d01 	ldrbeq	r5, [r3, #-3329]!
    3c20:	2b210000 	blcs	843c28 <__Stack_Size+0x843828>
    3c24:	0100001b 	tsteq	r0, fp, lsl r0
    3c28:	003a0189 	eorseq	r0, sl, r9, lsl #3
    3c2c:	50010000 	andpl	r0, r1, r0
    3c30:	000f821d 	andeq	r8, pc, sp, lsl r2
    3c34:	01890100 	orreq	r0, r9, r0, lsl #2
    3c38:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c3c:	00001637 	andeq	r1, r0, r7, lsr r6
    3c40:	fa012200 	blx	4c448 <__Stack_Size+0x4c048>
    3c44:	01000017 	tsteq	r0, r7, lsl r0
    3c48:	b401019a 	strlt	r0, [r1], #-410
    3c4c:	c408004a 	strgt	r0, [r8], #-74
    3c50:	0108004a 	tsteq	r8, sl, asr #32
    3c54:	eb01225d 	bl	4c5d0 <__Stack_Size+0x4c1d0>
    3c58:	01000018 	tsteq	r0, r8, lsl r0
    3c5c:	c40101a6 	strgt	r0, [r1], #-422
    3c60:	d408004a 	strle	r0, [r8], #-74
    3c64:	0108004a 	tsteq	r8, sl, asr #32
    3c68:	f201205d 	vqadd.s8	q1, <illegal reg q0.5>, <illegal reg q6.5>
    3c6c:	01000019 	tsteq	r0, r9, lsl r0
    3c70:	d40101b9 	strle	r0, [r1], #-441
    3c74:	f008004a 	undefined instruction 0xf008004a
    3c78:	0108004a 	tsteq	r8, sl, asr #32
    3c7c:	0005d05d 	andeq	sp, r5, sp, asr r0
    3c80:	1b542100 	blne	150c088 <__Stack_Size+0x150bc88>
    3c84:	b8010000 	stmdalt	r1, {}
    3c88:	00005e01 	andeq	r5, r0, r1, lsl #28
    3c8c:	21500100 	cmpcs	r0, r0, lsl #2
    3c90:	00000e7f 	andeq	r0, r0, pc, ror lr
    3c94:	ae01b801 	cdpge	8, 0, cr11, cr1, cr1, {0}
    3c98:	01000000 	tsteq	r0, r0
    3c9c:	01200051 	qsubeq	r0, r1, r0
    3ca0:	000019d9 	ldrdeq	r1, [r0], -r9
    3ca4:	0101d701 	tsteq	r1, r1, lsl #14
    3ca8:	08004af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp, lr}
    3cac:	08004b18 	stmdaeq	r0, {r3, r4, r8, r9, fp, lr}
    3cb0:	06155d01 	ldreq	r5, [r5], -r1, lsl #26
    3cb4:	cf1d0000 	svcgt	0x001d0000
    3cb8:	01000018 	tsteq	r0, r8, lsl r0
    3cbc:	003a01d6 	ldrsbteq	r0, [sl], -r6
    3cc0:	164a0000 	strbne	r0, [sl], -r0
    3cc4:	7f210000 	svcvc	0x00210000
    3cc8:	0100000e 	tsteq	r0, lr
    3ccc:	00ae01d6 	ldrdeq	r0, [lr], r6
    3cd0:	51010000 	tstpl	r1, r0
    3cd4:	000f1823 	andeq	r1, pc, r3, lsr #16
    3cd8:	01d80100 	bicseq	r0, r8, r0, lsl #2
    3cdc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ce0:	24005001 	strcs	r5, [r0], #-1
    3ce4:	00183901 	andseq	r3, r8, r1, lsl #18
    3ce8:	02000100 	andeq	r0, r0, #0	; 0x0
    3cec:	004b1801 	subeq	r1, fp, r1, lsl #16
    3cf0:	004b7008 	subeq	r7, fp, r8
    3cf4:	00165d08 	andseq	r5, r6, r8, lsl #26
    3cf8:	00069800 	andeq	r9, r6, r0, lsl #16
    3cfc:	18cf1d00 	stmiane	pc, {r8, sl, fp, ip}^
    3d00:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    3d04:	00003a01 	andeq	r3, r0, r1, lsl #20
    3d08:	00167c00 	andseq	r7, r6, r0, lsl #24
    3d0c:	1acd1d00 	bne	ff34b114 <SCS_BASE+0x1f33d114>
    3d10:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    3d14:	00005e01 	andeq	r5, r0, r1, lsl #28
    3d18:	00168f00 	andseq	r8, r6, r0, lsl #30
    3d1c:	17d11d00 	ldrbne	r1, [r1, r0, lsl #26]
    3d20:	ff010000 	undefined instruction 0xff010000
    3d24:	00005e01 	andeq	r5, r0, r1, lsl #28
    3d28:	0016a200 	andseq	sl, r6, r0, lsl #4
    3d2c:	16fd2500 	ldrbtne	r2, [sp], r0, lsl #10
    3d30:	01010000 	tsteq	r1, r0
    3d34:	00003a02 	andeq	r3, r0, r2, lsl #20
    3d38:	0016b500 	andseq	fp, r6, r0, lsl #10
    3d3c:	1a731e00 	bne	1ccb544 <__Stack_Size+0x1ccb144>
    3d40:	01010000 	tsteq	r1, r0
    3d44:	00003a02 	andeq	r3, r0, r2, lsl #20
    3d48:	1b481e00 	blne	120b550 <__Stack_Size+0x120b150>
    3d4c:	01010000 	tsteq	r1, r0
    3d50:	00003a02 	andeq	r3, r0, r2, lsl #20
    3d54:	1a1b2500 	bne	6cd15c <__Stack_Size+0x6ccd5c>
    3d58:	02010000 	andeq	r0, r1, #0	; 0x0
    3d5c:	00003a02 	andeq	r3, r0, r2, lsl #20
    3d60:	0016c800 	andseq	ip, r6, r0, lsl #16
    3d64:	011c0000 	tsteq	ip, r0
    3d68:	00001a78 	andeq	r1, r0, r8, ror sl
    3d6c:	01022901 	tsteq	r2, r1, lsl #18
    3d70:	0000008e 	andeq	r0, r0, lr, lsl #1
    3d74:	08004b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp, lr}
    3d78:	08004b90 	stmdaeq	r0, {r4, r7, r8, r9, fp, lr}
    3d7c:	06ed5d01 	strbteq	r5, [sp], r1, lsl #26
    3d80:	cf1d0000 	svcgt	0x001d0000
    3d84:	01000018 	tsteq	r0, r8, lsl r0
    3d88:	003a0228 	eorseq	r0, sl, r8, lsr #4
    3d8c:	16f10000 	ldrbtne	r0, [r1], r0
    3d90:	651e0000 	ldrvs	r0, [lr]
    3d94:	01000010 	tsteq	r0, r0, lsl r0
    3d98:	008e022a 	addeq	r0, lr, sl, lsr #4
    3d9c:	74260000 	strtvc	r0, [r6]
    3da0:	0100706d 	tsteq	r0, sp, rrx
    3da4:	003a022b 	eorseq	r0, sl, fp, lsr #4
    3da8:	5c250000 	stcpl	0, cr0, [r5]
    3dac:	01000019 	tsteq	r0, r9, lsl r0
    3db0:	003a022b 	eorseq	r0, sl, fp, lsr #4
    3db4:	17040000 	strne	r0, [r4, -r0]
    3db8:	20000000 	andcs	r0, r0, r0
    3dbc:	00196801 	andseq	r6, r9, r1, lsl #16
    3dc0:	024f0100 	subeq	r0, pc, #0	; 0x0
    3dc4:	004b9001 	subeq	r9, fp, r1
    3dc8:	004ba808 	subeq	sl, fp, r8, lsl #16
    3dcc:	225d0108 	subscs	r0, sp, #2	; 0x2
    3dd0:	1d000007 	stcne	0, cr0, [r0, #-28]
    3dd4:	000018cf 	andeq	r1, r0, pc, asr #17
    3dd8:	3a024e01 	bcc	975e4 <__Stack_Size+0x971e4>
    3ddc:	22000000 	andcs	r0, r0, #0	; 0x0
    3de0:	26000017 	undefined
    3de4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3de8:	3a025001 	bcc	97df4 <__Stack_Size+0x979f4>
    3dec:	00000000 	andeq	r0, r0, r0
    3df0:	1a9e0120 	bne	fe784278 <SCS_BASE+0x1e776278>
    3df4:	67010000 	strvs	r0, [r1, -r0]
    3df8:	4ba80102 	blmi	fea04208 <SCS_BASE+0x1e9f6208>
    3dfc:	4bc00800 	blmi	ff005e04 <SCS_BASE+0x1eff7e04>
    3e00:	5d010800 	stcpl	8, cr0, [r1]
    3e04:	00000757 	andeq	r0, r0, r7, asr r7
    3e08:	0018cf1d 	andseq	ip, r8, sp, lsl pc
    3e0c:	02660100 	rsbeq	r0, r6, #0	; 0x0
    3e10:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e14:	00001735 	andeq	r1, r0, r5, lsr r7
    3e18:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    3e1c:	02680100 	rsbeq	r0, r8, #0	; 0x0
    3e20:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e24:	02011c00 	andeq	r1, r1, #0	; 0x0
    3e28:	01000019 	tsteq	r0, r9, lsl r0
    3e2c:	8e010285 	cdphi	2, 0, cr0, cr1, cr5, {4}
    3e30:	c0000000 	andgt	r0, r0, r0
    3e34:	e008004b 	and	r0, r8, fp, asr #32
    3e38:	0108004b 	tsteq	r8, fp, asr #32
    3e3c:	0007aa5d 	andeq	sl, r7, sp, asr sl
    3e40:	18cf1d00 	stmiane	pc, {r8, sl, fp, ip}^
    3e44:	84010000 	strhi	r0, [r1]
    3e48:	00003a02 	andeq	r3, r0, r2, lsl #20
    3e4c:	00174800 	andseq	r4, r7, r0, lsl #16
    3e50:	10651e00 	rsbne	r1, r5, r0, lsl #28
    3e54:	86010000 	strhi	r0, [r1], -r0
    3e58:	00008e02 	andeq	r8, r0, r2, lsl #28
    3e5c:	6d742600 	ldclvs	6, cr2, [r4]
    3e60:	88010070 	stmdahi	r1, {r4, r5, r6}
    3e64:	00003a02 	andeq	r3, r0, r2, lsl #20
    3e68:	195c2300 	ldmdbne	ip, {r8, r9, sp}^
    3e6c:	88010000 	stmdahi	r1, {}
    3e70:	00003a02 	andeq	r3, r0, r2, lsl #20
    3e74:	00530100 	subseq	r0, r3, r0, lsl #2
    3e78:	1a57011c 	bne	15c42f0 <__Stack_Size+0x15c3ef0>
    3e7c:	ad010000 	stcge	0, cr0, [r1]
    3e80:	003a0102 	eorseq	r0, sl, r2, lsl #2
    3e84:	4be00000 	blmi	ff803e8c <SCS_BASE+0x1f7f5e8c>
    3e88:	4c240800 	stcmi	8, cr0, [r4]
    3e8c:	5d010800 	stcpl	8, cr0, [r1]
    3e90:	00000807 	andeq	r0, r0, r7, lsl #16
    3e94:	0018cf1d 	andseq	ip, r8, sp, lsl pc
    3e98:	02ac0100 	adceq	r0, ip, #0	; 0x0
    3e9c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ea0:	0000175b 	andeq	r1, r0, fp, asr r7
    3ea4:	001ac025 	andseq	ip, sl, r5, lsr #32
    3ea8:	02ae0100 	adceq	r0, lr, #0	; 0x0
    3eac:	0000003a 	andeq	r0, r0, sl, lsr r0
    3eb0:	00001784 	andeq	r1, r0, r4, lsl #15
    3eb4:	000f1825 	andeq	r1, pc, r5, lsr #16
    3eb8:	02af0100 	adceq	r0, pc, #0	; 0x0
    3ebc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ec0:	000017ad 	andeq	r1, r0, sp, lsr #15
    3ec4:	00195c25 	andseq	r5, r9, r5, lsr #24
    3ec8:	02af0100 	adceq	r0, pc, #0	; 0x0
    3ecc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ed0:	000017d6 	ldrdeq	r1, [r0], -r6
    3ed4:	bc011c00 	stclt	12, cr1, [r1], {0}
    3ed8:	01000017 	tsteq	r0, r7, lsl r0
    3edc:	3a0102db 	bcc	44a50 <__Stack_Size+0x44650>
    3ee0:	24000000 	strcs	r0, [r0]
    3ee4:	3808004c 	stmdacc	r8, {r2, r3, r6}
    3ee8:	0108004c 	tsteq	r8, ip, asr #32
    3eec:	0008505d 	andeq	r5, r8, sp, asr r0
    3ef0:	18cf1d00 	stmiane	pc, {r8, sl, fp, ip}^
    3ef4:	da010000 	ble	43efc <__Stack_Size+0x43afc>
    3ef8:	00003a02 	andeq	r3, r0, r2, lsl #20
    3efc:	0017f400 	andseq	pc, r7, r0, lsl #8
    3f00:	182c2500 	stmdane	ip!, {r8, sl, sp}
    3f04:	dc010000 	stcle	0, cr0, [r1], {0}
    3f08:	00003a02 	andeq	r3, r0, r2, lsl #20
    3f0c:	00180700 	andseq	r0, r8, r0, lsl #14
    3f10:	6d742600 	ldclvs	6, cr2, [r4]
    3f14:	dd010070 	stcle	0, cr0, [r1, #-448]
    3f18:	00003a02 	andeq	r3, r0, r2, lsl #20
    3f1c:	01270000 	teqeq	r7, r0
    3f20:	000019bc 	strheq	r1, [r0], -ip
    3f24:	3a01fa01 	bcc	82730 <__Stack_Size+0x82330>
    3f28:	38000000 	stmdacc	r0, {}
    3f2c:	4408004c 	strmi	r0, [r8], #-76
    3f30:	1a08004c 	bne	204068 <__Stack_Size+0x203c68>
    3f34:	17000018 	smladne	r0, r8, r0, r0
    3f38:	00192701 	andseq	r2, r9, r1, lsl #14
    3f3c:	01eb0100 	mvneq	r0, r0, lsl #2
    3f40:	08004c44 	stmdaeq	r0, {r2, r6, sl, fp, lr}
    3f44:	08004c52 	stmdaeq	r0, {r1, r4, r6, sl, fp, lr}
    3f48:	00001845 	andeq	r1, r0, r5, asr #16
    3f4c:	00000892 	muleq	r0, r2, r8
    3f50:	001b1f16 	andseq	r1, fp, r6, lsl pc
    3f54:	3aea0100 	bcc	ffa8435c <SCS_BASE+0x1fa7635c>
    3f58:	70000000 	andvc	r0, r0, r0
    3f5c:	00000018 	andeq	r0, r0, r8, lsl r0
    3f60:	189e0128 	ldmne	lr, {r3, r5, r8}
    3f64:	dd010000 	stcle	0, cr0, [r1]
    3f68:	004c5401 	subeq	r5, ip, r1, lsl #8
    3f6c:	004c6008 	subeq	r6, ip, r8
    3f70:	00188308 	andseq	r8, r8, r8, lsl #6
    3f74:	3b012800 	blcc	4df7c <__Stack_Size+0x4db7c>
    3f78:	0100001a 	tsteq	r0, sl, lsl r0
    3f7c:	4c6001d1 	stfmie	f0, [r0], #-836
    3f80:	4c6c0800 	stclmi	8, cr0, [ip]
    3f84:	18ae0800 	stmiane	lr!, {fp}
    3f88:	01280000 	teqeq	r8, r0
    3f8c:	0000181a 	andeq	r1, r0, sl, lsl r8
    3f90:	6c01c501 	cfstr32vs	mvfx12, [r1], {1}
    3f94:	7808004c 	stmdavc	r8, {r2, r3, r6}
    3f98:	d908004c 	stmdble	r8, {r2, r3, r6}
    3f9c:	28000018 	stmdacs	r0, {r3, r4}
    3fa0:	0017ea01 	andseq	lr, r7, r1, lsl #20
    3fa4:	01b90100 	undefined instruction 0x01b90100
    3fa8:	08004c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, lr}
    3fac:	08004c84 	stmdaeq	r0, {r2, r7, sl, fp, lr}
    3fb0:	00001904 	andeq	r1, r0, r4, lsl #18
    3fb4:	00024300 	andeq	r4, r2, r0, lsl #6
    3fb8:	30000200 	andcc	r0, r0, r0, lsl #4
    3fbc:	04000010 	streq	r0, [r0], #-16
    3fc0:	00000001 	andeq	r0, r0, r1
    3fc4:	1c160100 	ldfnes	f0, [r6], {0}
    3fc8:	01ec0000 	mvneq	r0, r0
    3fcc:	4c840000 	stcmi	0, cr0, [r4], {0}
    3fd0:	4d640800 	stclmi	8, cr0, [r4]
    3fd4:	0f7e0800 	svceq	0x007e0800
    3fd8:	04020000 	streq	r0, [r2]
    3fdc:	00302205 	eorseq	r2, r0, r5, lsl #4
    3fe0:	05020200 	streq	r0, [r2, #-512]
    3fe4:	0000004b 	andeq	r0, r0, fp, asr #32
    3fe8:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    3fec:	03000000 	movweq	r0, #0	; 0x0
    3ff0:	00323375 	eorseq	r3, r2, r5, ror r3
    3ff4:	00452702 	subeq	r2, r5, r2, lsl #14
    3ff8:	04020000 	streq	r0, [r2]
    3ffc:	00309c07 	eorseq	r9, r0, r7, lsl #24
    4000:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4004:	00000152 	andeq	r0, r0, r2, asr r1
    4008:	00387503 	eorseq	r7, r8, r3, lsl #10
    400c:	005d2902 	subseq	r2, sp, r2, lsl #18
    4010:	01020000 	tsteq	r2, r0
    4014:	0000d508 	andeq	sp, r0, r8, lsl #10
    4018:	00450400 	subeq	r0, r5, r0, lsl #8
    401c:	01050000 	tsteq	r5, r0
    4020:	007e3902 	rsbseq	r3, lr, r2, lsl #18
    4024:	c2060000 	andgt	r0, r6, #0	; 0x0
    4028:	00000015 	andeq	r0, r0, r5, lsl r0
    402c:	54455307 	strbpl	r5, [r5], #-775
    4030:	08000100 	stmdaeq	r0, {r8}
    4034:	00001f07 	andeq	r1, r0, r7, lsl #30
    4038:	00693902 	rsbeq	r3, r9, r2, lsl #18
    403c:	01050000 	tsteq	r5, r0
    4040:	009e3b02 	addseq	r3, lr, r2, lsl #22
    4044:	c2060000 	andgt	r0, r6, #0	; 0x0
    4048:	00000007 	andeq	r0, r0, r7
    404c:	0007e206 	andeq	lr, r7, r6, lsl #4
    4050:	08000100 	stmdaeq	r0, {r8}
    4054:	00000944 	andeq	r0, r0, r4, asr #18
    4058:	00893b02 	addeq	r3, r9, r2, lsl #22
    405c:	04090000 	streq	r0, [r9]
    4060:	03080a07 	movweq	r0, #35335	; 0x8a07
    4064:	00d301a4 	sbcseq	r0, r3, r4, lsr #3
    4068:	430b0000 	movwmi	r0, #45056	; 0xb000
    406c:	a5030052 	strge	r0, [r3, #-82]
    4070:	00006401 	andeq	r6, r0, r1, lsl #8
    4074:	00230200 	eoreq	r0, r3, r0, lsl #4
    4078:	5253430b 	subspl	r4, r3, #738197504	; 0x2c000000
    407c:	01a60300 	undefined instruction 0x01a60300
    4080:	00000064 	andeq	r0, r0, r4, rrx
    4084:	00042302 	andeq	r2, r4, r2, lsl #6
    4088:	1c7d010c 	ldfnee	f0, [sp], #-48
    408c:	52010000 	andpl	r0, r1, #0	; 0x0
    4090:	004c8401 	subeq	r8, ip, r1, lsl #8
    4094:	004c9008 	subeq	r9, ip, r8
    4098:	f85d0108 	undefined instruction 0xf85d0108
    409c:	0d000000 	stceq	0, cr0, [r0]
    40a0:	00000e7f 	andeq	r0, r0, pc, ror lr
    40a4:	009e5101 	addseq	r5, lr, r1, lsl #2
    40a8:	50010000 	andpl	r0, r1, r0
    40ac:	0b010c00 	bleq	470b4 <__Stack_Size+0x46cb4>
    40b0:	0100001c 	tsteq	r0, ip, lsl r0
    40b4:	4c900162 	ldfmis	f0, [r0], {98}
    40b8:	4c9c0800 	ldcmi	8, cr0, [ip], {0}
    40bc:	5d010800 	stcpl	8, cr0, [r1]
    40c0:	0000011d 	andeq	r0, r0, sp, lsl r1
    40c4:	000e7f0d 	andeq	r7, lr, sp, lsl #30
    40c8:	9e610100 	powlss	f0, f1, f0
    40cc:	01000000 	tsteq	r0, r0
    40d0:	010c0050 	qaddeq	r0, r0, ip
    40d4:	00001c38 	andeq	r1, r0, r8, lsr ip
    40d8:	9c017b01 	stcls	11, cr7, [r1], {1}
    40dc:	b008004c 	andlt	r0, r8, ip, asr #32
    40e0:	0108004c 	tsteq	r8, ip, asr #32
    40e4:	0001535d 	andeq	r5, r1, sp, asr r3
    40e8:	1bf50e00 	blne	ffd478f0 <SCS_BASE+0x1fd398f0>
    40ec:	7a010000 	bvc	440f4 <__Stack_Size+0x43cf4>
    40f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    40f4:	0000192f 	andeq	r1, r0, pc, lsr #18
    40f8:	000f180f 	andeq	r1, pc, pc, lsl #16
    40fc:	3a7c0100 	bcc	1f04504 <__Stack_Size+0x1f04104>
    4100:	42000000 	andmi	r0, r0, #0	; 0x0
    4104:	00000019 	andeq	r0, r0, r9, lsl r0
    4108:	1c91010c 	ldfnes	f0, [r1], {12}
    410c:	96010000 	strls	r0, [r1], -r0
    4110:	004cb001 	subeq	fp, ip, r1
    4114:	004cbc08 	subeq	fp, ip, r8, lsl #24
    4118:	785d0108 	ldmdavc	sp, {r3, r8}^
    411c:	0d000001 	stceq	0, cr0, [r0, #-4]
    4120:	00000e7f 	andeq	r0, r0, pc, ror lr
    4124:	009e9501 	addseq	r9, lr, r1, lsl #10
    4128:	50010000 	andpl	r0, r1, r0
    412c:	4b011000 	blmi	48134 <__Stack_Size+0x47d34>
    4130:	0100001c 	tsteq	r0, ip, lsl r0
    4134:	007e01f3 	ldrshteq	r0, [lr], #-19
    4138:	4cbc0000 	ldcmi	0, cr0, [ip]
    413c:	4cd00800 	ldclmi	8, cr0, [r0], {0}
    4140:	5d010800 	stcpl	8, cr0, [r1]
    4144:	000001ae 	andeq	r0, r0, lr, lsr #3
    4148:	001c020e 	andseq	r0, ip, lr, lsl #4
    414c:	3af20100 	bcc	ffc84554 <SCS_BASE+0x1fc76554>
    4150:	60000000 	andvs	r0, r0, r0
    4154:	11000019 	tstne	r0, r9, lsl r0
    4158:	00001065 	andeq	r1, r0, r5, rrx
    415c:	007ef401 	rsbseq	pc, lr, r1, lsl #8
    4160:	12000000 	andne	r0, r0, #0	; 0x0
    4164:	001bce01 	andseq	ip, fp, r1, lsl #28
    4168:	01110100 	tsteq	r1, r0, lsl #2
    416c:	004cd001 	subeq	sp, ip, r1
    4170:	004ce008 	subeq	lr, ip, r8
    4174:	d55d0108 	ldrble	r0, [sp, #-264]
    4178:	13000001 	movwne	r0, #1	; 0x1
    417c:	00001c02 	andeq	r1, r0, r2, lsl #24
    4180:	3a011001 	bcc	4818c <__Stack_Size+0x47d8c>
    4184:	01000000 	tsteq	r0, r0
    4188:	01140050 	tsteq	r4, r0, asr r0
    418c:	00001bb9 	strheq	r1, [r0], -r9
    4190:	e001d901 	and	sp, r1, r1, lsl #18
    4194:	1408004c 	strne	r0, [r8], #-76
    4198:	7308004d 	movwvc	r0, #32845	; 0x804d
    419c:	15000019 	strne	r0, [r0, #-25]
    41a0:	001c5d01 	andseq	r5, ip, r1, lsl #26
    41a4:	01ae0100 	undefined instruction 0x01ae0100
    41a8:	08004d14 	stmdaeq	r0, {r2, r4, r8, sl, fp, lr}
    41ac:	08004d4c 	stmdaeq	r0, {r2, r3, r6, r8, sl, fp, lr}
    41b0:	0000199e 	muleq	r0, lr, r9
    41b4:	00000231 	andeq	r0, r0, r1, lsr r2
    41b8:	001be70e 	andseq	lr, fp, lr, lsl #14
    41bc:	3aad0100 	bcc	feb445c4 <SCS_BASE+0x1eb365c4>
    41c0:	c9000000 	stmdbgt	r0, {}
    41c4:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
    41c8:	00001c6f 	andeq	r1, r0, pc, ror #24
    41cc:	0053ad01 	subseq	sl, r3, r1, lsl #26
    41d0:	19dc0000 	ldmibne	ip, {}^
    41d4:	180f0000 	stmdane	pc, {}
    41d8:	0100000f 	tsteq	r0, pc
    41dc:	00003aaf 	andeq	r3, r0, pc, lsr #21
    41e0:	0019fa00 	andseq	pc, r9, r0, lsl #20
    41e4:	01140000 	tsteq	r4, r0
    41e8:	00001bdc 	ldrdeq	r1, [r0], -ip
    41ec:	4c014401 	cfstrsmi	mvf4, [r1], {1}
    41f0:	6408004d 	strvs	r0, [r8], #-77
    41f4:	2308004d 	movwcs	r0, #32845	; 0x804d
    41f8:	0000001a 	andeq	r0, r0, sl, lsl r0
    41fc:	000008b9 	strheq	r0, [r0], -r9
    4200:	11700002 	cmnne	r0, r2
    4204:	01040000 	tsteq	r4, r0
    4208:	00000000 	andeq	r0, r0, r0
    420c:	00200f01 	eoreq	r0, r0, r1, lsl #30
    4210:	0001ec00 	andeq	lr, r1, r0, lsl #24
    4214:	004d6400 	subeq	r6, sp, r0, lsl #8
    4218:	00510808 	subseq	r0, r1, r8, lsl #16
    421c:	00105408 	andseq	r5, r0, r8, lsl #8
    4220:	05040200 	streq	r0, [r4, #-512]
    4224:	00003022 	andeq	r3, r0, r2, lsr #32
    4228:	4b050202 	blmi	144a38 <__Stack_Size+0x144638>
    422c:	02000000 	andeq	r0, r0, #0	; 0x0
    4230:	00d70601 	sbcseq	r0, r7, r1, lsl #12
    4234:	75030000 	strvc	r0, [r3]
    4238:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    423c:	00004527 	andeq	r4, r0, r7, lsr #10
    4240:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4244:	0000309c 	muleq	r0, ip, r0
    4248:	52070202 	andpl	r0, r7, #536870912	; 0x20000000
    424c:	03000001 	movweq	r0, #1	; 0x1
    4250:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4254:	00005d29 	andeq	r5, r0, r9, lsr #26
    4258:	08010200 	stmdaeq	r1, {r9}
    425c:	000000d5 	ldrdeq	r0, [r0], -r5
    4260:	00004504 	andeq	r4, r0, r4, lsl #10
    4264:	02010500 	andeq	r0, r1, #0	; 0x0
    4268:	00007e39 	andeq	r7, r0, r9, lsr lr
    426c:	15c20600 	strbne	r0, [r2, #1536]
    4270:	07000000 	streq	r0, [r0, -r0]
    4274:	00544553 	subseq	r4, r4, r3, asr r5
    4278:	07080001 	streq	r0, [r8, -r1]
    427c:	0200001f 	andeq	r0, r0, #31	; 0x1f
    4280:	00006939 	andeq	r6, r0, r9, lsr r9
    4284:	1d010800 	stcne	8, cr0, [r1]
    4288:	39020000 	stmdbcc	r2, {}
    428c:	00000069 	andeq	r0, r0, r9, rrx
    4290:	3b020105 	blcc	846ac <__Stack_Size+0x842ac>
    4294:	000000a9 	andeq	r0, r0, r9, lsr #1
    4298:	0007c206 	andeq	ip, r7, r6, lsl #4
    429c:	e2060000 	and	r0, r6, #0	; 0x0
    42a0:	01000007 	tsteq	r0, r7
    42a4:	09440800 	stmdbeq	r4, {fp}^
    42a8:	3b020000 	blcc	842b0 <__Stack_Size+0x83eb0>
    42ac:	00000094 	muleq	r0, r4, r0
    42b0:	3e020105 	adfccs	f0, f2, f5
    42b4:	000000c9 	andeq	r0, r0, r9, asr #1
    42b8:	00082b06 	andeq	r2, r8, r6, lsl #22
    42bc:	da060000 	ble	1842c4 <__Stack_Size+0x183ec4>
    42c0:	01000007 	tsteq	r0, r7
    42c4:	07fa0800 	ldrbeq	r0, [sl, r0, lsl #16]!
    42c8:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    42cc:	000000b4 	strheq	r0, [r0], -r4
    42d0:	0a070409 	beq	1c52fc <__Stack_Size+0x1c4efc>
    42d4:	01ab0328 	undefined instruction 0x01ab0328
    42d8:	00000176 	andeq	r0, r0, r6, ror r1
    42dc:	0052430b 	subseq	r4, r2, fp, lsl #6
    42e0:	6401ac03 	strvs	sl, [r1], #-3075
    42e4:	02000000 	andeq	r0, r0, #0	; 0x0
    42e8:	660c0023 	strvs	r0, [ip], -r3, lsr #32
    42ec:	0300001d 	movweq	r0, #29	; 0x1d
    42f0:	006401ad 	rsbeq	r0, r4, sp, lsr #3
    42f4:	23020000 	movwcs	r0, #8192	; 0x2000
    42f8:	49430b04 	stmdbmi	r3, {r2, r8, r9, fp}^
    42fc:	ae030052 	mcrge	0, 0, r0, cr3, cr2, {2}
    4300:	00006401 	andeq	r6, r0, r1, lsl #8
    4304:	08230200 	stmdaeq	r3!, {r9}
    4308:	001e250c 	andseq	r2, lr, ip, lsl #10
    430c:	01af0300 	undefined instruction 0x01af0300
    4310:	00000064 	andeq	r0, r0, r4, rrx
    4314:	0c0c2302 	stceq	3, cr2, [ip], {2}
    4318:	00001ca2 	andeq	r1, r0, r2, lsr #25
    431c:	6401b003 	strvs	fp, [r1], #-3
    4320:	02000000 	andeq	r0, r0, #0	; 0x0
    4324:	470c1023 	strmi	r1, [ip, -r3, lsr #32]
    4328:	0300001e 	movweq	r0, #30	; 0x1e
    432c:	006401b1 	strhteq	r0, [r4], #-17
    4330:	23020000 	movwcs	r0, #8192	; 0x2000
    4334:	1e7f0c14 	mrcne	12, 3, r0, cr15, cr4, {0}
    4338:	b2030000 	andlt	r0, r3, #0	; 0x0
    433c:	00006401 	andeq	r6, r0, r1, lsl #8
    4340:	18230200 	stmdane	r3!, {r9}
    4344:	001d7a0c 	andseq	r7, sp, ip, lsl #20
    4348:	01b30300 	undefined instruction 0x01b30300
    434c:	00000064 	andeq	r0, r0, r4, rrx
    4350:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    4354:	00001d0a 	andeq	r1, r0, sl, lsl #26
    4358:	6401b403 	strvs	fp, [r1], #-1027
    435c:	02000000 	andeq	r0, r0, #0	; 0x0
    4360:	430b2023 	movwmi	r2, #45091	; 0xb023
    4364:	03005253 	movweq	r5, #595	; 0x253
    4368:	006401b5 	strhteq	r0, [r4], #-21
    436c:	23020000 	movwcs	r0, #8192	; 0x2000
    4370:	140d0024 	strne	r0, [sp], #-36
    4374:	01c51a04 	biceq	r1, r5, r4, lsl #20
    4378:	650e0000 	strvs	r0, [lr]
    437c:	0400001f 	streq	r0, [r0], #-31
    4380:	00003a1b 	andeq	r3, r0, fp, lsl sl
    4384:	00230200 	eoreq	r0, r3, r0, lsl #4
    4388:	001d6b0e 	andseq	r6, sp, lr, lsl #22
    438c:	3a1c0400 	bcc	705394 <__Stack_Size+0x704f94>
    4390:	02000000 	andeq	r0, r0, #0	; 0x0
    4394:	ce0e0423 	cdpgt	4, 0, cr0, cr14, cr3, {1}
    4398:	0400001f 	streq	r0, [r0], #-31
    439c:	00003a1d 	andeq	r3, r0, sp, lsl sl
    43a0:	08230200 	stmdaeq	r3!, {r9}
    43a4:	001f810e 	andseq	r8, pc, lr, lsl #2
    43a8:	3a1e0400 	bcc	7853b0 <__Stack_Size+0x784fb0>
    43ac:	02000000 	andeq	r0, r0, #0	; 0x0
    43b0:	c70e0c23 	strgt	r0, [lr, -r3, lsr #24]
    43b4:	0400001e 	streq	r0, [r0], #-30
    43b8:	00003a1f 	andeq	r3, r0, pc, lsl sl
    43bc:	10230200 	eorne	r0, r3, r0, lsl #4
    43c0:	1d330800 	ldcne	8, cr0, [r3]
    43c4:	20040000 	andcs	r0, r4, r0
    43c8:	00000176 	andeq	r0, r0, r6, ror r1
    43cc:	1f00010f 	svcne	0x0000010f
    43d0:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    43d4:	007e0103 	rsbseq	r0, lr, r3, lsl #2
    43d8:	14010000 	strne	r0, [r1]
    43dc:	10000002 	andne	r0, r0, r2
    43e0:	00001ed8 	ldrdeq	r1, [r0], -r8
    43e4:	5303dd01 	movwpl	sp, #15617	; 0x3d01
    43e8:	11000000 	tstne	r0, r0
    43ec:	00706d74 	rsbseq	r6, r0, r4, ror sp
    43f0:	3a03df01 	bcc	fbffc <__Stack_Size+0xfbbfc>
    43f4:	12000000 	andne	r0, r0, #0	; 0x0
    43f8:	00001e5e 	andeq	r1, r0, lr, asr lr
    43fc:	3a03e001 	bcc	fc408 <__Stack_Size+0xfc008>
    4400:	12000000 	andne	r0, r0, #0	; 0x0
    4404:	00001065 	andeq	r1, r0, r5, rrx
    4408:	7e03e101 	mvfvcs	f6, f1
    440c:	00000000 	andeq	r0, r0, r0
    4410:	1d960113 	ldfnes	f0, [r6, #76]
    4414:	7d010000 	stcvc	0, cr0, [r1]
    4418:	004d6401 	subeq	r6, sp, r1, lsl #8
    441c:	004da408 	subeq	sl, sp, r8, lsl #8
    4420:	145d0108 	ldrbne	r0, [sp], #-264
    4424:	001f5701 	andseq	r5, pc, r1, lsl #14
    4428:	01a00100 	lsleq	r0, r0, #2
    442c:	08004da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, lr}
    4430:	08004dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, lr}
    4434:	024c5d01 	subeq	r5, ip, #64	; 0x40
    4438:	b5150000 	ldrlt	r0, [r5]
    443c:	0100001f 	tsteq	r0, pc, lsl r0
    4440:	00003a9f 	muleq	r0, pc, sl
    4444:	00500100 	subseq	r0, r0, r0, lsl #2
    4448:	1da10116 	stfnes	f0, [r1, #88]!
    444c:	c7010000 	strgt	r0, [r1, -r0]
    4450:	0000c901 	andeq	ip, r0, r1, lsl #18
    4454:	004dd800 	subeq	sp, sp, r0, lsl #16
    4458:	004e0808 	subeq	r0, lr, r8, lsl #16
    445c:	001a4208 	andseq	r4, sl, r8, lsl #4
    4460:	0002f100 	andeq	pc, r2, r0, lsl #2
    4464:	1e871700 	cdpne	7, 8, cr1, cr7, cr0, {0}
    4468:	c8010000 	stmdagt	r1, {}
    446c:	00000064 	andeq	r0, r0, r4, rrx
    4470:	00001a61 	andeq	r1, r0, r1, ror #20
    4474:	000ecd18 	andeq	ip, lr, r8, lsl sp
    4478:	c9c90100 	stmibgt	r9, {r8}^
    447c:	18000000 	stmdane	r0, {}
    4480:	00001f4d 	andeq	r1, r0, sp, asr #30
    4484:	007eca01 	rsbseq	ip, lr, r1, lsl #20
    4488:	d0190000 	andsle	r0, r9, r0
    448c:	dc000001 	stcle	0, cr0, [r0], {1}
    4490:	f808004d 	undefined instruction 0xf808004d
    4494:	01000000 	tsteq	r0, r0
    4498:	0002becf 	andeq	fp, r2, pc, asr #29
    449c:	01e31a00 	mvneq	r1, r0, lsl #20
    44a0:	101b0000 	andsne	r0, fp, r0
    44a4:	1c000001 	stcne	0, cr0, [r0], {1}
    44a8:	000001ef 	andeq	r0, r0, pc, ror #3
    44ac:	0001fb1d 	andeq	pc, r1, sp, lsl fp
    44b0:	1c520100 	ldfnee	f0, [r2], {0}
    44b4:	00000207 	andeq	r0, r0, r7, lsl #4
    44b8:	d01e0000 	andsle	r0, lr, r0
    44bc:	f6000001 	undefined instruction 0xf6000001
    44c0:	0008004d 	andeq	r0, r8, sp, asr #32
    44c4:	0108004e 	tsteq	r8, lr, asr #32
    44c8:	01e31ad4 	ldrdeq	r1, [r3, #164]!
    44cc:	f61f0000 	undefined instruction 0xf61f0000
    44d0:	0008004d 	andeq	r0, r8, sp, asr #32
    44d4:	1c08004e 	stcne	0, cr0, [r8], {78}
    44d8:	000001ef 	andeq	r0, r0, pc, ror #3
    44dc:	0001fb20 	andeq	pc, r1, r0, lsr #22
    44e0:	001a8c00 	andseq	r8, sl, r0, lsl #24
    44e4:	02071c00 	andeq	r1, r7, #0	; 0x0
    44e8:	00000000 	andeq	r0, r0, r0
    44ec:	a9011400 	stmdbge	r1, {sl, ip}
    44f0:	0100001e 	tsteq	r0, lr, lsl r0
    44f4:	4e0801ea 	adfmi<illegal precision>z	f0, f0, #2.0
    44f8:	4e1c0800 	cdpmi	8, 1, cr0, cr12, cr0, {0}
    44fc:	5d010800 	stcpl	8, cr0, [r1]
    4500:	00000323 	andeq	r0, r0, r3, lsr #6
    4504:	001eb315 	andseq	fp, lr, r5, lsl r3
    4508:	53e90100 	mvnpl	r0, #0	; 0x0
    450c:	01000000 	tsteq	r0, r0
    4510:	0f182150 	svceq	0x00182150
    4514:	eb010000 	bl	4451c <__Stack_Size+0x4411c>
    4518:	0000003a 	andeq	r0, r0, sl, lsr r0
    451c:	22005301 	andcs	r5, r0, #67108864	; 0x4000000
    4520:	00206901 	eoreq	r6, r0, r1, lsl #18
    4524:	01070100 	tsteq	r7, r0, lsl #2
    4528:	004e1c01 	subeq	r1, lr, r1, lsl #24
    452c:	004e2808 	subeq	r2, lr, r8, lsl #16
    4530:	4a5d0108 	bmi	1744958 <__Stack_Size+0x1744558>
    4534:	23000003 	movwcs	r0, #3	; 0x3
    4538:	00000e7f 	andeq	r0, r0, pc, ror lr
    453c:	a9010601 	stmdbge	r1, {r0, r9, sl}
    4540:	01000000 	tsteq	r0, r0
    4544:	01220050 	qsubeq	r0, r0, r2
    4548:	00001ddf 	ldrdeq	r1, [r0], -pc
    454c:	01012001 	tsteq	r1, r1
    4550:	08004e28 	stmdaeq	r0, {r3, r5, r9, sl, fp, lr}
    4554:	08004e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, lr}
    4558:	03915d01 	orrseq	r5, r1, #64	; 0x40
    455c:	e1240000 	teq	r4, r0
    4560:	0100001e 	tsteq	r0, lr, lsl r0
    4564:	003a011f 	eorseq	r0, sl, pc, lsl r1
    4568:	1a9f0000 	bne	fe7c4570 <SCS_BASE+0x1e7b6570>
    456c:	45230000 	strmi	r0, [r3]!
    4570:	0100001d 	tsteq	r0, sp, lsl r0
    4574:	003a011f 	eorseq	r0, sl, pc, lsl r1
    4578:	51010000 	tstpl	r1, r0
    457c:	000f1825 	andeq	r1, pc, r5, lsr #16
    4580:	01210100 	teqeq	r1, r0, lsl #2
    4584:	0000003a 	andeq	r0, r0, sl, lsr r0
    4588:	00001ab2 	strheq	r1, [r0], -r2
    458c:	28012200 	stmdacs	r1, {r9, sp}
    4590:	0100001d 	tsteq	r0, sp, lsl r0
    4594:	3c01013d 	stfccs	f0, [r1], {61}
    4598:	4808004e 	stmdami	r8, {r1, r2, r3, r6}
    459c:	0108004e 	tsteq	r8, lr, asr #32
    45a0:	0003b85d 	andeq	fp, r3, sp, asr r8
    45a4:	0e7f2300 	cdpeq	3, 7, cr2, cr15, cr0, {0}
    45a8:	3c010000 	stccc	0, cr0, [r1], {0}
    45ac:	0000a901 	andeq	sl, r0, r1, lsl #18
    45b0:	00500100 	subseq	r0, r0, r0, lsl #2
    45b4:	1eef0122 	cdpne	1, 14, cr0, cr15, cr2, {1}
    45b8:	50010000 	andpl	r0, r1, r0
    45bc:	4e480101 	dvfmie	f0, f0, f1
    45c0:	4e5c0800 	cdpmi	8, 5, cr0, cr12, cr0, {0}
    45c4:	5d010800 	stcpl	8, cr0, [r1]
    45c8:	000003f1 	strdeq	r0, [r0], -r1
    45cc:	001fbd24 	andseq	fp, pc, r4, lsr #26
    45d0:	014f0100 	cmpeq	pc, r0, lsl #2
    45d4:	0000003a 	andeq	r0, r0, sl, lsr r0
    45d8:	00001ad0 	ldrdeq	r1, [r0], -r0
    45dc:	000f1825 	andeq	r1, pc, r5, lsr #16
    45e0:	01510100 	cmpeq	r1, r0, lsl #2
    45e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    45e8:	00001ae3 	andeq	r1, r0, r3, ror #21
    45ec:	11012600 	tstne	r1, r0, lsl #12
    45f0:	0100001e 	tsteq	r0, lr, lsl r0
    45f4:	5301016e 	movwpl	r0, #4462	; 0x116e
    45f8:	5c000000 	stcpl	0, cr0, [r0], {0}
    45fc:	6c08004e 	stcvs	0, cr0, [r8], {78}
    4600:	0108004e 	tsteq	r8, lr, asr #32
    4604:	5a01225d 	bpl	4cf80 <__Stack_Size+0x4cb80>
    4608:	01000020 	tsteq	r0, r0, lsr #32
    460c:	6c010185 	stfvss	f0, [r1], {133}
    4610:	8008004e 	andhi	r0, r8, lr, asr #32
    4614:	0108004e 	tsteq	r8, lr, asr #32
    4618:	0004425d 	andeq	r4, r4, sp, asr r2
    461c:	1f422400 	svcne	0x00422400
    4620:	84010000 	strhi	r0, [r1]
    4624:	00003a01 	andeq	r3, r0, r1, lsl #20
    4628:	001b0100 	andseq	r0, fp, r0, lsl #2
    462c:	0f182500 	svceq	0x00182500
    4630:	86010000 	strhi	r0, [r1], -r0
    4634:	00003a01 	andeq	r3, r0, r1, lsl #20
    4638:	001b1400 	andseq	r1, fp, r0, lsl #8
    463c:	01220000 	teqeq	r2, r0
    4640:	00001e4e 	andeq	r1, r0, lr, asr #28
    4644:	0101a601 	tsteq	r1, r1, lsl #12
    4648:	08004e80 	stmdaeq	r0, {r7, r9, sl, fp, lr}
    464c:	08004e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp, lr}
    4650:	047b5d01 	ldrbteq	r5, [fp], #-3329
    4654:	ab240000 	blge	90465c <__Stack_Size+0x90425c>
    4658:	0100001c 	tsteq	r0, ip, lsl r0
    465c:	003a01a5 	eorseq	r0, sl, r5, lsr #3
    4660:	1b320000 	blne	c84668 <__Stack_Size+0xc84268>
    4664:	18250000 	stmdane	r5!, {}
    4668:	0100000f 	tsteq	r0, pc
    466c:	003a01a7 	eorseq	r0, sl, r7, lsr #3
    4670:	1b450000 	blne	1144678 <__Stack_Size+0x1144278>
    4674:	22000000 	andcs	r0, r0, #0	; 0x0
    4678:	00209101 	eoreq	r9, r0, r1, lsl #2
    467c:	01c70100 	biceq	r0, r7, r0, lsl #2
    4680:	004e9401 	subeq	r9, lr, r1, lsl #8
    4684:	004ea808 	subeq	sl, lr, r8, lsl #16
    4688:	b05d0108 	subslt	r0, sp, r8, lsl #2
    468c:	23000004 	movwcs	r0, #4	; 0x4
    4690:	00001cab 	andeq	r1, r0, fp, lsr #25
    4694:	3a01c601 	bcc	75ea0 <__Stack_Size+0x75aa0>
    4698:	01000000 	tsteq	r0, r0
    469c:	0f182750 	svceq	0x00182750
    46a0:	c8010000 	stmdagt	r1, {}
    46a4:	00003a01 	andeq	r3, r0, r1, lsl #20
    46a8:	00530100 	subseq	r0, r3, r0, lsl #2
    46ac:	1f910122 	svcne	0x00910122
    46b0:	ea010000 	b	446b8 <__Stack_Size+0x442b8>
    46b4:	4ea80101 	fdvmie	f0, f0, f1
    46b8:	4ec40800 	cdpmi	8, 12, cr0, cr4, cr0, {0}
    46bc:	5d010800 	stcpl	8, cr0, [r1]
    46c0:	000004e5 	andeq	r0, r0, r5, ror #9
    46c4:	00207c23 	eoreq	r7, r0, r3, lsr #24
    46c8:	01e90100 	mvneq	r0, r0, lsl #2
    46cc:	00000053 	andeq	r0, r0, r3, asr r0
    46d0:	7f235001 	svcvc	0x00235001
    46d4:	0100000e 	tsteq	r0, lr
    46d8:	00a901e9 	adceq	r0, r9, r9, ror #3
    46dc:	51010000 	tstpl	r1, r0
    46e0:	f5012200 	undefined instruction 0xf5012200
    46e4:	0100001d 	tsteq	r0, sp, lsl r0
    46e8:	c4010209 	strgt	r0, [r1], #-521
    46ec:	d008004e 	andle	r0, r8, lr, asr #32
    46f0:	0108004e 	tsteq	r8, lr, asr #32
    46f4:	00050c5d 	andeq	r0, r5, sp, asr ip
    46f8:	1f232300 	svcne	0x00232300
    46fc:	08010000 	stmdaeq	r1, {}
    4700:	00003a02 	andeq	r3, r0, r2, lsl #20
    4704:	00500100 	subseq	r0, r0, r0, lsl #2
    4708:	1cb40122 	ldfnes	f0, [r4], #136
    470c:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    4710:	4ed00102 	cdpmi	1, 13, cr0, cr0, cr2, {0}
    4714:	4ee40800 	cdpmi	8, 14, cr0, cr4, cr0, {0}
    4718:	5d010800 	stcpl	8, cr0, [r1]
    471c:	00000545 	andeq	r0, r0, r5, asr #10
    4720:	001d1e24 	andseq	r1, sp, r4, lsr #28
    4724:	021d0100 	andseq	r0, sp, #0	; 0x0
    4728:	0000003a 	andeq	r0, r0, sl, lsr r0
    472c:	00001b63 	andeq	r1, r0, r3, ror #22
    4730:	000f1825 	andeq	r1, pc, r5, lsr #16
    4734:	021f0100 	andseq	r0, pc, #0	; 0x0
    4738:	0000003a 	andeq	r0, r0, sl, lsr r0
    473c:	00001b76 	andeq	r1, r0, r6, ror fp
    4740:	de012200 	cdple	2, 0, cr2, cr1, cr0, {0}
    4744:	0100001f 	tsteq	r0, pc, lsl r0
    4748:	e401023d 	str	r0, [r1], #-573
    474c:	0408004e 	streq	r0, [r8], #-78
    4750:	0108004f 	tsteq	r8, pc, asr #32
    4754:	00056c5d 	andeq	r6, r5, sp, asr ip
    4758:	1cf22300 	ldclne	3, cr2, [r2]
    475c:	3c010000 	stccc	0, cr0, [r1], {0}
    4760:	00005302 	andeq	r5, r0, r2, lsl #6
    4764:	00500100 	subseq	r0, r0, r0, lsl #2
    4768:	1e060122 	adfnesp	f0, f6, f2
    476c:	64010000 	strvs	r0, [r1]
    4770:	4f040102 	svcmi	0x00040102
    4774:	4f100800 	svcmi	0x00100800
    4778:	5d010800 	stcpl	8, cr0, [r1]
    477c:	00000593 	muleq	r0, r3, r5
    4780:	000e7f23 	andeq	r7, lr, r3, lsr #30
    4784:	02630100 	rsbeq	r0, r3, #0	; 0x0
    4788:	000000a9 	andeq	r0, r0, r9, lsr #1
    478c:	22005001 	andcs	r5, r0, #1	; 0x1
    4790:	001f1201 	andseq	r1, pc, r1, lsl #4
    4794:	027a0100 	rsbseq	r0, sl, #0	; 0x0
    4798:	004f1001 	subeq	r1, pc, r1
    479c:	004f2008 	subeq	r2, pc, r8
    47a0:	bc5d0108 	ldflte	f0, [sp], {8}
    47a4:	24000005 	strcs	r0, [r0], #-5
    47a8:	00001db7 	strheq	r1, [r0], -r7
    47ac:	3a027901 	bcc	a2bb8 <__Stack_Size+0xa27b8>
    47b0:	94000000 	strls	r0, [r0]
    47b4:	0000001b 	andeq	r0, r0, fp, lsl r0
    47b8:	20310122 	eorscs	r0, r1, r2, lsr #2
    47bc:	8d010000 	stchi	0, cr0, [r1]
    47c0:	4f200102 	svcmi	0x00200102
    47c4:	4f2c0800 	svcmi	0x002c0800
    47c8:	5d010800 	stcpl	8, cr0, [r1]
    47cc:	000005e3 	andeq	r0, r0, r3, ror #11
    47d0:	000e7f23 	andeq	r7, lr, r3, lsr #30
    47d4:	028c0100 	addeq	r0, ip, #0	; 0x0
    47d8:	000000a9 	andeq	r0, r0, r9, lsr #1
    47dc:	22005001 	andcs	r5, r0, #1	; 0x1
    47e0:	001ffd01 	andseq	pc, pc, r1, lsl #26
    47e4:	029d0100 	addseq	r0, sp, #0	; 0x0
    47e8:	004f2c01 	subeq	r2, pc, r1, lsl #24
    47ec:	004fe408 	subeq	lr, pc, r8, lsl #8
    47f0:	445d0108 	ldrbmi	r0, [sp], #-264
    47f4:	24000006 	strcs	r0, [r0], #-6
    47f8:	00001f76 	andeq	r1, r0, r6, ror pc
    47fc:	44029c01 	strmi	r9, [r2], #-3073
    4800:	a7000006 	strge	r0, [r0, -r6]
    4804:	2800001b 	stmdacs	r0, {r0, r1, r3, r4}
    4808:	00706d74 	rsbseq	r6, r0, r4, ror sp
    480c:	3a029e01 	bcc	ac018 <__Stack_Size+0xabc18>
    4810:	c5000000 	strgt	r0, [r0]
    4814:	2500001b 	strcs	r0, [r0, #-27]
    4818:	00001ded 	andeq	r1, r0, sp, ror #27
    481c:	3a029e01 	bcc	ac028 <__Stack_Size+0xabc28>
    4820:	f9000000 	undefined instruction 0xf9000000
    4824:	1200001b 	andne	r0, r0, #27	; 0x1b
    4828:	00001e3d 	andeq	r1, r0, sp, lsr lr
    482c:	3a029e01 	bcc	ac038 <__Stack_Size+0xabc38>
    4830:	12000000 	andne	r0, r0, #0	; 0x0
    4834:	00001d82 	andeq	r1, r0, r2, lsl #27
    4838:	3a029e01 	bcc	ac044 <__Stack_Size+0xabc44>
    483c:	00000000 	andeq	r0, r0, r0
    4840:	01c50429 	biceq	r0, r5, r9, lsr #8
    4844:	01220000 	teqeq	r2, r0
    4848:	00001d50 	andeq	r1, r0, r0, asr sp
    484c:	01030101 	tsteq	r3, r1, lsl #2
    4850:	08004fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, lr}
    4854:	08005000 	stmdaeq	r0, {ip, lr}
    4858:	067f5d01 	ldrbteq	r5, [pc], -r1, lsl #26
    485c:	83230000 	teqhi	r3, #0	; 0x0
    4860:	01000020 	tsteq	r0, r0, lsr #32
    4864:	003a0300 	eorseq	r0, sl, r0, lsl #6
    4868:	50010000 	andpl	r0, r1, r0
    486c:	000e7f23 	andeq	r7, lr, r3, lsr #30
    4870:	03000100 	movweq	r0, #256	; 0x100
    4874:	000000a9 	andeq	r0, r0, r9, lsr #1
    4878:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    487c:	001f9e01 	andseq	r9, pc, r1, lsl #28
    4880:	03220100 	teqeq	r2, #0	; 0x0
    4884:	00500001 	subseq	r0, r0, r1
    4888:	00501c08 	subseq	r1, r0, r8, lsl #24
    488c:	b45d0108 	ldrblt	r0, [sp], #-264
    4890:	23000006 	movwcs	r0, #6	; 0x6
    4894:	00001d0f 	andeq	r1, r0, pc, lsl #26
    4898:	3a032101 	bcc	ccca4 <__Stack_Size+0xcc8a4>
    489c:	01000000 	tsteq	r0, r0
    48a0:	0e7f2350 	mrceq	3, 3, r2, cr15, cr0, {2}
    48a4:	21010000 	tstcs	r1, r0
    48a8:	0000a903 	andeq	sl, r0, r3, lsl #18
    48ac:	00510100 	subseq	r0, r1, r0, lsl #2
    48b0:	1e680122 	powneep	f0, f0, f2
    48b4:	44010000 	strmi	r0, [r1]
    48b8:	501c0103 	andspl	r0, ip, r3, lsl #2
    48bc:	50380800 	eorspl	r0, r8, r0, lsl #16
    48c0:	5d010800 	stcpl	8, cr0, [r1]
    48c4:	000006e9 	andeq	r0, r0, r9, ror #13
    48c8:	001e2e23 	andseq	r2, lr, r3, lsr #28
    48cc:	03430100 	movteq	r0, #12544	; 0x3100
    48d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    48d4:	7f235001 	svcvc	0x00235001
    48d8:	0100000e 	tsteq	r0, lr
    48dc:	00a90343 	adceq	r0, r9, r3, asr #6
    48e0:	51010000 	tstpl	r1, r0
    48e4:	db012200 	blle	4d0ec <__Stack_Size+0x4ccec>
    48e8:	0100001c 	tsteq	r0, ip, lsl r0
    48ec:	38010364 	stmdacc	r1, {r2, r5, r6, r8, r9}
    48f0:	54080050 	strpl	r0, [r8], #-80
    48f4:	01080050 	qaddeq	r0, r0, r8
    48f8:	00071e5d 	andeq	r1, r7, sp, asr lr
    48fc:	1d0f2300 	stcne	3, cr2, [pc]
    4900:	63010000 	movwvs	r0, #4096	; 0x1000
    4904:	00003a03 	andeq	r3, r0, r3, lsl #20
    4908:	23500100 	cmpcs	r0, #0	; 0x0
    490c:	00000e7f 	andeq	r0, r0, pc, ror lr
    4910:	a9036301 	stmdbge	r3, {r0, r8, r9, sp, lr}
    4914:	01000000 	tsteq	r0, r0
    4918:	01220051 	qsubeq	r0, r1, r2
    491c:	00001dc8 	andeq	r1, r0, r8, asr #27
    4920:	01038501 	tsteq	r3, r1, lsl #10
    4924:	08005054 	stmdaeq	r0, {r2, r4, r6, ip, lr}
    4928:	08005070 	stmdaeq	r0, {r4, r5, r6, ip, lr}
    492c:	07535d01 	ldrbeq	r5, [r3, -r1, lsl #26]
    4930:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
    4934:	0100001e 	tsteq	r0, lr, lsl r0
    4938:	003a0384 	eorseq	r0, sl, r4, lsl #7
    493c:	50010000 	andpl	r0, r1, r0
    4940:	000e7f23 	andeq	r7, lr, r3, lsr #30
    4944:	03840100 	orreq	r0, r4, #0	; 0x0
    4948:	000000a9 	andeq	r0, r0, r9, lsr #1
    494c:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    4950:	001e9601 	andseq	r9, lr, r1, lsl #12
    4954:	039d0100 	orrseq	r0, sp, #0	; 0x0
    4958:	00507001 	subseq	r7, r0, r1
    495c:	00507c08 	subseq	r7, r0, r8, lsl #24
    4960:	7a5d0108 	bvc	1744d88 <__Stack_Size+0x1744988>
    4964:	23000007 	movwcs	r0, #7	; 0x7
    4968:	00000e7f 	andeq	r0, r0, pc, ror lr
    496c:	a9039c01 	stmdbge	r3, {r0, sl, fp, ip, pc}
    4970:	01000000 	tsteq	r0, r0
    4974:	01220050 	qsubeq	r0, r0, r2
    4978:	0000203f 	andeq	r2, r0, pc, lsr r0
    497c:	0103ad01 	tsteq	r3, r1, lsl #26
    4980:	0800507c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip, lr}
    4984:	08005088 	stmdaeq	r0, {r3, r7, ip, lr}
    4988:	07a15d01 	streq	r5, [r1, r1, lsl #26]!
    498c:	7f230000 	svcvc	0x00230000
    4990:	0100000e 	tsteq	r0, lr
    4994:	00a903ac 	adceq	r0, r9, ip, lsr #7
    4998:	50010000 	andpl	r0, r1, r0
    499c:	88012200 	stmdahi	r1, {r9, sp}
    49a0:	0100001d 	tsteq	r0, sp, lsl r0
    49a4:	880103c2 	stmdahi	r1, {r1, r6, r7, r8, r9}
    49a8:	94080050 	strls	r0, [r8], #-80
    49ac:	01080050 	qaddeq	r0, r0, r8
    49b0:	0007c85d 	andeq	ip, r7, sp, asr r8
    49b4:	20742300 	rsbscs	r2, r4, r0, lsl #6
    49b8:	c1010000 	tstgt	r1, r0
    49bc:	00005303 	andeq	r5, r0, r3, lsl #6
    49c0:	00500100 	subseq	r0, r0, r0, lsl #2
    49c4:	0001d02a 	andeq	sp, r1, sl, lsr #32
    49c8:	00509400 	subseq	r9, r0, r0, lsl #8
    49cc:	0050d808 	subseq	sp, r0, r8, lsl #16
    49d0:	fc5d0108 	mrrc2	1, 0, r0, sp, cr8
    49d4:	2b000007 	blcs	49f8 <__Stack_Size+0x45f8>
    49d8:	000001e3 	andeq	r0, r0, r3, ror #3
    49dc:	00001c17 	andeq	r1, r0, r7, lsl ip
    49e0:	0001ef20 	andeq	lr, r1, r0, lsr #30
    49e4:	001c2a00 	andseq	r2, ip, r0, lsl #20
    49e8:	01fb2000 	mvnseq	r2, r0
    49ec:	1c530000 	mrane	r0, r3, acc0
    49f0:	071c0000 	ldreq	r0, [ip, -r0]
    49f4:	00000002 	andeq	r0, r0, r2
    49f8:	1f34012c 	svcne	0x0034012c
    49fc:	11010000 	tstne	r1, r0
    4a00:	50d80104 	sbcspl	r0, r8, r4, lsl #2
    4a04:	50e80800 	rscpl	r0, r8, r0, lsl #16
    4a08:	5d010800 	stcpl	8, cr0, [r1]
    4a0c:	1cfa012d 	ldfnee	f0, [sl], #180
    4a10:	25010000 	strcs	r0, [r1]
    4a14:	00890104 	addeq	r0, r9, r4, lsl #2
    4a18:	50e80000 	rscpl	r0, r8, r0
    4a1c:	50fc0800 	rscspl	r0, ip, r0, lsl #16
    4a20:	5d010800 	stcpl	8, cr0, [r1]
    4a24:	00000849 	andeq	r0, r0, r9, asr #16
    4a28:	00207c24 	eoreq	r7, r0, r4, lsr #24
    4a2c:	04240100 	strteq	r0, [r4], #-256
    4a30:	00000053 	andeq	r0, r0, r3, asr r0
    4a34:	00001c7c 	andeq	r1, r0, ip, ror ip
    4a38:	00106512 	andseq	r6, r0, r2, lsl r5
    4a3c:	04260100 	strteq	r0, [r6], #-256
    4a40:	00000089 	andeq	r0, r0, r9, lsl #1
    4a44:	c5012200 	strgt	r2, [r1, #-512]
    4a48:	0100001c 	tsteq	r0, ip, lsl r0
    4a4c:	fc010448 	stc2	4, cr0, [r1], {72}
    4a50:	08080050 	stmdaeq	r8, {r4, r6}
    4a54:	01080051 	qaddeq	r0, r1, r8
    4a58:	0008705d 	andeq	r7, r8, sp, asr r0
    4a5c:	207c2300 	rsbscs	r2, ip, r0, lsl #6
    4a60:	47010000 	strmi	r0, [r1, -r0]
    4a64:	00005304 	andeq	r5, r0, r4, lsl #6
    4a68:	00500100 	subseq	r0, r0, r0, lsl #2
    4a6c:	00005d2e 	andeq	r5, r0, lr, lsr #26
    4a70:	00088000 	andeq	r8, r8, r0
    4a74:	00d42f00 	sbcseq	r2, r4, r0, lsl #30
    4a78:	000f0000 	andeq	r0, pc, r0
    4a7c:	001fec21 	andseq	lr, pc, r1, lsr #24
    4a80:	916f0100 	cmnls	pc, r0, lsl #2
    4a84:	05000008 	streq	r0, [r0, #-8]
    4a88:	0063b403 	rsbeq	fp, r3, r3, lsl #8
    4a8c:	08703008 	ldmdaeq	r0!, {r3, ip, sp}^
    4a90:	5d2e0000 	stcpl	0, cr0, [lr]
    4a94:	a6000000 	strge	r0, [r0], -r0
    4a98:	2f000008 	svccs	0x00000008
    4a9c:	000000d4 	ldrdeq	r0, [r0], -r4
    4aa0:	a1210003 	teqge	r1, r3
    4aa4:	01000020 	tsteq	r0, r0, lsr #32
    4aa8:	0008b770 	andeq	fp, r8, r0, ror r7
    4aac:	c4030500 	strgt	r0, [r3], #-1280
    4ab0:	30080063 	andcc	r0, r8, r3, rrx
    4ab4:	00000896 	muleq	r0, r6, r8
    4ab8:	0001eb00 	andeq	lr, r1, r0, lsl #22
    4abc:	0b000200 	bleq	52c4 <__Stack_Size+0x4ec4>
    4ac0:	04000014 	streq	r0, [r0], #-20
    4ac4:	00000001 	andeq	r0, r0, r1
    4ac8:	20fd0100 	rscscs	r0, sp, r0, lsl #2
    4acc:	01ec0000 	mvneq	r0, r0
    4ad0:	51080000 	tstpl	r8, r0
    4ad4:	51ac0800 	undefined instruction 0x51ac0800
    4ad8:	120c0800 	andne	r0, ip, #0	; 0x0
    4adc:	04020000 	streq	r0, [r2]
    4ae0:	00302205 	eorseq	r2, r0, r5, lsl #4
    4ae4:	05020200 	streq	r0, [r2, #-512]
    4ae8:	0000004b 	andeq	r0, r0, fp, asr #32
    4aec:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    4af0:	03000000 	movweq	r0, #0	; 0x0
    4af4:	00323375 	eorseq	r3, r2, r5, ror r3
    4af8:	00452702 	subeq	r2, r5, r2, lsl #14
    4afc:	04020000 	streq	r0, [r2]
    4b00:	00309c07 	eorseq	r9, r0, r7, lsl #24
    4b04:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4b08:	00000152 	andeq	r0, r0, r2, asr r1
    4b0c:	00387503 	eorseq	r7, r8, r3, lsl #10
    4b10:	005d2902 	subseq	r2, sp, r2, lsl #18
    4b14:	01020000 	tsteq	r2, r0
    4b18:	0000d508 	andeq	sp, r0, r8, lsl #10
    4b1c:	00450400 	subeq	r0, r5, r0, lsl #8
    4b20:	64050000 	strvs	r0, [r5]
    4b24:	06000000 	streq	r0, [r0], -r0
    4b28:	83390201 	teqhi	r9, #268435456	; 0x10000000
    4b2c:	07000000 	streq	r0, [r0, -r0]
    4b30:	000015c2 	andeq	r1, r0, r2, asr #11
    4b34:	45530800 	ldrbmi	r0, [r3, #-2048]
    4b38:	00010054 	andeq	r0, r1, r4, asr r0
    4b3c:	001f0709 	andseq	r0, pc, r9, lsl #14
    4b40:	6e390200 	cdpvs	2, 3, cr0, cr9, cr0, {0}
    4b44:	06000000 	streq	r0, [r0], -r0
    4b48:	a33b0201 	teqge	fp, #268435456	; 0x10000000
    4b4c:	07000000 	streq	r0, [r0, -r0]
    4b50:	000007c2 	andeq	r0, r0, r2, asr #15
    4b54:	07e20700 	strbeq	r0, [r2, r0, lsl #14]!
    4b58:	00010000 	andeq	r0, r1, r0
    4b5c:	00094409 	andeq	r4, r9, r9, lsl #8
    4b60:	8e3b0200 	cdphi	2, 3, cr0, cr11, cr0, {0}
    4b64:	0a000000 	beq	4b6c <__Stack_Size+0x476c>
    4b68:	100b0704 	andne	r0, fp, r4, lsl #14
    4b6c:	f7020303 	undefined instruction 0xf7020303
    4b70:	0c000000 	stceq	0, cr0, [r0], {0}
    4b74:	00002123 	andeq	r2, r0, r3, lsr #2
    4b78:	64020403 	strvs	r0, [r2], #-1027
    4b7c:	02000000 	andeq	r0, r0, #0	; 0x0
    4b80:	630c0023 	movwvs	r0, #49187	; 0xc023
    4b84:	03000021 	movweq	r0, #33	; 0x21
    4b88:	00640205 	rsbeq	r0, r4, r5, lsl #4
    4b8c:	23020000 	movwcs	r0, #8192	; 0x2000
    4b90:	41560d04 	cmpmi	r6, r4, lsl #26
    4b94:	0603004c 	streq	r0, [r3], -ip, asr #32
    4b98:	00006402 	andeq	r6, r0, r2, lsl #8
    4b9c:	08230200 	stmdaeq	r3!, {r9}
    4ba0:	0020f70c 	eoreq	pc, r0, ip, lsl #14
    4ba4:	02070300 	andeq	r0, r7, #0	; 0x0
    4ba8:	00000069 	andeq	r0, r0, r9, rrx
    4bac:	000c2302 	andeq	r2, ip, r2, lsl #6
    4bb0:	214b010e 	cmpcs	fp, lr, lsl #2
    4bb4:	2c010000 	stccs	0, cr0, [r1], {0}
    4bb8:	00510801 	subseq	r0, r1, r1, lsl #16
    4bbc:	00512408 	subseq	r2, r1, r8, lsl #8
    4bc0:	1c5d0108 	ldfnee	f0, [sp], {8}
    4bc4:	0f000001 	svceq	0x00000001
    4bc8:	00002168 	andeq	r2, r0, r8, ror #2
    4bcc:	003a2b01 	eorseq	r2, sl, r1, lsl #22
    4bd0:	50010000 	andpl	r0, r1, r0
    4bd4:	c2010e00 	andgt	r0, r1, #0	; 0x0
    4bd8:	01000020 	tsteq	r0, r0, lsr #32
    4bdc:	51240143 	teqpl	r4, r3, asr #2
    4be0:	51300800 	teqpl	r0, r0, lsl #16
    4be4:	5d010800 	stcpl	8, cr0, [r1]
    4be8:	00000141 	andeq	r0, r0, r1, asr #2
    4bec:	0020cd0f 	eoreq	ip, r0, pc, lsl #26
    4bf0:	3a420100 	bcc	1084ff8 <__Stack_Size+0x1084bf8>
    4bf4:	01000000 	tsteq	r0, r0
    4bf8:	010e0050 	qaddeq	r0, r0, lr
    4bfc:	00002128 	andeq	r2, r0, r8, lsr #2
    4c00:	30015601 	andcc	r5, r1, r1, lsl #12
    4c04:	5c080051 	stcpl	0, cr0, [r8], {81}
    4c08:	01080051 	qaddeq	r0, r1, r8
    4c0c:	0001665d 	andeq	r6, r1, sp, asr r6
    4c10:	213b0f00 	teqcs	fp, r0, lsl #30
    4c14:	55010000 	strpl	r0, [r1]
    4c18:	0000003a 	andeq	r0, r0, sl, lsr r0
    4c1c:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    4c20:	00217a01 	eoreq	r7, r1, r1, lsl #20
    4c24:	01710100 	cmneq	r1, r0, lsl #2
    4c28:	0800515c 	stmdaeq	r0, {r2, r3, r4, r6, r8, ip, lr}
    4c2c:	08005178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, lr}
    4c30:	018b5d01 	orreq	r5, fp, r1, lsl #26
    4c34:	7f0f0000 	svcvc	0x000f0000
    4c38:	0100000e 	tsteq	r0, lr
    4c3c:	0000a370 	andeq	sl, r0, r0, ror r3
    4c40:	00500100 	subseq	r0, r0, r0, lsl #2
    4c44:	20af0110 	adccs	r0, pc, r0, lsl r1
    4c48:	87010000 	strhi	r0, [r1, -r0]
    4c4c:	00003a01 	andeq	r3, r0, r1, lsl #20
    4c50:	00517800 	subseq	r7, r1, r0, lsl #16
    4c54:	00518408 	subseq	r8, r1, r8, lsl #8
    4c58:	115d0108 	cmpne	sp, r8, lsl #2
    4c5c:	0020d401 	eoreq	sp, r0, r1, lsl #8
    4c60:	01970100 	orrseq	r0, r7, r0, lsl #2
    4c64:	00000083 	andeq	r0, r0, r3, lsl #1
    4c68:	08005184 	stmdaeq	r0, {r2, r7, r8, ip, lr}
    4c6c:	080051ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, lr}
    4c70:	ea125d01 	b	49c07c <__Stack_Size+0x49bc7c>
    4c74:	01000020 	tsteq	r0, r0, lsr #32
    4c78:	00005396 	muleq	r0, r6, r3
    4c7c:	001c8f00 	andseq	r8, ip, r0, lsl #30
    4c80:	1e5e1300 	cdpne	3, 5, cr1, cr14, cr0, {0}
    4c84:	98010000 	stmdals	r1, {}
    4c88:	0000003a 	andeq	r0, r0, sl, lsr r0
    4c8c:	00001cad 	andeq	r1, r0, sp, lsr #25
    4c90:	706d7414 	rsbvc	r7, sp, r4, lsl r4
    4c94:	3a980100 	bcc	fe60509c <SCS_BASE+0x1e5f709c>
    4c98:	15000000 	strne	r0, [r0]
    4c9c:	00001065 	andeq	r1, r0, r5, rrx
    4ca0:	00839901 	addeq	r9, r3, r1, lsl #18
    4ca4:	00000000 	andeq	r0, r0, r0
    4ca8:	00002145 	andeq	r2, r0, r5, asr #2
    4cac:	15310002 	ldrne	r0, [r1, #-2]!
    4cb0:	01040000 	tsteq	r4, r0
    4cb4:	00000000 	andeq	r0, r0, r0
    4cb8:	00255d01 	eoreq	r5, r5, r1, lsl #26
    4cbc:	0001ec00 	andeq	lr, r1, r0, lsl #24
    4cc0:	0051ac00 	subseq	sl, r1, r0, lsl #24
    4cc4:	005f3408 	subseq	r3, pc, r8, lsl #8
    4cc8:	0012c908 	andseq	ip, r2, r8, lsl #18
    4ccc:	05040200 	streq	r0, [r4, #-512]
    4cd0:	00003022 	andeq	r3, r0, r2, lsr #32
    4cd4:	4b050202 	blmi	1454e4 <__Stack_Size+0x1450e4>
    4cd8:	02000000 	andeq	r0, r0, #0	; 0x0
    4cdc:	00d70601 	sbcseq	r0, r7, r1, lsl #12
    4ce0:	04020000 	streq	r0, [r2]
    4ce4:	00309c07 	eorseq	r9, r0, r7, lsl #24
    4ce8:	31750300 	cmncc	r5, r0, lsl #6
    4cec:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4cf0:	0000004c 	andeq	r0, r0, ip, asr #32
    4cf4:	52070202 	andpl	r0, r7, #536870912	; 0x20000000
    4cf8:	03000001 	movweq	r0, #1	; 0x1
    4cfc:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4d00:	00005d29 	andeq	r5, r0, r9, lsr #26
    4d04:	08010200 	stmdaeq	r1, {r9}
    4d08:	000000d5 	ldrdeq	r0, [r0], -r5
    4d0c:	00004c04 	andeq	r4, r0, r4, lsl #24
    4d10:	02010500 	andeq	r0, r1, #0	; 0x0
    4d14:	00007e39 	andeq	r7, r0, r9, lsr lr
    4d18:	15c20600 	strbne	r0, [r2, #1536]
    4d1c:	07000000 	streq	r0, [r0, -r0]
    4d20:	00544553 	subseq	r4, r4, r3, asr r5
    4d24:	07080001 	streq	r0, [r8, -r1]
    4d28:	0200001f 	andeq	r0, r0, #31	; 0x1f
    4d2c:	00006939 	andeq	r6, r0, r9, lsr r9
    4d30:	1d010800 	stcne	8, cr0, [r1]
    4d34:	39020000 	stmdbcc	r2, {}
    4d38:	00000069 	andeq	r0, r0, r9, rrx
    4d3c:	3b020105 	blcc	85158 <__Stack_Size+0x84d58>
    4d40:	000000a9 	andeq	r0, r0, r9, lsr #1
    4d44:	0007c206 	andeq	ip, r7, r6, lsl #4
    4d48:	e2060000 	and	r0, r6, #0	; 0x0
    4d4c:	01000007 	tsteq	r0, r7
    4d50:	09440800 	stmdbeq	r4, {fp}^
    4d54:	3b020000 	blcc	84d5c <__Stack_Size+0x8495c>
    4d58:	00000094 	muleq	r0, r4, r0
    4d5c:	0a070409 	beq	1c5d88 <__Stack_Size+0x1c5988>
    4d60:	020c0350 	andeq	r0, ip, #1073741825	; 0x40000001
    4d64:	00000318 	andeq	r0, r0, r8, lsl r3
    4d68:	3152430b 	cmpcc	r2, fp, lsl #6
    4d6c:	020d0300 	andeq	r0, sp, #0	; 0x0
    4d70:	00000064 	andeq	r0, r0, r4, rrx
    4d74:	0c002302 	stceq	3, cr2, [r0], {2}
    4d78:	0000018f 	andeq	r0, r0, pc, lsl #3
    4d7c:	41020e03 	tstmi	r2, r3, lsl #28
    4d80:	02000000 	andeq	r0, r0, #0	; 0x0
    4d84:	430b0223 	movwmi	r0, #45603	; 0xb223
    4d88:	03003252 	movweq	r3, #594	; 0x252
    4d8c:	0064020f 	rsbeq	r0, r4, pc, lsl #4
    4d90:	23020000 	movwcs	r0, #8192	; 0x2000
    4d94:	01990c04 	orrseq	r0, r9, r4, lsl #24
    4d98:	10030000 	andne	r0, r3, r0
    4d9c:	00004102 	andeq	r4, r0, r2, lsl #2
    4da0:	06230200 	strteq	r0, [r3], -r0, lsl #4
    4da4:	0000330c 	andeq	r3, r0, ip, lsl #6
    4da8:	02110300 	andseq	r0, r1, #0	; 0x0
    4dac:	00000064 	andeq	r0, r0, r4, rrx
    4db0:	0c082302 	stceq	3, cr2, [r8], {2}
    4db4:	0000005a 	andeq	r0, r0, sl, asr r0
    4db8:	41021203 	tstmi	r2, r3, lsl #4
    4dbc:	02000000 	andeq	r0, r0, #0	; 0x0
    4dc0:	4d0c0a23 	fstsmi	s0, [ip, #-140]
    4dc4:	03000001 	movweq	r0, #1	; 0x1
    4dc8:	00640213 	rsbeq	r0, r4, r3, lsl r2
    4dcc:	23020000 	movwcs	r0, #8192	; 0x2000
    4dd0:	01a30c0c 	undefined instruction 0x01a30c0c
    4dd4:	14030000 	strne	r0, [r3]
    4dd8:	00004102 	andeq	r4, r0, r2, lsl #2
    4ddc:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    4de0:	0052530b 	subseq	r5, r2, fp, lsl #6
    4de4:	64021503 	strvs	r1, [r2], #-1283
    4de8:	02000000 	andeq	r0, r0, #0	; 0x0
    4dec:	640c1023 	strvs	r1, [ip], #-35
    4df0:	03000000 	movweq	r0, #0	; 0x0
    4df4:	00410216 	subeq	r0, r1, r6, lsl r2
    4df8:	23020000 	movwcs	r0, #8192	; 0x2000
    4dfc:	47450b12 	smlaldmi	r0, r5, r2, fp
    4e00:	17030052 	smlsdne	r3, r2, r0, r0
    4e04:	00006402 	andeq	r6, r0, r2, lsl #8
    4e08:	14230200 	strtne	r0, [r3], #-512
    4e0c:	0001ba0c 	andeq	fp, r1, ip, lsl #20
    4e10:	02180300 	andseq	r0, r8, #0	; 0x0
    4e14:	00000041 	andeq	r0, r0, r1, asr #32
    4e18:	0c162302 	ldceq	3, cr2, [r6], {2}
    4e1c:	00000027 	andeq	r0, r0, r7, lsr #32
    4e20:	64021903 	strvs	r1, [r2], #-2307
    4e24:	02000000 	andeq	r0, r0, #0	; 0x0
    4e28:	c40c1823 	strgt	r1, [ip], #-2083
    4e2c:	03000001 	movweq	r0, #1	; 0x1
    4e30:	0041021a 	subeq	r0, r1, sl, lsl r2
    4e34:	23020000 	movwcs	r0, #8192	; 0x2000
    4e38:	002d0c1a 	eoreq	r0, sp, sl, lsl ip
    4e3c:	1b030000 	blne	c4e44 <__Stack_Size+0xc4a44>
    4e40:	00006402 	andeq	r6, r0, r2, lsl #8
    4e44:	1c230200 	sfmne	f0, 4, [r3]
    4e48:	0001ce0c 	andeq	ip, r1, ip, lsl #28
    4e4c:	021c0300 	andseq	r0, ip, #0	; 0x0
    4e50:	00000041 	andeq	r0, r0, r1, asr #32
    4e54:	0c1e2302 	ldceq	3, cr2, [lr], {2}
    4e58:	0000000c 	andeq	r0, r0, ip
    4e5c:	64021d03 	strvs	r1, [r2], #-3331
    4e60:	02000000 	andeq	r0, r0, #0	; 0x0
    4e64:	d80c2023 	stmdale	ip, {r0, r1, r5, sp}
    4e68:	03000001 	movweq	r0, #1	; 0x1
    4e6c:	0041021e 	subeq	r0, r1, lr, lsl r2
    4e70:	23020000 	movwcs	r0, #8192	; 0x2000
    4e74:	4e430b22 	fmacdmi	d16, d3, d18
    4e78:	1f030054 	svcne	0x00030054
    4e7c:	00006402 	andeq	r6, r0, r2, lsl #8
    4e80:	24230200 	strtcs	r0, [r3], #-512
    4e84:	0001e20c 	andeq	lr, r1, ip, lsl #4
    4e88:	02200300 	eoreq	r0, r0, #0	; 0x0
    4e8c:	00000041 	andeq	r0, r0, r1, asr #32
    4e90:	0b262302 	bleq	98daa0 <__Stack_Size+0x98d6a0>
    4e94:	00435350 	subeq	r5, r3, r0, asr r3
    4e98:	64022103 	strvs	r2, [r2], #-259
    4e9c:	02000000 	andeq	r0, r0, #0	; 0x0
    4ea0:	b00c2823 	andlt	r2, ip, r3, lsr #16
    4ea4:	03000000 	movweq	r0, #0	; 0x0
    4ea8:	00410222 	subeq	r0, r1, r2, lsr #4
    4eac:	23020000 	movwcs	r0, #8192	; 0x2000
    4eb0:	52410b2a 	subpl	r0, r1, #43008	; 0xa800
    4eb4:	23030052 	movwcs	r0, #12370	; 0x3052
    4eb8:	00006402 	andeq	r6, r0, r2, lsl #8
    4ebc:	2c230200 	sfmcs	f0, 4, [r3]
    4ec0:	0000ef0c 	andeq	lr, r0, ip, lsl #30
    4ec4:	02240300 	eoreq	r0, r4, #0	; 0x0
    4ec8:	00000041 	andeq	r0, r0, r1, asr #32
    4ecc:	0b2e2302 	bleq	b8dadc <__Stack_Size+0xb8d6dc>
    4ed0:	00524352 	subseq	r4, r2, r2, asr r3
    4ed4:	64022503 	strvs	r2, [r2], #-1283
    4ed8:	02000000 	andeq	r0, r0, #0	; 0x0
    4edc:	fa0c3023 	blx	310f70 <__Stack_Size+0x310b70>
    4ee0:	03000000 	movweq	r0, #0	; 0x0
    4ee4:	00410226 	subeq	r0, r1, r6, lsr #4
    4ee8:	23020000 	movwcs	r0, #8192	; 0x2000
    4eec:	008c0c32 	addeq	r0, ip, r2, lsr ip
    4ef0:	27030000 	strcs	r0, [r3, -r0]
    4ef4:	00006402 	andeq	r6, r0, r2, lsl #8
    4ef8:	34230200 	strtcc	r0, [r3], #-512
    4efc:	0001050c 	andeq	r0, r1, ip, lsl #10
    4f00:	02280300 	eoreq	r0, r8, #0	; 0x0
    4f04:	00000041 	andeq	r0, r0, r1, asr #32
    4f08:	0c362302 	ldceq	3, cr2, [r6], #-8
    4f0c:	00000091 	muleq	r0, r1, r0
    4f10:	64022903 	strvs	r2, [r2], #-2307
    4f14:	02000000 	andeq	r0, r0, #0	; 0x0
    4f18:	100c3823 	andne	r3, ip, r3, lsr #16
    4f1c:	03000001 	movweq	r0, #1	; 0x1
    4f20:	0041022a 	subeq	r0, r1, sl, lsr #4
    4f24:	23020000 	movwcs	r0, #8192	; 0x2000
    4f28:	00960c3a 	addseq	r0, r6, sl, lsr ip
    4f2c:	2b030000 	blcs	c4f34 <__Stack_Size+0xc4b34>
    4f30:	00006402 	andeq	r6, r0, r2, lsl #8
    4f34:	3c230200 	sfmcc	f0, 4, [r3]
    4f38:	00011b0c 	andeq	r1, r1, ip, lsl #22
    4f3c:	022c0300 	eoreq	r0, ip, #0	; 0x0
    4f40:	00000041 	andeq	r0, r0, r1, asr #32
    4f44:	0c3e2302 	ldceq	3, cr2, [lr], #-8
    4f48:	0000009b 	muleq	r0, fp, r0
    4f4c:	64022d03 	strvs	r2, [r2], #-3331
    4f50:	02000000 	andeq	r0, r0, #0	; 0x0
    4f54:	260c4023 	strcs	r4, [ip], -r3, lsr #32
    4f58:	03000001 	movweq	r0, #1	; 0x1
    4f5c:	0041022e 	subeq	r0, r1, lr, lsr #4
    4f60:	23020000 	movwcs	r0, #8192	; 0x2000
    4f64:	01650c42 	cmneq	r5, r2, asr #24
    4f68:	2f030000 	svccs	0x00030000
    4f6c:	00006402 	andeq	r6, r0, r2, lsl #8
    4f70:	44230200 	strtmi	r0, [r3], #-512
    4f74:	0000a00c 	andeq	sl, r0, ip
    4f78:	02300300 	eorseq	r0, r0, #0	; 0x0
    4f7c:	00000041 	andeq	r0, r0, r1, asr #32
    4f80:	0b462302 	bleq	118db90 <__Stack_Size+0x118d790>
    4f84:	00524344 	subseq	r4, r2, r4, asr #6
    4f88:	64023103 	strvs	r3, [r2], #-259
    4f8c:	02000000 	andeq	r0, r0, #0	; 0x0
    4f90:	310c4823 	tstcc	ip, r3, lsr #16
    4f94:	03000001 	movweq	r0, #1	; 0x1
    4f98:	00410232 	subeq	r0, r1, r2, lsr r2
    4f9c:	23020000 	movwcs	r0, #8192	; 0x2000
    4fa0:	02460c4a 	subeq	r0, r6, #18944	; 0x4a00
    4fa4:	33030000 	movwcc	r0, #12288	; 0x3000
    4fa8:	00006402 	andeq	r6, r0, r2, lsl #8
    4fac:	4c230200 	sfmmi	f0, 4, [r3]
    4fb0:	00013c0c 	andeq	r3, r1, ip, lsl #24
    4fb4:	02340300 	eorseq	r0, r4, #0	; 0x0
    4fb8:	00000041 	andeq	r0, r0, r1, asr #32
    4fbc:	004e2302 	subeq	r2, lr, r2, lsl #6
    4fc0:	0024400d 	eoreq	r4, r4, sp
    4fc4:	02350300 	eorseq	r0, r5, #0	; 0x0
    4fc8:	000000b7 	strheq	r0, [r0], -r7
    4fcc:	1c040a0e 	stcne	10, cr0, [r4], {14}
    4fd0:	00000373 	andeq	r0, r0, r3, ror r3
    4fd4:	0021f90f 	eoreq	pc, r1, pc, lsl #18
    4fd8:	411d0400 	tstmi	sp, r0, lsl #8
    4fdc:	02000000 	andeq	r0, r0, #0	; 0x0
    4fe0:	a30f0023 	movwge	r0, #61475	; 0xf023
    4fe4:	04000027 	streq	r0, [r0], #-39
    4fe8:	0000411e 	andeq	r4, r0, lr, lsl r1
    4fec:	02230200 	eoreq	r0, r3, #0	; 0x0
    4ff0:	0029270f 	eoreq	r2, r9, pc, lsl #14
    4ff4:	411f0400 	tstmi	pc, r0, lsl #8
    4ff8:	02000000 	andeq	r0, r0, #0	; 0x0
    4ffc:	c80f0423 	stmdagt	pc, {r0, r1, r5, sl}
    5000:	04000024 	streq	r0, [r0], #-36
    5004:	00004120 	andeq	r4, r0, r0, lsr #2
    5008:	06230200 	strteq	r0, [r3], -r0, lsl #4
    500c:	0026fb0f 	eoreq	pc, r6, pc, lsl #22
    5010:	53210400 	teqpl	r1, #0	; 0x0
    5014:	02000000 	andeq	r0, r0, #0	; 0x0
    5018:	08000823 	stmdaeq	r0, {r0, r1, r5, fp}
    501c:	00002b7b 	andeq	r2, r0, fp, ror fp
    5020:	03242204 	teqeq	r4, #1073741824	; 0x40000000
    5024:	100e0000 	andne	r0, lr, r0
    5028:	03f72604 	mvnseq	r2, #4194304	; 0x400000
    502c:	aa0f0000 	bge	3c5034 <__Stack_Size+0x3c4c34>
    5030:	04000029 	streq	r0, [r0], #-41
    5034:	00004127 	andeq	r4, r0, r7, lsr #2
    5038:	00230200 	eoreq	r0, r3, r0, lsl #4
    503c:	0024da0f 	eoreq	sp, r4, pc, lsl #20
    5040:	41280400 	teqmi	r8, r0, lsl #8
    5044:	02000000 	andeq	r0, r0, #0	; 0x0
    5048:	7b0f0223 	blvc	3c58dc <__Stack_Size+0x3c54dc>
    504c:	0400002a 	streq	r0, [r0], #-42
    5050:	00004129 	andeq	r4, r0, r9, lsr #2
    5054:	04230200 	strteq	r0, [r3], #-512
    5058:	0024ab0f 	eoreq	sl, r4, pc, lsl #22
    505c:	412a0400 	teqmi	sl, r0, lsl #8
    5060:	02000000 	andeq	r0, r0, #0	; 0x0
    5064:	4e0f0623 	cfmadd32mi	mvax1, mvfx0, mvfx15, mvfx3
    5068:	04000022 	streq	r0, [r0], #-34
    506c:	0000412b 	andeq	r4, r0, fp, lsr #2
    5070:	08230200 	stmdaeq	r3!, {r9}
    5074:	0027240f 	eoreq	r2, r7, pc, lsl #8
    5078:	412c0400 	teqmi	ip, r0, lsl #8
    507c:	02000000 	andeq	r0, r0, #0	; 0x0
    5080:	b90f0a23 	stmdblt	pc, {r0, r1, r5, r9, fp}
    5084:	04000023 	streq	r0, [r0], #-35
    5088:	0000412d 	andeq	r4, r0, sp, lsr #2
    508c:	0c230200 	sfmeq	f0, 4, [r3]
    5090:	00286a0f 	eoreq	r6, r8, pc, lsl #20
    5094:	412e0400 	teqmi	lr, r0, lsl #8
    5098:	02000000 	andeq	r0, r0, #0	; 0x0
    509c:	08000e23 	stmdaeq	r0, {r0, r1, r5, r9, sl, fp}
    50a0:	0000223c 	andeq	r2, r0, ip, lsr r2
    50a4:	037e2f04 	cmneq	lr, #16	; 0x10
    50a8:	0a0e0000 	beq	3850b0 <__Stack_Size+0x384cb0>
    50ac:	04513304 	ldrbeq	r3, [r1], #-772
    50b0:	cc0f0000 	stcgt	0, cr0, [pc], {0}
    50b4:	04000028 	streq	r0, [r0], #-40
    50b8:	00004134 	andeq	r4, r0, r4, lsr r1
    50bc:	00230200 	eoreq	r0, r3, r0, lsl #4
    50c0:	0029d20f 	eoreq	sp, r9, pc, lsl #4
    50c4:	41350400 	teqmi	r5, r0, lsl #8
    50c8:	02000000 	andeq	r0, r0, #0	; 0x0
    50cc:	620f0223 	andvs	r0, pc, #805306370	; 0x30000002
    50d0:	04000029 	streq	r0, [r0], #-41
    50d4:	00004136 	andeq	r4, r0, r6, lsr r1
    50d8:	04230200 	strteq	r0, [r3], #-512
    50dc:	0026550f 	eoreq	r5, r6, pc, lsl #10
    50e0:	41370400 	teqmi	r7, r0, lsl #8
    50e4:	02000000 	andeq	r0, r0, #0	; 0x0
    50e8:	d80f0623 	stmdale	pc, {r0, r1, r5, r9, sl}
    50ec:	0400002b 	streq	r0, [r0], #-43
    50f0:	00004138 	andeq	r4, r0, r8, lsr r1
    50f4:	08230200 	stmdaeq	r3!, {r9}
    50f8:	22a20800 	adccs	r0, r2, #0	; 0x0
    50fc:	39040000 	stmdbcc	r4, {}
    5100:	00000402 	andeq	r0, r0, r2, lsl #8
    5104:	3d040e0e 	stccc	14, cr0, [r4, #-56]
    5108:	000004c7 	andeq	r0, r0, r7, asr #9
    510c:	0029c40f 	eoreq	ip, r9, pc, lsl #8
    5110:	413e0400 	teqmi	lr, r0, lsl #8
    5114:	02000000 	andeq	r0, r0, #0	; 0x0
    5118:	2b0f0023 	blcs	3c51ac <__Stack_Size+0x3c4dac>
    511c:	04000024 	streq	r0, [r0], #-36
    5120:	0000413f 	andeq	r4, r0, pc, lsr r1
    5124:	02230200 	eoreq	r0, r3, #0	; 0x0
    5128:	00261a0f 	eoreq	r1, r6, pc, lsl #20
    512c:	41400400 	cmpmi	r0, r0, lsl #8
    5130:	02000000 	andeq	r0, r0, #0	; 0x0
    5134:	da0f0423 	ble	3c61c8 <__Stack_Size+0x3c5dc8>
    5138:	0400002a 	streq	r0, [r0], #-42
    513c:	00004141 	andeq	r4, r0, r1, asr #2
    5140:	06230200 	strteq	r0, [r3], -r0, lsl #4
    5144:	00271a0f 	eoreq	r1, r7, pc, lsl #20
    5148:	41420400 	cmpmi	r2, r0, lsl #8
    514c:	02000000 	andeq	r0, r0, #0	; 0x0
    5150:	c10f0823 	tstgt	pc, r3, lsr #16
    5154:	04000025 	streq	r0, [r0], #-37
    5158:	00004143 	andeq	r4, r0, r3, asr #2
    515c:	0a230200 	beq	8c5964 <__Stack_Size+0x8c5564>
    5160:	002a550f 	eoreq	r5, sl, pc, lsl #10
    5164:	41440400 	cmpmi	r4, r0, lsl #8
    5168:	02000000 	andeq	r0, r0, #0	; 0x0
    516c:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
    5170:	000026ac 	andeq	r2, r0, ip, lsr #13
    5174:	045c4504 	ldrbeq	r4, [ip], #-1284
    5178:	01100000 	tsteq	r0, r0
    517c:	0000287b 	andeq	r2, r0, fp, ror r8
    5180:	0104b301 	tsteq	r4, r1, lsl #6
    5184:	00051e01 	andeq	r1, r5, r1, lsl #28
    5188:	23e31100 	mvncs	r1, #0	; 0x0
    518c:	b1010000 	tstlt	r1, r0
    5190:	00051e04 	andeq	r1, r5, r4, lsl #28
    5194:	22d71100 	sbcscs	r1, r7, #0	; 0x0
    5198:	b1010000 	tstlt	r1, r0
    519c:	00004104 	andeq	r4, r0, r4, lsl #2
    51a0:	2b591100 	blcs	16495a8 <__Stack_Size+0x16491a8>
    51a4:	b1010000 	tstlt	r1, r0
    51a8:	00004104 	andeq	r4, r0, r4, lsl #2
    51ac:	269f1100 	ldrcs	r1, [pc], r0, lsl #2
    51b0:	b2010000 	andlt	r0, r1, #0	; 0x0
    51b4:	00004104 	andeq	r4, r0, r4, lsl #2
    51b8:	23c91200 	biccs	r1, r9, #0	; 0x0
    51bc:	b4010000 	strlt	r0, [r1]
    51c0:	00004104 	andeq	r4, r0, r4, lsl #2
    51c4:	04130000 	ldreq	r0, [r3]
    51c8:	00000318 	andeq	r0, r0, r8, lsl r3
    51cc:	2bff0110 	blcs	fffc5614 <SCS_BASE+0x1ffb7614>
    51d0:	19010000 	stmdbne	r1, {}
    51d4:	58010105 	stmdapl	r1, {r0, r2, r8}
    51d8:	11000005 	tstne	r0, r5
    51dc:	000023e3 	andeq	r2, r0, r3, ror #7
    51e0:	1e051801 	cdpne	8, 0, cr1, cr5, cr1, {0}
    51e4:	11000005 	tstne	r0, r5
    51e8:	000022b4 	strheq	r2, [r0], -r4
    51ec:	41051801 	tstmi	r5, r1, lsl #16
    51f0:	12000000 	andne	r0, r0, #0	; 0x0
    51f4:	000023c9 	andeq	r2, r0, r9, asr #7
    51f8:	41051a01 	tstmi	r5, r1, lsl #20
    51fc:	00000000 	andeq	r0, r0, r0
    5200:	00228414 	eoreq	r8, r2, r4, lsl r4
    5204:	0c1d0100 	ldfeqs	f0, [sp], {0}
    5208:	05bb0101 	ldreq	r0, [fp, #257]!
    520c:	e3110000 	tst	r1, #0	; 0x0
    5210:	01000023 	tsteq	r0, r3, lsr #32
    5214:	051e0c1b 	ldreq	r0, [lr, #-3099]
    5218:	d2110000 	andsle	r0, r1, #0	; 0x0
    521c:	01000029 	tsteq	r0, r9, lsr #32
    5220:	00410c1b 	subeq	r0, r1, fp, lsl ip
    5224:	62110000 	andsvs	r0, r1, #0	; 0x0
    5228:	01000029 	tsteq	r0, r9, lsr #32
    522c:	00410c1b 	subeq	r0, r1, fp, lsl ip
    5230:	d8110000 	ldmdale	r1, {}
    5234:	0100002b 	tsteq	r0, fp, lsr #32
    5238:	00410c1c 	subeq	r0, r1, ip, lsl ip
    523c:	ba120000 	blt	485244 <__Stack_Size+0x484e44>
    5240:	01000028 	tsteq	r0, r8, lsr #32
    5244:	00410c1e 	subeq	r0, r1, lr, lsl ip
    5248:	92120000 	andsls	r0, r2, #0	; 0x0
    524c:	01000025 	tsteq	r0, r5, lsr #32
    5250:	00410c1e 	subeq	r0, r1, lr, lsl ip
    5254:	74150000 	ldrvc	r0, [r5]
    5258:	0100706d 	tsteq	r0, sp, rrx
    525c:	00410c1e 	subeq	r0, r1, lr, lsl ip
    5260:	14000000 	strne	r0, [r0]
    5264:	00002470 	andeq	r2, r0, r0, ror r4
    5268:	010bef01 	tsteq	fp, r1, lsl #30
    526c:	00061201 	andeq	r1, r6, r1, lsl #4
    5270:	23e31100 	mvncs	r1, #0	; 0x0
    5274:	ed010000 	stc	0, cr0, [r1]
    5278:	00051e0b 	andeq	r1, r5, fp, lsl #28
    527c:	29d21100 	ldmibcs	r2, {r8, ip}^
    5280:	ed010000 	stc	0, cr0, [r1]
    5284:	0000410b 	andeq	r4, r0, fp, lsl #2
    5288:	29621100 	stmdbcs	r2!, {r8, ip}^
    528c:	ed010000 	stc	0, cr0, [r1]
    5290:	0000410b 	andeq	r4, r0, fp, lsl #2
    5294:	2bd81100 	blcs	ff60969c <SCS_BASE+0x1f5fb69c>
    5298:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    529c:	0000410b 	andeq	r4, r0, fp, lsl #2
    52a0:	28ba1200 	ldmcs	sl!, {r9, ip}
    52a4:	f0010000 	undefined instruction 0xf0010000
    52a8:	0000410b 	andeq	r4, r0, fp, lsl #2
    52ac:	25921200 	ldrcs	r1, [r2, #512]
    52b0:	f0010000 	undefined instruction 0xf0010000
    52b4:	0000410b 	andeq	r4, r0, fp, lsl #2
    52b8:	01100000 	tsteq	r0, r0
    52bc:	00002932 	andeq	r2, r0, r2, lsr r9
    52c0:	010a6b01 	tsteq	sl, r1, lsl #22
    52c4:	00063a01 	andeq	r3, r6, r1, lsl #20
    52c8:	23e31100 	mvncs	r1, #0	; 0x0
    52cc:	6a010000 	bvs	452d4 <__Stack_Size+0x44ed4>
    52d0:	00051e0a 	andeq	r1, r5, sl, lsl #28
    52d4:	28a01100 	stmiacs	r0!, {r8, ip}
    52d8:	6a010000 	bvs	452e0 <__Stack_Size+0x44ee0>
    52dc:	0000410a 	andeq	r4, r0, sl, lsl #2
    52e0:	01100000 	tsteq	r0, r0
    52e4:	000026e7 	andeq	r2, r0, r7, ror #13
    52e8:	010a8701 	tsteq	sl, r1, lsl #14
    52ec:	00066201 	andeq	r6, r6, r1, lsl #4
    52f0:	23e31100 	mvncs	r1, #0	; 0x0
    52f4:	86010000 	strhi	r0, [r1], -r0
    52f8:	00051e0a 	andeq	r1, r5, sl, lsl #28
    52fc:	28a01100 	stmiacs	r0!, {r8, ip}
    5300:	86010000 	strhi	r0, [r1], -r0
    5304:	0000410a 	andeq	r4, r0, sl, lsl #2
    5308:	98140000 	ldmdals	r4, {}
    530c:	01000027 	tsteq	r0, r7, lsr #32
    5310:	01010c4d 	tsteq	r1, sp, asr #24
    5314:	000006c5 	andeq	r0, r0, r5, asr #13
    5318:	0023e311 	eoreq	lr, r3, r1, lsl r3
    531c:	0c4b0100 	stfeqe	f0, [fp], {0}
    5320:	0000051e 	andeq	r0, r0, lr, lsl r5
    5324:	0029d211 	eoreq	sp, r9, r1, lsl r2
    5328:	0c4b0100 	stfeqe	f0, [fp], {0}
    532c:	00000041 	andeq	r0, r0, r1, asr #32
    5330:	00296211 	eoreq	r6, r9, r1, lsl r2
    5334:	0c4b0100 	stfeqe	f0, [fp], {0}
    5338:	00000041 	andeq	r0, r0, r1, asr #32
    533c:	002bd811 	eoreq	sp, fp, r1, lsl r8
    5340:	0c4c0100 	stfeqe	f0, [ip], {0}
    5344:	00000041 	andeq	r0, r0, r1, asr #32
    5348:	0028c312 	eoreq	ip, r8, r2, lsl r3
    534c:	0c4e0100 	stfeqe	f0, [lr], {0}
    5350:	00000041 	andeq	r0, r0, r1, asr #32
    5354:	00259212 	eoreq	r9, r5, r2, lsl r2
    5358:	0c4e0100 	stfeqe	f0, [lr], {0}
    535c:	00000041 	andeq	r0, r0, r1, asr #32
    5360:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    5364:	0c4e0100 	stfeqe	f0, [lr], {0}
    5368:	00000041 	andeq	r0, r0, r1, asr #32
    536c:	4e011000 	cdpmi	0, 0, cr1, cr1, cr0, {0}
    5370:	01000029 	tsteq	r0, r9, lsr #32
    5374:	01010aa3 	smlatbeq	r1, r3, sl, r0
    5378:	000006ed 	andeq	r0, r0, sp, ror #13
    537c:	0023e311 	eoreq	lr, r3, r1, lsl r3
    5380:	0aa20100 	beq	fe885788 <SCS_BASE+0x1e877788>
    5384:	0000051e 	andeq	r0, r0, lr, lsl r5
    5388:	0028a011 	eoreq	sl, r8, r1, lsl r0
    538c:	0aa20100 	beq	fe885794 <SCS_BASE+0x1e877794>
    5390:	00000041 	andeq	r0, r0, r1, asr #32
    5394:	2acf1400 	bcs	ff3ca39c <SCS_BASE+0x1f3bc39c>
    5398:	7c010000 	stcvc	0, cr0, [r1], {0}
    539c:	5001010c 	andpl	r0, r1, ip, lsl #2
    53a0:	11000007 	tstne	r0, r7
    53a4:	000023e3 	andeq	r2, r0, r3, ror #7
    53a8:	1e0c7a01 	fmacsne	s14, s24, s2
    53ac:	11000005 	tstne	r0, r5
    53b0:	000029d2 	ldrdeq	r2, [r0], -r2
    53b4:	410c7a01 	tstmi	ip, r1, lsl #20
    53b8:	11000000 	tstne	r0, r0
    53bc:	00002962 	andeq	r2, r0, r2, ror #18
    53c0:	410c7a01 	tstmi	ip, r1, lsl #20
    53c4:	11000000 	tstne	r0, r0
    53c8:	00002bd8 	ldrdeq	r2, [r0], -r8
    53cc:	410c7b01 	tstmi	ip, r1, lsl #22
    53d0:	12000000 	andne	r0, r0, #0	; 0x0
    53d4:	000028c3 	andeq	r2, r0, r3, asr #17
    53d8:	410c7d01 	tstmi	ip, r1, lsl #26
    53dc:	12000000 	andne	r0, r0, #0	; 0x0
    53e0:	00002592 	muleq	r0, r2, r5
    53e4:	410c7d01 	tstmi	ip, r1, lsl #26
    53e8:	15000000 	strne	r0, [r0]
    53ec:	00706d74 	rsbseq	r6, r0, r4, ror sp
    53f0:	410c7d01 	tstmi	ip, r1, lsl #26
    53f4:	00000000 	andeq	r0, r0, r0
    53f8:	24090110 	strcs	r0, [r9], #-272
    53fc:	bf010000 	svclt	0x00010000
    5400:	7801010a 	stmdavc	r1, {r1, r3, r8}
    5404:	11000007 	tstne	r0, r7
    5408:	000023e3 	andeq	r2, r0, r3, ror #7
    540c:	1e0abe01 	cdpne	14, 0, cr11, cr10, cr1, {0}
    5410:	11000005 	tstne	r0, r5
    5414:	000028a0 	andeq	r2, r0, r0, lsr #17
    5418:	410abe01 	tstmi	sl, r1, lsl #28
    541c:	00000000 	andeq	r0, r0, r0
    5420:	274d0116 	smlaldcs	r0, sp, r6, r1
    5424:	c7010000 	strgt	r0, [r1, -r0]
    5428:	0051ac01 	subseq	sl, r1, r1, lsl #24
    542c:	00520008 	subseq	r0, r2, r8
    5430:	001ccb08 	andseq	ip, ip, r8, lsl #22
    5434:	0007b000 	andeq	fp, r7, r0
    5438:	23e31700 	mvncs	r1, #0	; 0x0
    543c:	c6010000 	strgt	r0, [r1], -r0
    5440:	0000051e 	andeq	r0, r0, lr, lsl r5
    5444:	00001cea 	andeq	r1, r0, sl, ror #25
    5448:	0025eb17 	eoreq	lr, r5, r7, lsl fp
    544c:	b0c60100 	sbclt	r0, r6, r0, lsl #2
    5450:	09000007 	stmdbeq	r0, {r0, r1, r2}
    5454:	0000001d 	andeq	r0, r0, sp, lsl r0
    5458:	03730413 	cmneq	r3, #318767104	; 0x13000000
    545c:	01160000 	tsteq	r6, r0
    5460:	00002378 	andeq	r2, r0, r8, ror r3
    5464:	0001ee01 	andeq	lr, r1, r1, lsl #28
    5468:	b0080052 	andlt	r0, r8, r2, asr r0
    546c:	27080052 	smlsdcs	r8, r2, r0, r0
    5470:	1b00001d 	blne	54ec <__Stack_Size+0x50ec>
    5474:	17000008 	strne	r0, [r0, -r8]
    5478:	000023e3 	andeq	r2, r0, r3, ror #7
    547c:	051eed01 	ldreq	lr, [lr, #-3329]
    5480:	1d520000 	ldclne	0, cr0, [r2]
    5484:	33170000 	tstcc	r7, #0	; 0x0
    5488:	01000028 	tsteq	r0, r8, lsr #32
    548c:	00081bed 	andeq	r1, r8, sp, ror #23
    5490:	001d7100 	andseq	r7, sp, r0, lsl #2
    5494:	298a1800 	stmibcs	sl, {fp, ip}
    5498:	ef010000 	svc	0x00010000
    549c:	00000041 	andeq	r0, r0, r1, asr #32
    54a0:	00001d8f 	andeq	r1, r0, pc, lsl #27
    54a4:	00259218 	eoreq	r9, r5, r8, lsl r2
    54a8:	41ef0100 	mvnmi	r0, r0, lsl #2
    54ac:	ad000000 	stcge	0, cr0, [r0]
    54b0:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    54b4:	00002ba3 	andeq	r2, r0, r3, lsr #23
    54b8:	0041ef01 	subeq	lr, r1, r1, lsl #30
    54bc:	1e020000 	cdpne	0, 0, cr0, cr2, cr0, {0}
    54c0:	13000000 	movwne	r0, #0	; 0x0
    54c4:	0003f704 	andeq	pc, r3, r4, lsl #14
    54c8:	4c011900 	stcmi	9, cr1, [r1], {0}
    54cc:	01000024 	tsteq	r0, r4, lsr #32
    54d0:	b0010149 	andlt	r0, r1, r9, asr #2
    54d4:	68080052 	stmdavs	r8, {r1, r4, r6}
    54d8:	36080053 	undefined
    54dc:	8c00001e 	stchi	0, cr0, [r0], {30}
    54e0:	1a000008 	bne	5508 <__Stack_Size+0x5108>
    54e4:	000023e3 	andeq	r2, r0, r3, ror #7
    54e8:	1e014801 	cdpne	8, 0, cr4, cr1, cr1, {0}
    54ec:	61000005 	tstvs	r0, r5
    54f0:	1a00001e 	bne	5570 <__Stack_Size+0x5170>
    54f4:	00002833 	andeq	r2, r0, r3, lsr r8
    54f8:	1b014801 	blne	57504 <__Stack_Size+0x57104>
    54fc:	80000008 	andhi	r0, r0, r8
    5500:	1b00001e 	blne	5580 <__Stack_Size+0x5180>
    5504:	0000298a 	andeq	r2, r0, sl, lsl #19
    5508:	41014a01 	tstmi	r1, r1, lsl #20
    550c:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    5510:	1b00001e 	blne	5590 <__Stack_Size+0x5190>
    5514:	00002592 	muleq	r0, r2, r5
    5518:	41014a01 	tstmi	r1, r1, lsl #20
    551c:	c7000000 	strgt	r0, [r0, -r0]
    5520:	1b00001e 	blne	55a0 <__Stack_Size+0x51a0>
    5524:	00002ba3 	andeq	r2, r0, r3, lsr #23
    5528:	41014a01 	tstmi	r1, r1, lsl #20
    552c:	11000000 	tstne	r0, r0
    5530:	0000001f 	andeq	r0, r0, pc, lsl r0
    5534:	2ae70119 	bcs	ff9c59a0 <SCS_BASE+0x1f9b79a0>
    5538:	a5010000 	strge	r0, [r1]
    553c:	53680101 	cmnpl	r8, #1073741824	; 0x40000000
    5540:	541c0800 	ldrpl	r0, [ip], #-2048
    5544:	1f450800 	svcne	0x00450800
    5548:	08f70000 	ldmeq	r7!, {}^
    554c:	e31a0000 	tst	sl, #0	; 0x0
    5550:	01000023 	tsteq	r0, r3, lsr #32
    5554:	051e01a4 	ldreq	r0, [lr, #-420]
    5558:	1f700000 	svcne	0x00700000
    555c:	331a0000 	tstcc	sl, #0	; 0x0
    5560:	01000028 	tsteq	r0, r8, lsr #32
    5564:	081b01a4 	ldmdaeq	fp, {r2, r5, r7, r8}
    5568:	1f8f0000 	svcne	0x008f0000
    556c:	8a1b0000 	bhi	6c5574 <__Stack_Size+0x6c5174>
    5570:	01000029 	tsteq	r0, r9, lsr #32
    5574:	004101a6 	subeq	r0, r1, r6, lsr #3
    5578:	1fad0000 	svcne	0x00ad0000
    557c:	921b0000 	andsls	r0, fp, #0	; 0x0
    5580:	01000025 	tsteq	r0, r5, lsr #32
    5584:	004101a6 	subeq	r0, r1, r6, lsr #3
    5588:	1fcb0000 	svcne	0x00cb0000
    558c:	a31b0000 	tstge	fp, #0	; 0x0
    5590:	0100002b 	tsteq	r0, fp, lsr #32
    5594:	004101a6 	subeq	r0, r1, r6, lsr #3
    5598:	20150000 	andscs	r0, r5, r0
    559c:	19000000 	stmdbne	r0, {}
    55a0:	00280401 	eoreq	r0, r8, r1, lsl #8
    55a4:	02010100 	andeq	r0, r1, #0	; 0x0
    55a8:	00541c01 	subseq	r1, r4, r1, lsl #24
    55ac:	0054b008 	subseq	fp, r4, r8
    55b0:	00204908 	eoreq	r4, r0, r8, lsl #18
    55b4:	00096200 	andeq	r6, r9, r0, lsl #4
    55b8:	23e31a00 	mvncs	r1, #0	; 0x0
    55bc:	00010000 	andeq	r0, r1, r0
    55c0:	00051e02 	andeq	r1, r5, r2, lsl #28
    55c4:	00207400 	eoreq	r7, r0, r0, lsl #8
    55c8:	28331a00 	ldmdacs	r3!, {r9, fp, ip}
    55cc:	00010000 	andeq	r0, r1, r0
    55d0:	00081b02 	andeq	r1, r8, r2, lsl #22
    55d4:	00209300 	eoreq	r9, r0, r0, lsl #6
    55d8:	298a1b00 	stmibcs	sl, {r8, r9, fp, ip}
    55dc:	02010000 	andeq	r0, r1, #0	; 0x0
    55e0:	00004102 	andeq	r4, r0, r2, lsl #2
    55e4:	0020b100 	eoreq	fp, r0, r0, lsl #2
    55e8:	25921b00 	ldrcs	r1, [r2, #2816]
    55ec:	02010000 	andeq	r0, r1, #0	; 0x0
    55f0:	00004102 	andeq	r4, r0, r2, lsl #2
    55f4:	0020da00 	eoreq	sp, r0, r0, lsl #20
    55f8:	2ba31b00 	blcs	fe8cc200 <SCS_BASE+0x1e8be200>
    55fc:	02010000 	andeq	r0, r1, #0	; 0x0
    5600:	00004102 	andeq	r4, r0, r2, lsl #2
    5604:	00210f00 	eoreq	r0, r1, r0, lsl #30
    5608:	01190000 	tsteq	r9, r0
    560c:	00002bcd 	andeq	r2, r0, sp, asr #23
    5610:	01024a01 	tsteq	r2, r1, lsl #20
    5614:	080054b0 	stmdaeq	r0, {r4, r5, r7, sl, ip, lr}
    5618:	0800561c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip, lr}
    561c:	00002138 	andeq	r2, r0, r8, lsr r1
    5620:	00000b28 	andeq	r0, r0, r8, lsr #22
    5624:	0023e31a 	eoreq	lr, r3, sl, lsl r3
    5628:	02490100 	subeq	r0, r9, #0	; 0x0
    562c:	0000051e 	andeq	r0, r0, lr, lsl r5
    5630:	00002157 	andeq	r2, r0, r7, asr r1
    5634:	0027871a 	eoreq	r8, r7, sl, lsl r7
    5638:	02490100 	subeq	r0, r9, #0	; 0x0
    563c:	00000b28 	andeq	r0, r0, r8, lsr #22
    5640:	00002175 	andeq	r2, r0, r5, ror r1
    5644:	0005bb1c 	andeq	fp, r5, ip, lsl fp
    5648:	00012800 	andeq	r2, r1, r0, lsl #16
    564c:	02560100 	subseq	r0, r6, #0	; 0x0
    5650:	000009d9 	ldrdeq	r0, [r0], -r9
    5654:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    5658:	05e11d00 	strbeq	r1, [r1, #3328]!
    565c:	d51d0000 	ldrle	r0, [sp]
    5660:	1d000005 	stcne	0, cr0, [r0, #-20]
    5664:	000005c9 	andeq	r0, r0, r9, asr #11
    5668:	0001481e 	andeq	r4, r1, lr, lsl r8
    566c:	05f91f00 	ldrbeq	r1, [r9, #3840]!
    5670:	21930000 	orrscs	r0, r3, r0
    5674:	051f0000 	ldreq	r0, [pc, #0]	; 567c <__Stack_Size+0x527c>
    5678:	a6000006 	strge	r0, [r0], -r6
    567c:	00000021 	andeq	r0, r0, r1, lsr #32
    5680:	06122000 	ldreq	r2, [r2], -r0
    5684:	54f60000 	ldrbtpl	r0, [r6]
    5688:	01680800 	cmneq	r8, r0, lsl #16
    568c:	5b010000 	blpl	45694 <__Stack_Size+0x45294>
    5690:	0009f802 	andeq	pc, r9, r2, lsl #16
    5694:	062d1d00 	strteq	r1, [sp], -r0, lsl #26
    5698:	211d0000 	tstcs	sp, r0
    569c:	00000006 	andeq	r0, r0, r6
    56a0:	0005581c 	andeq	r5, r5, ip, lsl r8
    56a4:	00018000 	andeq	r8, r1, r0
    56a8:	02600100 	rsbeq	r0, r0, #0	; 0x0
    56ac:	00000a3a 	andeq	r0, r0, sl, lsr sl
    56b0:	00058a1d 	andeq	r8, r5, sp, lsl sl
    56b4:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    56b8:	721d0000 	andsvc	r0, sp, #0	; 0x0
    56bc:	1d000005 	stcne	0, cr0, [r0, #-20]
    56c0:	00000566 	andeq	r0, r0, r6, ror #10
    56c4:	0001a01e 	andeq	sl, r1, lr, lsl r0
    56c8:	05961f00 	ldreq	r1, [r6, #3840]
    56cc:	21b90000 	undefined instruction 0x21b90000
    56d0:	a21f0000 	andsge	r0, pc, #0	; 0x0
    56d4:	e2000005 	and	r0, r0, #5	; 0x5
    56d8:	21000021 	tstcs	r0, r1, lsr #32
    56dc:	000005ae 	andeq	r0, r0, lr, lsr #11
    56e0:	3a200000 	bcc	8056e8 <__Stack_Size+0x8052e8>
    56e4:	52000006 	andpl	r0, r0, #6	; 0x6
    56e8:	c0080055 	andgt	r0, r8, r5, asr r0
    56ec:	01000001 	tsteq	r0, r1
    56f0:	0a590265 	beq	164608c <__Stack_Size+0x1645c8c>
    56f4:	551d0000 	ldrpl	r0, [sp]
    56f8:	1d000006 	stcne	0, cr0, [r0, #-24]
    56fc:	00000649 	andeq	r0, r0, r9, asr #12
    5700:	06622200 	strbteq	r2, [r2], -r0, lsl #4
    5704:	557a0000 	ldrbpl	r0, [sl]!
    5708:	55b00800 	ldrpl	r0, [r0, #2048]!
    570c:	6a010800 	bvs	47714 <__Stack_Size+0x47314>
    5710:	000aa302 	andeq	sl, sl, r2, lsl #6
    5714:	06941d00 	ldreq	r1, [r4], r0, lsl #26
    5718:	881d0000 	ldmdahi	sp, {}
    571c:	1d000006 	stcne	0, cr0, [r0, #-24]
    5720:	0000067c 	andeq	r0, r0, ip, ror r6
    5724:	0006701d 	andeq	r7, r6, sp, lsl r0
    5728:	557a2300 	ldrbpl	r2, [sl, #-768]!
    572c:	55b00800 	ldrpl	r0, [r0, #2048]!
    5730:	a01f0800 	andsge	r0, pc, r0, lsl #16
    5734:	f5000006 	undefined instruction 0xf5000006
    5738:	1f000021 	svcne	0x00000021
    573c:	000006ac 	andeq	r0, r0, ip, lsr #13
    5740:	00002208 	andeq	r2, r0, r8, lsl #4
    5744:	0006b821 	andeq	fp, r6, r1, lsr #16
    5748:	20000000 	andcs	r0, r0, r0
    574c:	000006c5 	andeq	r0, r0, r5, asr #13
    5750:	080055b0 	stmdaeq	r0, {r4, r5, r7, r8, sl, ip, lr}
    5754:	000001d8 	ldrdeq	r0, [r0], -r8
    5758:	c2026f01 	andgt	r6, r2, #4	; 0x4
    575c:	1d00000a 	stcne	0, cr0, [r0, #-40]
    5760:	000006e0 	andeq	r0, r0, r0, ror #13
    5764:	0006d41d 	andeq	sp, r6, sp, lsl r4
    5768:	ed220000 	stc	0, cr0, [r2]
    576c:	c6000006 	strgt	r0, [r0], -r6
    5770:	00080055 	andeq	r0, r8, r5, asr r0
    5774:	01080056 	qaddeq	r0, r6, r8
    5778:	0b0c0274 	bleq	306150 <__Stack_Size+0x305d50>
    577c:	1f1d0000 	svcne	0x001d0000
    5780:	1d000007 	stcne	0, cr0, [r0, #-28]
    5784:	00000713 	andeq	r0, r0, r3, lsl r7
    5788:	0007071d 	andeq	r0, r7, sp, lsl r7
    578c:	06fb1d00 	ldrbteq	r1, [fp], r0, lsl #26
    5790:	c6230000 	strtgt	r0, [r3], -r0
    5794:	00080055 	andeq	r0, r8, r5, asr r0
    5798:	1f080056 	svcne	0x00080056
    579c:	0000072b 	andeq	r0, r0, fp, lsr #14
    57a0:	0000221b 	andeq	r2, r0, fp, lsl r2
    57a4:	0007371f 	andeq	r3, r7, pc, lsl r7
    57a8:	00222e00 	eoreq	r2, r2, r0, lsl #28
    57ac:	07432100 	strbeq	r2, [r3, -r0, lsl #2]
    57b0:	00000000 	andeq	r0, r0, r0
    57b4:	00075024 	andeq	r5, r7, r4, lsr #32
    57b8:	00560000 	subseq	r0, r6, r0
    57bc:	0001f008 	andeq	pc, r1, r8
    57c0:	02790100 	rsbseq	r0, r9, #0	; 0x0
    57c4:	00076b1d 	andeq	r6, r7, sp, lsl fp
    57c8:	075f1d00 	ldrbeq	r1, [pc, -r0, lsl #26]
    57cc:	00000000 	andeq	r0, r0, r0
    57d0:	04510413 	ldrbeq	r0, [r1], #-1043
    57d4:	01190000 	tsteq	r9, r0
    57d8:	00002b6c 	andeq	r2, r0, ip, ror #22
    57dc:	01028b01 	tsteq	r2, r1, lsl #22
    57e0:	0800561c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip, lr}
    57e4:	08005776 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, ip, lr}
    57e8:	00002241 	andeq	r2, r0, r1, asr #4
    57ec:	00000d17 	andeq	r0, r0, r7, lsl sp
    57f0:	0023e325 	eoreq	lr, r3, r5, lsr #6
    57f4:	028a0100 	addeq	r0, sl, #0	; 0x0
    57f8:	0000051e 	andeq	r0, r0, lr, lsl r5
    57fc:	871a5001 	ldrhi	r5, [sl, -r1]
    5800:	01000027 	tsteq	r0, r7, lsr #32
    5804:	0b28028a 	bleq	a06234 <__Stack_Size+0xa05e34>
    5808:	22600000 	rsbcs	r0, r0, #0	; 0x0
    580c:	f4260000 	vld4.8	{d0-d3}, [r6], r0
    5810:	01000029 	tsteq	r0, r9, lsr #32
    5814:	0041028c 	subeq	r0, r1, ip, lsl #5
    5818:	57010000 	strpl	r0, [r1, -r0]
    581c:	0028fb26 	eoreq	pc, r8, r6, lsr #22
    5820:	028d0100 	addeq	r0, sp, #0	; 0x0
    5824:	00000041 	andeq	r0, r0, r1, asr #32
    5828:	bb225601 	bllt	89b034 <__Stack_Size+0x89ac34>
    582c:	40000005 	andmi	r0, r0, r5
    5830:	72080056 	andvc	r0, r8, #86	; 0x56
    5834:	01080056 	qaddeq	r0, r6, r8
    5838:	0bc702a9 	bleq	ff1c62e4 <SCS_BASE+0x1f1b82e4>
    583c:	ed1d0000 	ldc	0, cr0, [sp]
    5840:	1d000005 	stcne	0, cr0, [r0, #-20]
    5844:	000005e1 	andeq	r0, r0, r1, ror #11
    5848:	0005d51d 	andeq	sp, r5, sp, lsl r5
    584c:	05c91d00 	strbeq	r1, [r9, #3328]
    5850:	40230000 	eormi	r0, r3, r0
    5854:	72080056 	andvc	r0, r8, #86	; 0x56
    5858:	1f080056 	svcne	0x00080056
    585c:	000005f9 	strdeq	r0, [r0], -r9
    5860:	0000227e 	andeq	r2, r0, lr, ror r2
    5864:	0006051f 	andeq	r0, r6, pc, lsl r5
    5868:	00229100 	eoreq	r9, r2, r0, lsl #2
    586c:	20000000 	andcs	r0, r0, r0
    5870:	00000612 	andeq	r0, r0, r2, lsl r6
    5874:	08005672 	stmdaeq	r0, {r1, r4, r5, r6, r9, sl, ip, lr}
    5878:	00000208 	andeq	r0, r0, r8, lsl #4
    587c:	e602ad01 	str	sl, [r2], -r1, lsl #26
    5880:	1d00000b 	stcne	0, cr0, [r0, #-44]
    5884:	0000062d 	andeq	r0, r0, sp, lsr #12
    5888:	0006211d 	andeq	r2, r6, sp, lsl r1
    588c:	58220000 	stmdapl	r2!, {}
    5890:	8a000005 	bhi	58ac <__Stack_Size+0x54ac>
    5894:	c0080056 	andgt	r0, r8, r6, asr r0
    5898:	01080056 	qaddeq	r0, r6, r8
    589c:	0c3002b0 	lfmeq	f0, 4, [r0], #-704
    58a0:	8a1d0000 	bhi	7458a8 <__Stack_Size+0x7454a8>
    58a4:	1d000005 	stcne	0, cr0, [r0, #-20]
    58a8:	0000057e 	andeq	r0, r0, lr, ror r5
    58ac:	0005721d 	andeq	r7, r5, sp, lsl r2
    58b0:	05661d00 	strbeq	r1, [r6, #-3328]!
    58b4:	8a230000 	bhi	8c58bc <__Stack_Size+0x8c54bc>
    58b8:	c0080056 	andgt	r0, r8, r6, asr r0
    58bc:	1f080056 	svcne	0x00080056
    58c0:	00000596 	muleq	r0, r6, r5
    58c4:	000022a4 	andeq	r2, r0, r4, lsr #5
    58c8:	0005a21f 	andeq	sl, r5, pc, lsl r2
    58cc:	0022c200 	eoreq	ip, r2, r0, lsl #4
    58d0:	05ae2100 	streq	r2, [lr, #256]!
    58d4:	00000000 	andeq	r0, r0, r0
    58d8:	00063a22 	andeq	r3, r6, r2, lsr #20
    58dc:	0056c000 	subseq	ip, r6, r0
    58e0:	0056d808 	subseq	sp, r6, r8, lsl #16
    58e4:	02b30108 	adcseq	r0, r3, #2	; 0x2
    58e8:	00000c4f 	andeq	r0, r0, pc, asr #24
    58ec:	0006551d 	andeq	r5, r6, sp, lsl r5
    58f0:	06491d00 	strbeq	r1, [r9], -r0, lsl #26
    58f4:	22000000 	andcs	r0, r0, #0	; 0x0
    58f8:	00000558 	andeq	r0, r0, r8, asr r5
    58fc:	080056d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip, lr}
    5900:	08005712 	stmdaeq	r0, {r1, r4, r8, r9, sl, ip, lr}
    5904:	9902b801 	stmdbls	r2, {r0, fp, ip, sp, pc}
    5908:	1d00000c 	stcne	0, cr0, [r0, #-48]
    590c:	0000058a 	andeq	r0, r0, sl, lsl #11
    5910:	00057e1d 	andeq	r7, r5, sp, lsl lr
    5914:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    5918:	661d0000 	ldrvs	r0, [sp], -r0
    591c:	23000005 	movwcs	r0, #5	; 0x5
    5920:	080056d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip, lr}
    5924:	08005712 	stmdaeq	r0, {r1, r4, r8, r9, sl, ip, lr}
    5928:	0005961f 	andeq	r9, r5, pc, lsl r6
    592c:	0022e000 	eoreq	lr, r2, r0
    5930:	05a21f00 	streq	r1, [r2, #3840]!
    5934:	23090000 	movwcs	r0, #36864	; 0x9000
    5938:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    593c:	00000005 	andeq	r0, r0, r5
    5940:	063a2000 	ldrteq	r2, [sl], -r0
    5944:	57120000 	ldrpl	r0, [r2, -r0]
    5948:	02200800 	eoreq	r0, r0, #0	; 0x0
    594c:	bc010000 	stclt	0, cr0, [r1], {0}
    5950:	000cb802 	andeq	fp, ip, r2, lsl #16
    5954:	06551d00 	ldrbeq	r1, [r5], -r0, lsl #26
    5958:	491d0000 	ldmdbmi	sp, {}
    595c:	00000006 	andeq	r0, r0, r6
    5960:	0005bb22 	andeq	fp, r5, r2, lsr #22
    5964:	00572e00 	subseq	r2, r7, r0, lsl #28
    5968:	00576008 	subseq	r6, r7, r8
    596c:	02bf0108 	adcseq	r0, pc, #2	; 0x2
    5970:	00000cfb 	strdeq	r0, [r0], -fp
    5974:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    5978:	05e11d00 	strbeq	r1, [r1, #3328]!
    597c:	d51d0000 	ldrle	r0, [sp]
    5980:	1d000005 	stcne	0, cr0, [r0, #-20]
    5984:	000005c9 	andeq	r0, r0, r9, asr #11
    5988:	00572e23 	subseq	r2, r7, r3, lsr #28
    598c:	00576008 	subseq	r6, r7, r8
    5990:	05f91f08 	ldrbeq	r1, [r9, #3848]!
    5994:	231c0000 	tstcs	ip, #0	; 0x0
    5998:	05270000 	streq	r0, [r7]!
    599c:	01000006 	tsteq	r0, r6
    59a0:	28000052 	stmdacs	r0, {r1, r4, r6}
    59a4:	00000612 	andeq	r0, r0, r2, lsl r6
    59a8:	08005760 	stmdaeq	r0, {r5, r6, r8, r9, sl, ip, lr}
    59ac:	08005774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, ip, lr}
    59b0:	1d02c201 	sfmne	f4, 1, [r2, #-4]
    59b4:	0000062d 	andeq	r0, r0, sp, lsr #12
    59b8:	0006211d 	andeq	r2, r6, sp, lsl r1
    59bc:	29000000 	stmdbcs	r0, {}
    59c0:	002a0701 	eoreq	r0, sl, r1, lsl #14
    59c4:	02d20100 	sbcseq	r0, r2, #0	; 0x0
    59c8:	00577801 	subseq	r7, r7, r1, lsl #16
    59cc:	00579a08 	subseq	r9, r7, r8, lsl #20
    59d0:	4c5d0108 	ldfmie	f0, [sp], {8}
    59d4:	2500000d 	strcs	r0, [r0, #-13]
    59d8:	000023e3 	andeq	r2, r0, r3, ror #7
    59dc:	1e02d101 	mvfnes	f5, f1
    59e0:	01000005 	tsteq	r0, r5
    59e4:	257f2550 	ldrbcs	r2, [pc, #-1360]!	; 549c <__Stack_Size+0x509c>
    59e8:	d1010000 	tstle	r1, r0
    59ec:	000d4c02 	andeq	r4, sp, r2, lsl #24
    59f0:	00510100 	subseq	r0, r1, r0, lsl #2
    59f4:	04c70413 	strbeq	r0, [r7], #1043
    59f8:	01290000 	teqeq	r9, r0
    59fc:	00002a97 	muleq	r0, r7, sl
    5a00:	0102ef01 	tsteq	r2, r1, lsl #30
    5a04:	0800579c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip, lr}
    5a08:	080057b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sl, ip, lr}
    5a0c:	0d795d01 	ldcleq	13, cr5, [r9, #-4]!
    5a10:	eb250000 	bl	945a18 <__Stack_Size+0x945618>
    5a14:	01000025 	tsteq	r0, r5, lsr #32
    5a18:	07b002ee 	ldreq	r0, [r0, lr, ror #5]!
    5a1c:	50010000 	andpl	r0, r1, r0
    5a20:	29012900 	stmdbcs	r1, {r8, fp, sp}
    5a24:	01000023 	tsteq	r0, r3, lsr #32
    5a28:	b4010301 	strlt	r0, [r1], #-769
    5a2c:	ca080057 	bgt	205b90 <__Stack_Size+0x205790>
    5a30:	01080057 	qaddeq	r0, r7, r8
    5a34:	000da05d 	andeq	sl, sp, sp, asr r0
    5a38:	28332500 	ldmdacs	r3!, {r8, sl, sp}
    5a3c:	00010000 	andeq	r0, r1, r0
    5a40:	00081b03 	andeq	r1, r8, r3, lsl #22
    5a44:	00500100 	subseq	r0, r0, r0, lsl #2
    5a48:	21b30129 	undefined instruction 0x21b30129
    5a4c:	16010000 	strne	r0, [r1], -r0
    5a50:	57cc0103 	strbpl	r0, [ip, r3, lsl #2]
    5a54:	57e40800 	strbpl	r0, [r4, r0, lsl #16]!
    5a58:	5d010800 	stcpl	8, cr0, [r1]
    5a5c:	00000dc7 	andeq	r0, r0, r7, asr #27
    5a60:	00278725 	eoreq	r8, r7, r5, lsr #14
    5a64:	03150100 	tsteq	r5, #0	; 0x0
    5a68:	00000b28 	andeq	r0, r0, r8, lsr #22
    5a6c:	29005001 	stmdbcs	r0, {r0, ip, lr}
    5a70:	002b2001 	eoreq	r2, fp, r1
    5a74:	03280100 	teqeq	r8, #0	; 0x0
    5a78:	0057e401 	subseq	lr, r7, r1, lsl #8
    5a7c:	0057f808 	subseq	pc, r7, r8, lsl #16
    5a80:	ee5d0108 	rdfe	f0, f5, #0.0
    5a84:	2500000d 	strcs	r0, [r0, #-13]
    5a88:	0000257f 	andeq	r2, r0, pc, ror r5
    5a8c:	4c032701 	stcmi	7, cr2, [r3], {1}
    5a90:	0100000d 	tsteq	r0, sp
    5a94:	01290050 	qsubeq	r0, r0, r9
    5a98:	00002bc5 	andeq	r2, r0, r5, asr #23
    5a9c:	01033d01 	tsteq	r3, r1, lsl #26
    5aa0:	080057f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}
    5aa4:	08005812 	stmdaeq	r0, {r1, r4, fp, ip, lr}
    5aa8:	0e235d01 	cdpeq	13, 2, cr5, cr3, cr1, {0}
    5aac:	e3250000 	teq	r5, #0	; 0x0
    5ab0:	01000023 	tsteq	r0, r3, lsr #32
    5ab4:	051e033c 	ldreq	r0, [lr, #-828]
    5ab8:	50010000 	andpl	r0, r1, r0
    5abc:	000e7f25 	andeq	r7, lr, r5, lsr #30
    5ac0:	033c0100 	teqeq	ip, #0	; 0x0
    5ac4:	000000a9 	andeq	r0, r0, r9, lsr #1
    5ac8:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5acc:	0029e101 	eoreq	lr, r9, r1, lsl #2
    5ad0:	03580100 	cmpeq	r8, #0	; 0x0
    5ad4:	00581401 	subseq	r1, r8, r1, lsl #8
    5ad8:	00583008 	subseq	r3, r8, r8
    5adc:	585d0108 	ldmdapl	sp, {r3, r8}^
    5ae0:	2500000e 	strcs	r0, [r0, #-14]
    5ae4:	000023e3 	andeq	r2, r0, r3, ror #7
    5ae8:	1e035701 	cdpne	7, 0, cr5, cr3, cr1, {0}
    5aec:	01000005 	tsteq	r0, r5
    5af0:	0e7f2550 	mrceq	5, 3, r2, cr15, cr0, {2}
    5af4:	57010000 	strpl	r0, [r1, -r0]
    5af8:	0000a903 	andeq	sl, r0, r3, lsl #18
    5afc:	00510100 	subseq	r0, r1, r0, lsl #2
    5b00:	2aae0129 	bcs	feb85fac <SCS_BASE+0x1eb77fac>
    5b04:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    5b08:	58300103 	ldmdapl	r0!, {r0, r1, r8}
    5b0c:	58480800 	stmdapl	r8, {fp}^
    5b10:	5d010800 	stcpl	8, cr0, [r1]
    5b14:	00000e9b 	muleq	r0, fp, lr
    5b18:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5b1c:	037d0100 	cmneq	sp, #0	; 0x0
    5b20:	0000051e 	andeq	r0, r0, lr, lsl r5
    5b24:	aa255001 	bge	959b30 <__Stack_Size+0x959730>
    5b28:	0100002b 	tsteq	r0, fp, lsr #32
    5b2c:	0041037d 	subeq	r0, r1, sp, ror r3
    5b30:	51010000 	tstpl	r1, r0
    5b34:	000e7f25 	andeq	r7, lr, r5, lsr #30
    5b38:	037d0100 	cmneq	sp, #0	; 0x0
    5b3c:	000000a9 	andeq	r0, r0, r9, lsr #1
    5b40:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    5b44:	0026d501 	eoreq	sp, r6, r1, lsl #10
    5b48:	03a10100 	undefined instruction 0x03a10100
    5b4c:	00584801 	subseq	r4, r8, r1, lsl #16
    5b50:	00584c08 	subseq	r4, r8, r8, lsl #24
    5b54:	d05d0108 	subsle	r0, sp, r8, lsl #2
    5b58:	2500000e 	strcs	r0, [r0, #-14]
    5b5c:	000023e3 	andeq	r2, r0, r3, ror #7
    5b60:	1e03a001 	cdpne	0, 0, cr10, cr3, cr1, {0}
    5b64:	01000005 	tsteq	r0, r5
    5b68:	28aa2550 	stmiacs	sl!, {r4, r6, r8, sl, sp}
    5b6c:	a0010000 	andge	r0, r1, r0
    5b70:	00004103 	andeq	r4, r0, r3, lsl #2
    5b74:	00510100 	subseq	r0, r1, r0, lsl #2
    5b78:	253a0129 	ldrcs	r0, [sl, #-297]!
    5b7c:	c0010000 	andgt	r0, r1, r0
    5b80:	584c0103 	stmdapl	ip, {r0, r1, r8}^
    5b84:	58540800 	ldmdapl	r4, {fp}^
    5b88:	5d010800 	stcpl	8, cr0, [r1]
    5b8c:	00000f15 	andeq	r0, r0, r5, lsl pc
    5b90:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5b94:	03bf0100 	undefined instruction 0x03bf0100
    5b98:	0000051e 	andeq	r0, r0, lr, lsl r5
    5b9c:	cb255001 	blgt	959ba8 <__Stack_Size+0x9597a8>
    5ba0:	01000022 	tsteq	r0, r2, lsr #32
    5ba4:	004103bf 	strheq	r0, [r1], #-63
    5ba8:	51010000 	tstpl	r1, r0
    5bac:	0024b51a 	eoreq	fp, r4, sl, lsl r5
    5bb0:	03bf0100 	undefined instruction 0x03bf0100
    5bb4:	00000041 	andeq	r0, r0, r1, asr #32
    5bb8:	0000232f 	andeq	r2, r0, pc, lsr #6
    5bbc:	8c012900 	stchi	9, cr2, [r1], {0}
    5bc0:	0100002a 	tsteq	r0, sl, lsr #32
    5bc4:	540103dd 	strpl	r0, [r1], #-989
    5bc8:	6c080058 	stcvs	0, cr0, [r8], {88}
    5bcc:	01080058 	qaddeq	r0, r8, r8
    5bd0:	000f585d 	andeq	r5, pc, sp, asr r8
    5bd4:	23e32500 	mvncs	r2, #0	; 0x0
    5bd8:	dc010000 	stcle	0, cr0, [r1], {0}
    5bdc:	00051e03 	andeq	r1, r5, r3, lsl #28
    5be0:	25500100 	ldrbcs	r0, [r0, #-256]
    5be4:	00002637 	andeq	r2, r0, r7, lsr r6
    5be8:	4103dc01 	tstmi	r3, r1, lsl #24
    5bec:	01000000 	tsteq	r0, r0
    5bf0:	0e7f2551 	mrceq	5, 3, r2, cr15, cr1, {2}
    5bf4:	dc010000 	stcle	0, cr0, [r1], {0}
    5bf8:	0000a903 	andeq	sl, r0, r3, lsl #18
    5bfc:	00520100 	subseq	r0, r2, r0, lsl #2
    5c00:	290f0129 	stmdbcs	pc, {r0, r3, r5, r8}
    5c04:	f9010000 	undefined instruction 0xf9010000
    5c08:	586c0103 	stmdapl	ip!, {r0, r1, r8}^
    5c0c:	587a0800 	ldmdapl	sl!, {fp}^
    5c10:	5d010800 	stcpl	8, cr0, [r1]
    5c14:	00000f7f 	andeq	r0, r0, pc, ror pc
    5c18:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5c1c:	03f80100 	mvnseq	r0, #0	; 0x0
    5c20:	0000051e 	andeq	r0, r0, lr, lsl r5
    5c24:	29005001 	stmdbcs	r0, {r0, ip, lr}
    5c28:	00250801 	eoreq	r0, r5, r1, lsl #16
    5c2c:	040f0100 	streq	r0, [pc], #256	; 5c34 <__Stack_Size+0x5834>
    5c30:	00587c01 	subseq	r7, r8, r1, lsl #24
    5c34:	00589608 	subseq	r9, r8, r8, lsl #12
    5c38:	e45d0108 	ldrb	r0, [sp], #-264
    5c3c:	2500000f 	strcs	r0, [r0, #-15]
    5c40:	000023e3 	andeq	r2, r0, r3, ror #7
    5c44:	1e040e01 	cdpne	14, 0, cr0, cr4, cr1, {0}
    5c48:	01000005 	tsteq	r0, r5
    5c4c:	22b41a50 	adcscs	r1, r4, #327680	; 0x50000
    5c50:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    5c54:	00004104 	andeq	r4, r0, r4, lsl #2
    5c58:	00234200 	eoreq	r4, r3, r0, lsl #4
    5c5c:	05242800 	streq	r2, [r4, #-2048]!
    5c60:	587c0000 	ldmdapl	ip!, {}^
    5c64:	588a0800 	stmpl	sl, {fp}
    5c68:	15010800 	strne	r0, [r1, #-2048]
    5c6c:	053f1d04 	ldreq	r1, [pc, #-3332]!	; 4f70 <__Stack_Size+0x4b70>
    5c70:	331d0000 	tstcc	sp, #0	; 0x0
    5c74:	23000005 	movwcs	r0, #5	; 0x5
    5c78:	0800587c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, lr}
    5c7c:	0800588a 	stmdaeq	r0, {r1, r3, r7, fp, ip, lr}
    5c80:	00054b1f 	andeq	r4, r5, pc, lsl fp
    5c84:	00235500 	eoreq	r5, r3, r0, lsl #10
    5c88:	00000000 	andeq	r0, r0, r0
    5c8c:	2a260119 	bcs	9860f8 <__Stack_Size+0x985cf8>
    5c90:	2f010000 	svccs	0x00010000
    5c94:	58980104 	ldmpl	r8, {r2, r8}
    5c98:	592a0800 	stmdbpl	sl!, {fp}
    5c9c:	23730800 	cmncs	r3, #0	; 0x0
    5ca0:	10f80000 	rscsne	r0, r8, r0
    5ca4:	e3250000 	teq	r5, #0	; 0x0
    5ca8:	01000023 	tsteq	r0, r3, lsr #32
    5cac:	051e042d 	ldreq	r0, [lr, #-1069]
    5cb0:	50010000 	andpl	r0, r1, r0
    5cb4:	0027341a 	eoreq	r3, r7, sl, lsl r4
    5cb8:	042d0100 	strteq	r0, [sp], #-256
    5cbc:	00000041 	andeq	r0, r0, r1, asr #32
    5cc0:	00002392 	muleq	r0, r2, r3
    5cc4:	0029d21a 	eoreq	sp, r9, sl, lsl r2
    5cc8:	042e0100 	strteq	r0, [lr], #-256
    5ccc:	00000041 	andeq	r0, r0, r1, asr #32
    5cd0:	000023b0 	strheq	r2, [r0], -r0
    5cd4:	002bdc1a 	eoreq	sp, fp, sl, lsl ip
    5cd8:	042e0100 	strteq	r0, [lr], #-256
    5cdc:	00000041 	andeq	r0, r0, r1, asr #32
    5ce0:	000023ce 	andeq	r2, r0, lr, asr #7
    5ce4:	00055822 	andeq	r5, r5, r2, lsr #16
    5ce8:	0058a400 	subseq	sl, r8, r0, lsl #8
    5cec:	0058da08 	subseq	sp, r8, r8, lsl #20
    5cf0:	04390108 	ldrteq	r0, [r9], #-264
    5cf4:	00001086 	andeq	r1, r0, r6, lsl #1
    5cf8:	00058a1d 	andeq	r8, r5, sp, lsl sl
    5cfc:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    5d00:	721d0000 	andsvc	r0, sp, #0	; 0x0
    5d04:	1d000005 	stcne	0, cr0, [r0, #-20]
    5d08:	00000566 	andeq	r0, r0, r6, ror #10
    5d0c:	0058a423 	subseq	sl, r8, r3, lsr #8
    5d10:	0058da08 	subseq	sp, r8, r8, lsl #20
    5d14:	05961f08 	ldreq	r1, [r6, #3848]
    5d18:	23ec0000 	mvncs	r0, #0	; 0x0
    5d1c:	a21f0000 	andsge	r0, pc, #0	; 0x0
    5d20:	15000005 	strne	r0, [r0, #-5]
    5d24:	21000024 	tstcs	r0, r4, lsr #32
    5d28:	000005ae 	andeq	r0, r0, lr, lsr #11
    5d2c:	bb220000 	bllt	885d34 <__Stack_Size+0x885934>
    5d30:	da000005 	ble	5d4c <__Stack_Size+0x594c>
    5d34:	0e080058 	mcreq	0, 0, r0, cr8, cr8, {2}
    5d38:	01080059 	qaddeq	r0, r9, r8
    5d3c:	10c9043d 	sbcne	r0, r9, sp, lsr r4
    5d40:	ed1d0000 	ldc	0, cr0, [sp]
    5d44:	1d000005 	stcne	0, cr0, [r0, #-20]
    5d48:	000005e1 	andeq	r0, r0, r1, ror #11
    5d4c:	0005d51d 	andeq	sp, r5, sp, lsl r5
    5d50:	05c91d00 	strbeq	r1, [r9, #3328]
    5d54:	da230000 	ble	8c5d5c <__Stack_Size+0x8c595c>
    5d58:	0e080058 	mcreq	0, 0, r0, cr8, cr8, {2}
    5d5c:	1f080059 	svcne	0x00080059
    5d60:	000005f9 	strdeq	r0, [r0], -r9
    5d64:	00002433 	andeq	r2, r0, r3, lsr r4
    5d68:	00060527 	andeq	r0, r6, r7, lsr #10
    5d6c:	00520100 	subseq	r0, r2, r0, lsl #2
    5d70:	05242800 	streq	r2, [r4, #-2048]!
    5d74:	590e0000 	stmdbpl	lr, {}
    5d78:	591e0800 	ldmdbpl	lr, {fp}
    5d7c:	41010800 	tstmi	r1, r0, lsl #16
    5d80:	053f1d04 	ldreq	r1, [pc, #-3332]!	; 5084 <__Stack_Size+0x4c84>
    5d84:	331d0000 	tstcc	sp, #0	; 0x0
    5d88:	23000005 	movwcs	r0, #5	; 0x5
    5d8c:	0800590e 	stmdaeq	r0, {r1, r2, r3, r8, fp, ip, lr}
    5d90:	0800591e 	stmdaeq	r0, {r1, r2, r3, r4, r8, fp, ip, lr}
    5d94:	00054b1f 	andeq	r4, r5, pc, lsl fp
    5d98:	00244600 	eoreq	r4, r4, r0, lsl #12
    5d9c:	00000000 	andeq	r0, r0, r0
    5da0:	29720129 	ldmdbcs	r2!, {r0, r3, r5, r8}^
    5da4:	5d010000 	stcpl	0, cr0, [r1]
    5da8:	592c0104 	stmdbpl	ip!, {r2, r8}
    5dac:	59540800 	ldmdbpl	r4, {fp}^
    5db0:	5d010800 	stcpl	8, cr0, [r1]
    5db4:	00001193 	muleq	r0, r3, r1
    5db8:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5dbc:	045b0100 	ldrbeq	r0, [fp], #-256
    5dc0:	0000051e 	andeq	r0, r0, lr, lsl r5
    5dc4:	d71a5001 	ldrle	r5, [sl, -r1]
    5dc8:	01000022 	tsteq	r0, r2, lsr #32
    5dcc:	0041045b 	subeq	r0, r1, fp, asr r4
    5dd0:	24590000 	ldrbcs	r0, [r9]
    5dd4:	591a0000 	ldmdbpl	sl, {}
    5dd8:	0100002b 	tsteq	r0, fp, lsr #32
    5ddc:	0041045b 	subeq	r0, r1, fp, asr r4
    5de0:	246c0000 	strbtcs	r0, [ip]
    5de4:	9f1a0000 	svcls	0x001a0000
    5de8:	01000026 	tsteq	r0, r6, lsr #32
    5dec:	0041045c 	subeq	r0, r1, ip, asr r4
    5df0:	247f0000 	ldrbtcs	r0, [pc], #0	; 5df8 <__Stack_Size+0x59f8>
    5df4:	c9260000 	stmdbgt	r6!, {}
    5df8:	01000023 	tsteq	r0, r3, lsr #32
    5dfc:	0041045e 	subeq	r0, r1, lr, asr r4
    5e00:	53010000 	movwpl	r0, #4096	; 0x1000
    5e04:	0004d228 	andeq	sp, r4, r8, lsr #4
    5e08:	00592c00 	subseq	r2, r9, r0, lsl #24
    5e0c:	00594208 	subseq	r4, r9, r8, lsl #4
    5e10:	04670108 	strbteq	r0, [r7], #-264
    5e14:	0005051d 	andeq	r0, r5, sp, lsl r5
    5e18:	04f91d00 	ldrbteq	r1, [r9], #3328
    5e1c:	ed1d0000 	ldc	0, cr0, [sp]
    5e20:	1d000004 	stcne	0, cr0, [r0, #-16]
    5e24:	000004e1 	andeq	r0, r0, r1, ror #9
    5e28:	00592c23 	subseq	r2, r9, r3, lsr #24
    5e2c:	00594208 	subseq	r4, r9, r8, lsl #4
    5e30:	05112708 	ldreq	r2, [r1, #-1800]
    5e34:	52010000 	andpl	r0, r1, #0	; 0x0
    5e38:	29000000 	stmdbcs	r0, {}
    5e3c:	00245801 	eoreq	r5, r4, r1, lsl #16
    5e40:	048f0100 	streq	r0, [pc], #256	; 5e48 <__Stack_Size+0x5a48>
    5e44:	00595401 	subseq	r5, r9, r1, lsl #8
    5e48:	00597608 	subseq	r7, r9, r8, lsl #12
    5e4c:	205d0108 	subscs	r0, sp, r8, lsl #2
    5e50:	25000012 	strcs	r0, [r0, #-18]
    5e54:	000023e3 	andeq	r2, r0, r3, ror #7
    5e58:	1e048d01 	cdpne	13, 0, cr8, cr4, cr1, {0}
    5e5c:	01000005 	tsteq	r0, r5
    5e60:	22d71a50 	sbcscs	r1, r7, #327680	; 0x50000
    5e64:	8d010000 	stchi	0, cr0, [r1]
    5e68:	00004104 	andeq	r4, r0, r4, lsl #2
    5e6c:	00249200 	eoreq	r9, r4, r0, lsl #4
    5e70:	2b591a00 	blcs	164c678 <__Stack_Size+0x164c278>
    5e74:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    5e78:	00004104 	andeq	r4, r0, r4, lsl #2
    5e7c:	0024a500 	eoreq	sl, r4, r0, lsl #10
    5e80:	269f1a00 	ldrcs	r1, [pc], r0, lsl #20
    5e84:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    5e88:	00004104 	andeq	r4, r0, r4, lsl #2
    5e8c:	0024b800 	eoreq	fp, r4, r0, lsl #16
    5e90:	04d22800 	ldrbeq	r2, [r2], #2048
    5e94:	59540000 	ldmdbpl	r4, {}^
    5e98:	596a0800 	stmdbpl	sl!, {fp}^
    5e9c:	97010800 	strls	r0, [r1, -r0, lsl #16]
    5ea0:	05051d04 	streq	r1, [r5, #-3332]
    5ea4:	f91d0000 	undefined instruction 0xf91d0000
    5ea8:	1d000004 	stcne	0, cr0, [r0, #-16]
    5eac:	000004ed 	andeq	r0, r0, sp, ror #9
    5eb0:	0004e11d 	andeq	lr, r4, sp, lsl r1
    5eb4:	59542300 	ldmdbpl	r4, {r8, r9, sp}^
    5eb8:	596a0800 	stmdbpl	sl!, {fp}^
    5ebc:	11270800 	teqne	r7, r0, lsl #16
    5ec0:	01000005 	tsteq	r0, r5
    5ec4:	00000052 	andeq	r0, r0, r2, asr r0
    5ec8:	0004d22a 	andeq	sp, r4, sl, lsr #4
    5ecc:	00597800 	subseq	r7, r9, r0, lsl #16
    5ed0:	00599008 	subseq	r9, r9, r8
    5ed4:	5b5d0108 	blpl	17462fc <__Stack_Size+0x1745efc>
    5ed8:	2b000012 	blcs	5f28 <__Stack_Size+0x5b28>
    5edc:	000004e1 	andeq	r0, r0, r1, ror #9
    5ee0:	ed2c5001 	stc	0, cr5, [ip, #-4]!
    5ee4:	cb000004 	blgt	5efc <__Stack_Size+0x5afc>
    5ee8:	2c000024 	stccs	0, cr0, [r0], {36}
    5eec:	000004f9 	strdeq	r0, [r0], -r9
    5ef0:	000024de 	ldrdeq	r2, [r0], -lr
    5ef4:	0005052b 	andeq	r0, r5, fp, lsr #10
    5ef8:	27530100 	ldrbcs	r0, [r3, -r0, lsl #2]
    5efc:	00000511 	andeq	r0, r0, r1, lsl r5
    5f00:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    5f04:	002c1601 	eoreq	r1, ip, r1, lsl #12
    5f08:	04d70100 	ldrbeq	r0, [r7], #256
    5f0c:	00599001 	subseq	r9, r9, r1
    5f10:	00599608 	subseq	r9, r9, r8, lsl #12
    5f14:	9e5d0108 	rdflse	f0, f5, #0.0
    5f18:	25000012 	strcs	r0, [r0, #-18]
    5f1c:	000023e3 	andeq	r2, r0, r3, ror #7
    5f20:	1e04d601 	cfmadd32ne	mvax0, mvfx13, mvfx4, mvfx1
    5f24:	01000005 	tsteq	r0, r5
    5f28:	293c2550 	ldmdbcs	ip!, {r4, r6, r8, sl, sp}
    5f2c:	d6010000 	strle	r0, [r1], -r0
    5f30:	00004104 	andeq	r4, r0, r4, lsl #2
    5f34:	25510100 	ldrbcs	r0, [r1, #-256]
    5f38:	00002671 	andeq	r2, r0, r1, ror r6
    5f3c:	4104d601 	tstmi	r4, r1, lsl #12
    5f40:	01000000 	tsteq	r0, r0
    5f44:	01290052 	qsubeq	r0, r2, r9
    5f48:	000027ce 	andeq	r2, r0, lr, asr #15
    5f4c:	0104f301 	tstpeq	r4, r1, lsl #6
    5f50:	08005998 	stmdaeq	r0, {r3, r4, r7, r8, fp, ip, lr}
    5f54:	080059a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip, lr}
    5f58:	12e55d01 	rscne	r5, r5, #64	; 0x40
    5f5c:	e3250000 	teq	r5, #0	; 0x0
    5f60:	01000023 	tsteq	r0, r3, lsr #32
    5f64:	051e04f2 	ldreq	r0, [lr, #-1266]
    5f68:	50010000 	andpl	r0, r1, r0
    5f6c:	0027a31a 	eoreq	sl, r7, sl, lsl r3
    5f70:	04f20100 	ldrbteq	r0, [r2], #256
    5f74:	00000041 	andeq	r0, r0, r1, asr #32
    5f78:	000024f1 	strdeq	r2, [r0], -r1
    5f7c:	0024391b 	eoreq	r3, r4, fp, lsl r9
    5f80:	04f40100 	ldrbteq	r0, [r4], #256
    5f84:	00000041 	andeq	r0, r0, r1, asr #32
    5f88:	00002504 	andeq	r2, r0, r4, lsl #10
    5f8c:	05242a00 	streq	r2, [r4, #-2560]!
    5f90:	59a80000 	stmibpl	r8!, {}
    5f94:	59b80800 	ldmibpl	r8!, {fp}
    5f98:	5d010800 	stcpl	8, cr0, [r1]
    5f9c:	00001312 	andeq	r1, r0, r2, lsl r3
    5fa0:	0005332b 	andeq	r3, r5, fp, lsr #6
    5fa4:	2c500100 	ldfcse	f0, [r0], {0}
    5fa8:	0000053f 	andeq	r0, r0, pc, lsr r5
    5fac:	00002522 	andeq	r2, r0, r2, lsr #10
    5fb0:	00054b1f 	andeq	r4, r5, pc, lsl fp
    5fb4:	00253500 	eoreq	r3, r5, r0, lsl #10
    5fb8:	01190000 	tsteq	r9, r0
    5fbc:	000027b3 	strheq	r2, [r0], -r3
    5fc0:	01054701 	tsteq	r5, r1, lsl #14
    5fc4:	080059b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, ip, lr}
    5fc8:	080059fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr}
    5fcc:	00002553 	andeq	r2, r0, r3, asr r5
    5fd0:	00001395 	muleq	r0, r5, r3
    5fd4:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5fd8:	05450100 	strbeq	r0, [r5, #-256]
    5fdc:	0000051e 	andeq	r0, r0, lr, lsl r5
    5fe0:	451a5001 	ldrmi	r5, [sl, #-1]
    5fe4:	01000026 	tsteq	r0, r6, lsr #32
    5fe8:	00410545 	subeq	r0, r1, r5, asr #10
    5fec:	25720000 	ldrbcs	r0, [r2]!
    5ff0:	991a0000 	ldmdbls	sl, {}
    5ff4:	01000023 	tsteq	r0, r3, lsr #32
    5ff8:	00410546 	subeq	r0, r1, r6, asr #10
    5ffc:	25850000 	strcs	r0, [r5]
    6000:	f9250000 	undefined instruction 0xf9250000
    6004:	01000023 	tsteq	r0, r3, lsr #32
    6008:	00410546 	subeq	r0, r1, r6, asr #10
    600c:	53010000 	movwpl	r0, #4096	; 0x1000
    6010:	0023c91b 	eoreq	ip, r3, fp, lsl r9
    6014:	05480100 	strbeq	r0, [r8, #-256]
    6018:	00000041 	andeq	r0, r0, r1, asr #32
    601c:	00002598 	muleq	r0, r8, r5
    6020:	0028ba26 	eoreq	fp, r8, r6, lsr #20
    6024:	05490100 	strbeq	r0, [r9, #-256]
    6028:	00000041 	andeq	r0, r0, r1, asr #32
    602c:	92265401 	eorls	r5, r6, #16777216	; 0x1000000
    6030:	01000025 	tsteq	r0, r5, lsr #32
    6034:	0041054a 	subeq	r0, r1, sl, asr #10
    6038:	52010000 	andpl	r0, r1, #0	; 0x0
    603c:	bb012900 	bllt	50444 <__Stack_Size+0x50044>
    6040:	0100002a 	tsteq	r0, sl, lsr #32
    6044:	00010580 	andeq	r0, r1, r0, lsl #11
    6048:	1008005a 	andne	r0, r8, sl, asr r0
    604c:	0108005a 	qaddeq	r0, sl, r8
    6050:	0013dc5d 	andseq	sp, r3, sp, asr ip
    6054:	23e32500 	mvncs	r2, #0	; 0x0
    6058:	7f010000 	svcvc	0x00010000
    605c:	00051e05 	andeq	r1, r5, r5, lsl #28
    6060:	1a500100 	bne	1406468 <__Stack_Size+0x1406068>
    6064:	000023e8 	andeq	r2, r0, r8, ror #7
    6068:	41057f01 	tstmi	r5, r1, lsl #30
    606c:	b6000000 	strlt	r0, [r0], -r0
    6070:	1b000025 	blne	610c <__Stack_Size+0x5d0c>
    6074:	000028ba 	strheq	r2, [r0], -sl
    6078:	41058101 	tstmi	r5, r1, lsl #2
    607c:	c9000000 	stmdbgt	r0, {}
    6080:	00000025 	andeq	r0, r0, r5, lsr #32
    6084:	23150129 	tstcs	r5, #1073741834	; 0x4000000a
    6088:	a2010000 	andge	r0, r1, #0	; 0x0
    608c:	5a100105 	bpl	4064a8 <__Stack_Size+0x4060a8>
    6090:	5a240800 	bpl	908098 <__Stack_Size+0x907c98>
    6094:	5d010800 	stcpl	8, cr0, [r1]
    6098:	00001421 	andeq	r1, r0, r1, lsr #8
    609c:	0023e325 	eoreq	lr, r3, r5, lsr #6
    60a0:	05a10100 	streq	r0, [r1, #256]!
    60a4:	0000051e 	andeq	r0, r0, lr, lsl r5
    60a8:	e8255001 	stmda	r5!, {r0, ip, lr}
    60ac:	01000023 	tsteq	r0, r3, lsr #32
    60b0:	004105a1 	subeq	r0, r1, r1, lsr #11
    60b4:	51010000 	tstpl	r1, r0
    60b8:	0028ba1b 	eoreq	fp, r8, fp, lsl sl
    60bc:	05a30100 	streq	r0, [r3, #256]!
    60c0:	00000041 	andeq	r0, r0, r1, asr #32
    60c4:	000025e7 	andeq	r2, r0, r7, ror #11
    60c8:	b1012900 	tstlt	r1, r0, lsl #18
    60cc:	0100002b 	tsteq	r0, fp, lsr #32
    60d0:	240105c4 	strcs	r0, [r1], #-1476
    60d4:	3408005a 	strcc	r0, [r8], #-90
    60d8:	0108005a 	qaddeq	r0, sl, r8
    60dc:	0014685d 	andseq	r6, r4, sp, asr r8
    60e0:	23e32500 	mvncs	r2, #0	; 0x0
    60e4:	c3010000 	movwgt	r0, #4096	; 0x1000
    60e8:	00051e05 	andeq	r1, r5, r5, lsl #28
    60ec:	1a500100 	bne	14064f4 <__Stack_Size+0x14060f4>
    60f0:	000023e8 	andeq	r2, r0, r8, ror #7
    60f4:	4105c301 	tstmi	r5, r1, lsl #6
    60f8:	05000000 	streq	r0, [r0]
    60fc:	1b000026 	blne	619c <__Stack_Size+0x5d9c>
    6100:	000028c3 	andeq	r2, r0, r3, asr #17
    6104:	4105c501 	tstmi	r5, r1, lsl #10
    6108:	18000000 	stmdane	r0, {}
    610c:	00000026 	andeq	r0, r0, r6, lsr #32
    6110:	28100129 	ldmdacs	r0, {r0, r3, r5, r8}
    6114:	e6010000 	str	r0, [r1], -r0
    6118:	5a340105 	bpl	d06534 <__Stack_Size+0xd06134>
    611c:	5a480800 	bpl	1208124 <__Stack_Size+0x1207d24>
    6120:	5d010800 	stcpl	8, cr0, [r1]
    6124:	000014ad 	andeq	r1, r0, sp, lsr #9
    6128:	0023e325 	eoreq	lr, r3, r5, lsr #6
    612c:	05e50100 	strbeq	r0, [r5, #256]!
    6130:	0000051e 	andeq	r0, r0, lr, lsl r5
    6134:	e8255001 	stmda	r5!, {r0, ip, lr}
    6138:	01000023 	tsteq	r0, r3, lsr #32
    613c:	004105e5 	subeq	r0, r1, r5, ror #11
    6140:	51010000 	tstpl	r1, r0
    6144:	0028c31b 	eoreq	ip, r8, fp, lsl r3
    6148:	05e70100 	strbeq	r0, [r7, #256]!
    614c:	00000041 	andeq	r0, r0, r1, asr #32
    6150:	00002636 	andeq	r2, r0, r6, lsr r6
    6154:	48012900 	stmdami	r1, {r8, fp, sp}
    6158:	01000025 	tsteq	r0, r5, lsr #32
    615c:	48010603 	stmdami	r1, {r0, r1, r9, sl}
    6160:	6208005a 	andvs	r0, r8, #90	; 0x5a
    6164:	0108005a 	qaddeq	r0, sl, r8
    6168:	0014e25d 	andseq	lr, r4, sp, asr r2
    616c:	23e32500 	mvncs	r2, #0	; 0x0
    6170:	02010000 	andeq	r0, r1, #0	; 0x0
    6174:	00051e06 	andeq	r1, r5, r6, lsl #28
    6178:	25500100 	ldrbcs	r0, [r0, #-256]
    617c:	00000e7f 	andeq	r0, r0, pc, ror lr
    6180:	a9060201 	stmdbge	r6, {r0, r9}
    6184:	01000000 	tsteq	r0, r0
    6188:	01290051 	qsubeq	r0, r1, r9
    618c:	000028d8 	ldrdeq	r2, [r0], -r8
    6190:	01061e01 	tsteq	r6, r1, lsl #28
    6194:	08005a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, ip, lr}
    6198:	08005a7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, fp, ip, lr}
    619c:	15175d01 	ldrne	r5, [r7, #-3329]
    61a0:	e3250000 	teq	r5, #0	; 0x0
    61a4:	01000023 	tsteq	r0, r3, lsr #32
    61a8:	051e061d 	ldreq	r0, [lr, #-1565]
    61ac:	50010000 	andpl	r0, r1, r0
    61b0:	000e7f25 	andeq	r7, lr, r5, lsr #30
    61b4:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    61b8:	000000a9 	andeq	r0, r0, r9, lsr #1
    61bc:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    61c0:	00235d01 	eoreq	r5, r3, r1, lsl #26
    61c4:	063a0100 	ldrteq	r0, [sl], -r0, lsl #2
    61c8:	005a8001 	subseq	r8, sl, r1
    61cc:	005a9a08 	subseq	r9, sl, r8, lsl #20
    61d0:	4c5d0108 	ldfmie	f0, [sp], {8}
    61d4:	25000015 	strcs	r0, [r0, #-21]
    61d8:	000023e3 	andeq	r2, r0, r3, ror #7
    61dc:	1e063901 	cdpne	9, 0, cr3, cr6, cr1, {0}
    61e0:	01000005 	tsteq	r0, r5
    61e4:	0e7f2550 	mrceq	5, 3, r2, cr15, cr0, {2}
    61e8:	39010000 	stmdbcc	r1, {}
    61ec:	0000a906 	andeq	sl, r0, r6, lsl #18
    61f0:	00510100 	subseq	r0, r1, r0, lsl #2
    61f4:	28e60129 	stmiacs	r6!, {r0, r3, r5, r8}^
    61f8:	56010000 	strpl	r0, [r1], -r0
    61fc:	5a9c0106 	bpl	fe70661c <SCS_BASE+0x1e6f861c>
    6200:	5ab60800 	bpl	fed88208 <SCS_BASE+0x1ed7a208>
    6204:	5d010800 	stcpl	8, cr0, [r1]
    6208:	00001581 	andeq	r1, r0, r1, lsl #11
    620c:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6210:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    6214:	0000051e 	andeq	r0, r0, lr, lsl r5
    6218:	7f255001 	svcvc	0x00255001
    621c:	0100000e 	tsteq	r0, lr
    6220:	00a90655 	adceq	r0, r9, r5, asr r6
    6224:	51010000 	tstpl	r1, r0
    6228:	84012900 	strhi	r2, [r1], #-2304
    622c:	01000023 	tsteq	r0, r3, lsr #32
    6230:	b8010675 	stmdalt	r1, {r0, r2, r4, r5, r6, r9, sl}
    6234:	c808005a 	stmdagt	r8, {r1, r3, r4, r6}
    6238:	0108005a 	qaddeq	r0, sl, r8
    623c:	0015c85d 	andseq	ip, r5, sp, asr r8
    6240:	23e32500 	mvncs	r2, #0	; 0x0
    6244:	74010000 	strvc	r0, [r1]
    6248:	00051e06 	andeq	r1, r5, r6, lsl #28
    624c:	1a500100 	bne	1406654 <__Stack_Size+0x1406254>
    6250:	0000222e 	andeq	r2, r0, lr, lsr #4
    6254:	41067401 	tstmi	r6, r1, lsl #8
    6258:	54000000 	strpl	r0, [r0]
    625c:	1b000026 	blne	62fc <__Stack_Size+0x5efc>
    6260:	000028ba 	strheq	r2, [r0], -sl
    6264:	41067601 	tstmi	r6, r1, lsl #12
    6268:	67000000 	strvs	r0, [r0, -r0]
    626c:	00000026 	andeq	r0, r0, r6, lsr #32
    6270:	23000129 	movwcs	r0, #297	; 0x129
    6274:	96010000 	strls	r0, [r1], -r0
    6278:	5ac80106 	bpl	ff206698 <SCS_BASE+0x1f1f8698>
    627c:	5adc0800 	bpl	ff708284 <SCS_BASE+0x1f6fa284>
    6280:	5d010800 	stcpl	8, cr0, [r1]
    6284:	0000160d 	andeq	r1, r0, sp, lsl #12
    6288:	0023e325 	eoreq	lr, r3, r5, lsr #6
    628c:	06950100 	ldreq	r0, [r5], r0, lsl #2
    6290:	0000051e 	andeq	r0, r0, lr, lsl r5
    6294:	2e255001 	cdpcs	0, 2, cr5, cr5, cr1, {0}
    6298:	01000022 	tsteq	r0, r2, lsr #32
    629c:	00410695 	umaaleq	r0, r1, r5, r6
    62a0:	51010000 	tstpl	r1, r0
    62a4:	0028ba1b 	eoreq	fp, r8, fp, lsl sl
    62a8:	06970100 	ldreq	r0, [r7], r0, lsl #2
    62ac:	00000041 	andeq	r0, r0, r1, asr #32
    62b0:	00002685 	andeq	r2, r0, r5, lsl #13
    62b4:	5d012900 	stcpl	9, cr2, [r1]
    62b8:	01000022 	tsteq	r0, r2, lsr #32
    62bc:	dc0106b7 	stcle	6, cr0, [r1], {183}
    62c0:	ec08005a 	stc	0, cr0, [r8], {90}
    62c4:	0108005a 	qaddeq	r0, sl, r8
    62c8:	0016545d 	andseq	r5, r6, sp, asr r4
    62cc:	23e32500 	mvncs	r2, #0	; 0x0
    62d0:	b6010000 	strlt	r0, [r1], -r0
    62d4:	00051e06 	andeq	r1, r5, r6, lsl #28
    62d8:	1a500100 	bne	14066e0 <__Stack_Size+0x14062e0>
    62dc:	0000222e 	andeq	r2, r0, lr, lsr #4
    62e0:	4106b601 	tstmi	r6, r1, lsl #12
    62e4:	a3000000 	movwge	r0, #0	; 0x0
    62e8:	1b000026 	blne	6388 <__Stack_Size+0x5f88>
    62ec:	000028c3 	andeq	r2, r0, r3, asr #17
    62f0:	4106b801 	tstmi	r6, r1, lsl #16
    62f4:	b6000000 	strlt	r0, [r0], -r0
    62f8:	00000026 	andeq	r0, r0, r6, lsr #32
    62fc:	21c40129 	biccs	r0, r4, r9, lsr #2
    6300:	d8010000 	stmdale	r1, {}
    6304:	5aec0106 	bpl	ffb06724 <SCS_BASE+0x1faf8724>
    6308:	5b000800 	blpl	8310 <__Stack_Size+0x7f10>
    630c:	5d010800 	stcpl	8, cr0, [r1]
    6310:	00001699 	muleq	r0, r9, r6
    6314:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6318:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    631c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6320:	2e255001 	cdpcs	0, 2, cr5, cr5, cr1, {0}
    6324:	01000022 	tsteq	r0, r2, lsr #32
    6328:	004106d7 	ldrdeq	r0, [r1], #-103
    632c:	51010000 	tstpl	r1, r0
    6330:	0028c31b 	eoreq	ip, r8, fp, lsl r3
    6334:	06d90100 	ldrbeq	r0, [r9], r0, lsl #2
    6338:	00000041 	andeq	r0, r0, r1, asr #32
    633c:	000026d4 	ldrdeq	r2, [r0], -r4
    6340:	58012900 	stmdapl	r1, {r8, fp, sp}
    6344:	01000028 	tsteq	r0, r8, lsr #32
    6348:	000106f8 	strdeq	r0, [r1], -r8
    634c:	1008005b 	andne	r0, r8, fp, asr r0
    6350:	0108005b 	qaddeq	r0, fp, r8
    6354:	0016e05d 	andseq	lr, r6, sp, asr r0
    6358:	23e32500 	mvncs	r2, #0	; 0x0
    635c:	f7010000 	undefined instruction 0xf7010000
    6360:	00051e06 	andeq	r1, r5, r6, lsl #28
    6364:	1a500100 	bne	140676c <__Stack_Size+0x140636c>
    6368:	0000228f 	andeq	r2, r0, pc, lsl #5
    636c:	4106f701 	tstpmi	r6, r1, lsl #14
    6370:	f2000000 	vhadd.s8	d0, d0, d0
    6374:	1b000026 	blne	6414 <__Stack_Size+0x6014>
    6378:	000028ba 	strheq	r2, [r0], -sl
    637c:	4106f901 	tstpmi	r6, r1, lsl #18
    6380:	05000000 	streq	r0, [r0]
    6384:	00000027 	andeq	r0, r0, r7, lsr #32
    6388:	25af0129 	strcs	r0, [pc, #297]!	; 64b9 <__Stack_Size+0x60b9>
    638c:	19010000 	stmdbne	r1, {}
    6390:	5b100107 	blpl	4067b4 <__Stack_Size+0x4063b4>
    6394:	5b240800 	blpl	90839c <__Stack_Size+0x907f9c>
    6398:	5d010800 	stcpl	8, cr0, [r1]
    639c:	00001725 	andeq	r1, r0, r5, lsr #14
    63a0:	0023e325 	eoreq	lr, r3, r5, lsr #6
    63a4:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    63a8:	0000051e 	andeq	r0, r0, lr, lsl r5
    63ac:	8f255001 	svchi	0x00255001
    63b0:	01000022 	tsteq	r0, r2, lsr #32
    63b4:	00410718 	subeq	r0, r1, r8, lsl r7
    63b8:	51010000 	tstpl	r1, r0
    63bc:	0028ba1b 	eoreq	fp, r8, fp, lsl sl
    63c0:	071a0100 	ldreq	r0, [sl, -r0, lsl #2]
    63c4:	00000041 	andeq	r0, r0, r1, asr #32
    63c8:	00002723 	andeq	r2, r0, r3, lsr #14
    63cc:	d1012900 	tstle	r1, r0, lsl #18
    63d0:	01000023 	tsteq	r0, r3, lsr #32
    63d4:	2401073a 	strcs	r0, [r1], #-1850
    63d8:	3408005b 	strcc	r0, [r8], #-91
    63dc:	0108005b 	qaddeq	r0, fp, r8
    63e0:	00176c5d 	andseq	r6, r7, sp, asr ip
    63e4:	23e32500 	mvncs	r2, #0	; 0x0
    63e8:	39010000 	stmdbcc	r1, {}
    63ec:	00051e07 	andeq	r1, r5, r7, lsl #28
    63f0:	1a500100 	bne	14067f8 <__Stack_Size+0x14063f8>
    63f4:	0000228f 	andeq	r2, r0, pc, lsl #5
    63f8:	41073901 	tstmi	r7, r1, lsl #18
    63fc:	41000000 	tstmi	r0, r0
    6400:	1b000027 	blne	64a4 <__Stack_Size+0x60a4>
    6404:	000028c3 	andeq	r2, r0, r3, asr #17
    6408:	41073b01 	tstmi	r7, r1, lsl #22
    640c:	54000000 	strpl	r0, [r0]
    6410:	00000027 	andeq	r0, r0, r7, lsr #32
    6414:	218b0129 	orrcs	r0, fp, r9, lsr #2
    6418:	5b010000 	blpl	46420 <__Stack_Size+0x46020>
    641c:	5b340107 	blpl	d06840 <__Stack_Size+0xd06440>
    6420:	5b480800 	blpl	1208428 <__Stack_Size+0x1208028>
    6424:	5d010800 	stcpl	8, cr0, [r1]
    6428:	000017b1 	strheq	r1, [r0], -r1
    642c:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6430:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    6434:	0000051e 	andeq	r0, r0, lr, lsl r5
    6438:	8f255001 	svchi	0x00255001
    643c:	01000022 	tsteq	r0, r2, lsr #32
    6440:	0041075a 	subeq	r0, r1, sl, asr r7
    6444:	51010000 	tstpl	r1, r0
    6448:	0028c31b 	eoreq	ip, r8, fp, lsl r3
    644c:	075c0100 	ldrbeq	r0, [ip, -r0, lsl #2]
    6450:	00000041 	andeq	r0, r0, r1, asr #32
    6454:	00002772 	andeq	r2, r0, r2, ror r7
    6458:	33012900 	movwcc	r2, #6400	; 0x1900
    645c:	0100002b 	tsteq	r0, fp, lsr #32
    6460:	4801077c 	stmdami	r1, {r2, r3, r4, r5, r6, r8, r9, sl}
    6464:	5808005b 	stmdapl	r8, {r0, r1, r3, r4, r6}
    6468:	0108005b 	qaddeq	r0, fp, r8
    646c:	0017f85d 	andseq	pc, r7, sp, asr r8
    6470:	23e32500 	mvncs	r2, #0	; 0x0
    6474:	7b010000 	blvc	4647c <__Stack_Size+0x4607c>
    6478:	00051e07 	andeq	r1, r5, r7, lsl #28
    647c:	1a500100 	bne	1406884 <__Stack_Size+0x1406484>
    6480:	00002665 	andeq	r2, r0, r5, ror #12
    6484:	41077b01 	tstmi	r7, r1, lsl #22
    6488:	90000000 	andls	r0, r0, r0
    648c:	1b000027 	blne	6530 <__Stack_Size+0x6130>
    6490:	000028ba 	strheq	r2, [r0], -sl
    6494:	41077d01 	tstmi	r7, r1, lsl #26
    6498:	a3000000 	movwge	r0, #0	; 0x0
    649c:	00000027 	andeq	r0, r0, r7, lsr #32
    64a0:	2a160129 	bcs	58694c <__Stack_Size+0x58654c>
    64a4:	9c010000 	stcls	0, cr0, [r1], {0}
    64a8:	5b580107 	blpl	16068cc <__Stack_Size+0x16064cc>
    64ac:	5b680800 	blpl	1a084b4 <__Stack_Size+0x1a080b4>
    64b0:	5d010800 	stcpl	8, cr0, [r1]
    64b4:	0000183d 	andeq	r1, r0, sp, lsr r8
    64b8:	0023e325 	eoreq	lr, r3, r5, lsr #6
    64bc:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    64c0:	0000051e 	andeq	r0, r0, lr, lsl r5
    64c4:	65255001 	strvs	r5, [r5, #-1]!
    64c8:	01000026 	tsteq	r0, r6, lsr #32
    64cc:	0041079b 	umaaleq	r0, r1, fp, r7
    64d0:	51010000 	tstpl	r1, r0
    64d4:	0028ba1b 	eoreq	fp, r8, fp, lsl sl
    64d8:	079d0100 	ldreq	r0, [sp, r0, lsl #2]
    64dc:	00000041 	andeq	r0, r0, r1, asr #32
    64e0:	000027c1 	andeq	r2, r0, r1, asr #15
    64e4:	f4012900 	vst2.8	{d2,d4}, [r1], r0
    64e8:	01000027 	tsteq	r0, r7, lsr #32
    64ec:	680107bc 	stmdavs	r1, {r2, r3, r4, r5, r7, r8, r9, sl}
    64f0:	7808005b 	stmdavc	r8, {r0, r1, r3, r4, r6}
    64f4:	0108005b 	qaddeq	r0, fp, r8
    64f8:	0018845d 	andseq	r8, r8, sp, asr r4
    64fc:	23e32500 	mvncs	r2, #0	; 0x0
    6500:	bb010000 	bllt	46508 <__Stack_Size+0x46108>
    6504:	00051e07 	andeq	r1, r5, r7, lsl #28
    6508:	1a500100 	bne	1406910 <__Stack_Size+0x1406510>
    650c:	00002665 	andeq	r2, r0, r5, ror #12
    6510:	4107bb01 	tstmi	r7, r1, lsl #22
    6514:	df000000 	svcle	0x00000000
    6518:	1b000027 	blne	65bc <__Stack_Size+0x61bc>
    651c:	000028c3 	andeq	r2, r0, r3, asr #17
    6520:	4107bd01 	tstmi	r7, r1, lsl #26
    6524:	f2000000 	vhadd.s8	d0, d0, d0
    6528:	00000027 	andeq	r0, r0, r7, lsr #32
    652c:	24f80129 	ldrbtcs	r0, [r8], #297
    6530:	dc010000 	stcle	0, cr0, [r1], {0}
    6534:	5b780107 	blpl	1e06958 <__Stack_Size+0x1e06558>
    6538:	5b880800 	blpl	fe208540 <SCS_BASE+0x1e1fa540>
    653c:	5d010800 	stcpl	8, cr0, [r1]
    6540:	000018c9 	andeq	r1, r0, r9, asr #17
    6544:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6548:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    654c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6550:	65255001 	strvs	r5, [r5, #-1]!
    6554:	01000026 	tsteq	r0, r6, lsr #32
    6558:	004107db 	ldrdeq	r0, [r1], #-123
    655c:	51010000 	tstpl	r1, r0
    6560:	0028c31b 	eoreq	ip, r8, fp, lsl r3
    6564:	07dd0100 	ldrbeq	r0, [sp, r0, lsl #2]
    6568:	00000041 	andeq	r0, r0, r1, asr #32
    656c:	00002810 	andeq	r2, r0, r0, lsl r8
    6570:	9d012900 	stcls	9, cr2, [r1]
    6574:	01000021 	tsteq	r0, r1, lsr #32
    6578:	880107fc 	stmdahi	r1, {r2, r3, r4, r5, r6, r7, r8, r9, sl}
    657c:	9808005b 	stmdals	r8, {r0, r1, r3, r4, r6}
    6580:	0108005b 	qaddeq	r0, fp, r8
    6584:	0019105d 	andseq	r1, r9, sp, asr r0
    6588:	23e32500 	mvncs	r2, #0	; 0x0
    658c:	fb010000 	blx	46596 <__Stack_Size+0x46196>
    6590:	00051e07 	andeq	r1, r5, r7, lsl #28
    6594:	1a500100 	bne	140699c <__Stack_Size+0x140659c>
    6598:	0000224e 	andeq	r2, r0, lr, asr #4
    659c:	4107fb01 	tstpmi	r7, r1, lsl #22
    65a0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    65a4:	1b000028 	blne	664c <__Stack_Size+0x624c>
    65a8:	00002592 	muleq	r0, r2, r5
    65ac:	4107fd01 	tstpmi	r7, r1, lsl #26
    65b0:	41000000 	tstmi	r0, r0
    65b4:	00000028 	andeq	r0, r0, r8, lsr #32
    65b8:	28890129 	stmcs	r9, {r0, r3, r5, r8}
    65bc:	19010000 	stmdbne	r1, {}
    65c0:	5b980108 	blpl	fe6069e8 <SCS_BASE+0x1e5f89e8>
    65c4:	5ba80800 	blpl	fea085cc <SCS_BASE+0x1e9fa5cc>
    65c8:	5d010800 	stcpl	8, cr0, [r1]
    65cc:	00001957 	andeq	r1, r0, r7, asr r9
    65d0:	0023e325 	eoreq	lr, r3, r5, lsr #6
    65d4:	08180100 	ldmdaeq	r8, {r8}
    65d8:	0000051e 	andeq	r0, r0, lr, lsl r5
    65dc:	241a5001 	ldrcs	r5, [sl], #-1
    65e0:	01000027 	tsteq	r0, r7, lsr #32
    65e4:	00410818 	subeq	r0, r1, r8, lsl r8
    65e8:	285f0000 	ldmdacs	pc, {}^
    65ec:	921b0000 	andsls	r0, fp, #0	; 0x0
    65f0:	01000025 	tsteq	r0, r5, lsr #32
    65f4:	0041081a 	subeq	r0, r1, sl, lsl r8
    65f8:	28720000 	ldmdacs	r2!, {}^
    65fc:	29000000 	stmdbcs	r0, {}
    6600:	002c2a01 	eoreq	r2, ip, r1, lsl #20
    6604:	08370100 	ldmdaeq	r7!, {r8}
    6608:	005ba801 	subseq	sl, fp, r1, lsl #16
    660c:	005bbc08 	subseq	fp, fp, r8, lsl #24
    6610:	9c5d0108 	ldflse	f0, [sp], {8}
    6614:	25000019 	strcs	r0, [r0, #-25]
    6618:	000023e3 	andeq	r2, r0, r3, ror #7
    661c:	1e083601 	cfmadd32ne	mvax0, mvfx3, mvfx8, mvfx1
    6620:	01000005 	tsteq	r0, r5
    6624:	224e2550 	subcs	r2, lr, #335544320	; 0x14000000
    6628:	36010000 	strcc	r0, [r1], -r0
    662c:	00004108 	andeq	r4, r0, r8, lsl #2
    6630:	1b510100 	blne	1446a38 <__Stack_Size+0x1446638>
    6634:	00002592 	muleq	r0, r2, r5
    6638:	41083801 	tstmi	r8, r1, lsl #16
    663c:	90000000 	andls	r0, r0, r0
    6640:	00000028 	andeq	r0, r0, r8, lsr #32
    6644:	2af30129 	bcs	ffcc6af0 <SCS_BASE+0x1fcb8af0>
    6648:	54010000 	strpl	r0, [r1]
    664c:	5bbc0108 	blpl	fef06a74 <SCS_BASE+0x1eef8a74>
    6650:	5bd00800 	blpl	ff408658 <SCS_BASE+0x1f3fa658>
    6654:	5d010800 	stcpl	8, cr0, [r1]
    6658:	000019e1 	andeq	r1, r0, r1, ror #19
    665c:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6660:	08530100 	ldmdaeq	r3, {r8}^
    6664:	0000051e 	andeq	r0, r0, lr, lsl r5
    6668:	24255001 	strtcs	r5, [r5], #-1
    666c:	01000027 	tsteq	r0, r7, lsr #32
    6670:	00410853 	subeq	r0, r1, r3, asr r8
    6674:	51010000 	tstpl	r1, r0
    6678:	0025921b 	eoreq	r9, r5, fp, lsl r2
    667c:	08550100 	ldmdaeq	r5, {r8}^
    6680:	00000041 	andeq	r0, r0, r1, asr #32
    6684:	000028ae 	andeq	r2, r0, lr, lsr #17
    6688:	43012900 	movwmi	r2, #6400	; 0x1900
    668c:	0100002b 	tsteq	r0, fp, lsr #32
    6690:	d0010872 	andle	r0, r1, r2, ror r8
    6694:	e408005b 	str	r0, [r8], #-91
    6698:	0108005b 	qaddeq	r0, fp, r8
    669c:	001a265d 	andseq	r2, sl, sp, asr r6
    66a0:	23e32500 	mvncs	r2, #0	; 0x0
    66a4:	71010000 	tstvc	r1, r0
    66a8:	00051e08 	andeq	r1, r5, r8, lsl #28
    66ac:	25500100 	ldrbcs	r0, [r0, #-256]
    66b0:	0000224e 	andeq	r2, r0, lr, asr #4
    66b4:	41087101 	tstmi	r8, r1, lsl #2
    66b8:	01000000 	tsteq	r0, r0
    66bc:	25921b51 	ldrcs	r1, [r2, #2897]
    66c0:	73010000 	movwvc	r0, #4096	; 0x1000
    66c4:	00004108 	andeq	r4, r0, r8, lsl #2
    66c8:	0028cc00 	eoreq	ip, r8, r0, lsl #24
    66cc:	01290000 	teqeq	r9, r0
    66d0:	00002217 	andeq	r2, r0, r7, lsl r2
    66d4:	01088f01 	tsteq	r8, r1, lsl #30
    66d8:	08005be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, ip, lr}
    66dc:	08005bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, ip, lr}
    66e0:	1a6b5d01 	bne	1addaec <__Stack_Size+0x1add6ec>
    66e4:	e3250000 	teq	r5, #0	; 0x0
    66e8:	01000023 	tsteq	r0, r3, lsr #32
    66ec:	051e088e 	ldreq	r0, [lr, #-2190]
    66f0:	50010000 	andpl	r0, r1, r0
    66f4:	00272425 	eoreq	r2, r7, r5, lsr #8
    66f8:	088e0100 	stmeq	lr, {r8}
    66fc:	00000041 	andeq	r0, r0, r1, asr #32
    6700:	921b5101 	andsls	r5, fp, #1073741824	; 0x40000000
    6704:	01000025 	tsteq	r0, r5, lsr #32
    6708:	00410890 	umaaleq	r0, r1, r0, r8
    670c:	28ea0000 	stmiacs	sl!, {}^
    6710:	29000000 	stmdbcs	r0, {}
    6714:	002b0a01 	eoreq	r0, fp, r1, lsl #20
    6718:	08ad0100 	stmiaeq	sp!, {r8}
    671c:	005bf801 	subseq	pc, fp, r1, lsl #16
    6720:	005c0c08 	subseq	r0, ip, r8, lsl #24
    6724:	b05d0108 	subslt	r0, sp, r8, lsl #2
    6728:	2500001a 	strcs	r0, [r0, #-26]
    672c:	000023e3 	andeq	r2, r0, r3, ror #7
    6730:	1e08ac01 	cdpne	12, 0, cr10, cr8, cr1, {0}
    6734:	01000005 	tsteq	r0, r5
    6738:	224e2550 	subcs	r2, lr, #335544320	; 0x14000000
    673c:	ac010000 	stcge	0, cr0, [r1], {0}
    6740:	00004108 	andeq	r4, r0, r8, lsl #2
    6744:	1b510100 	blne	1446b4c <__Stack_Size+0x144674c>
    6748:	00002592 	muleq	r0, r2, r5
    674c:	4108ae01 	tstmi	r8, r1, lsl #28
    6750:	08000000 	stmdaeq	r0, {}
    6754:	00000029 	andeq	r0, r0, r9, lsr #32
    6758:	26830129 	strcs	r0, [r3], r9, lsr #2
    675c:	cf010000 	svcgt	0x00010000
    6760:	5c0c0108 	stfpls	f0, [ip], {8}
    6764:	5c2c0800 	stcpl	8, cr0, [ip]
    6768:	5d010800 	stcpl	8, cr0, [r1]
    676c:	00001af5 	strdeq	r1, [r0], -r5
    6770:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6774:	08ce0100 	stmiaeq	lr, {r8}^
    6778:	0000051e 	andeq	r0, r0, lr, lsl r5
    677c:	cc255001 	stcgt	0, cr5, [r5], #-4
    6780:	01000028 	tsteq	r0, r8, lsr #32
    6784:	004108ce 	subeq	r0, r1, lr, asr #17
    6788:	51010000 	tstpl	r1, r0
    678c:	0029461a 	eoreq	r4, r9, sl, lsl r6
    6790:	08ce0100 	stmiaeq	lr, {r8}^
    6794:	00000041 	andeq	r0, r0, r1, asr #32
    6798:	00002926 	andeq	r2, r0, r6, lsr #18
    679c:	eb012900 	bl	50ba4 <__Stack_Size+0x507a4>
    67a0:	01000022 	tsteq	r0, r2, lsr #32
    67a4:	2c0108eb 	stccs	8, cr0, [r1], {235}
    67a8:	4c08005c 	stcmi	0, cr0, [r8], {92}
    67ac:	0108005c 	qaddeq	r0, ip, r8
    67b0:	001b3a5d 	andseq	r3, fp, sp, asr sl
    67b4:	23e32500 	mvncs	r2, #0	; 0x0
    67b8:	ea010000 	b	467c0 <__Stack_Size+0x463c0>
    67bc:	00051e08 	andeq	r1, r5, r8, lsl #28
    67c0:	25500100 	ldrbcs	r0, [r0, #-256]
    67c4:	000028cc 	andeq	r2, r0, ip, asr #17
    67c8:	4108ea01 	tstmi	r8, r1, lsl #20
    67cc:	01000000 	tsteq	r0, r0
    67d0:	27111a51 	undefined
    67d4:	ea010000 	b	467dc <__Stack_Size+0x463dc>
    67d8:	00004108 	andeq	r4, r0, r8, lsl #2
    67dc:	00293900 	eoreq	r3, r9, r0, lsl #18
    67e0:	01190000 	tsteq	r9, r0
    67e4:	00002602 	andeq	r2, r0, r2, lsl #12
    67e8:	01091301 	tsteq	r9, r1, lsl #6
    67ec:	08005c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp, ip, lr}
    67f0:	08005cb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp, ip, lr}
    67f4:	0000294c 	andeq	r2, r0, ip, asr #18
    67f8:	00001b85 	andeq	r1, r0, r5, lsl #23
    67fc:	0023e31a 	eoreq	lr, r3, sl, lsl r3
    6800:	09120100 	ldmdbeq	r2, {r8}
    6804:	0000051e 	andeq	r0, r0, lr, lsl r5
    6808:	0000296b 	andeq	r2, r0, fp, ror #18
    680c:	0028cc1a 	eoreq	ip, r8, sl, lsl ip
    6810:	09120100 	ldmdbeq	r2, {r8}
    6814:	00000041 	andeq	r0, r0, r1, asr #32
    6818:	0000298a 	andeq	r2, r0, sl, lsl #19
    681c:	0029aa1a 	eoreq	sl, r9, sl, lsl sl
    6820:	09120100 	ldmdbeq	r2, {r8}
    6824:	00000041 	andeq	r0, r0, r1, asr #32
    6828:	000029a8 	andeq	r2, r0, r8, lsr #19
    682c:	5e012900 	cdppl	9, 0, cr2, cr1, cr0, {0}
    6830:	01000027 	tsteq	r0, r7, lsr #32
    6834:	b4010939 	strlt	r0, [r1], #-2361
    6838:	ce08005c 	mcrgt	0, 0, r0, cr8, cr12, {2}
    683c:	0108005c 	qaddeq	r0, ip, r8
    6840:	001bba5d 	andseq	fp, fp, sp, asr sl
    6844:	23e32500 	mvncs	r2, #0	; 0x0
    6848:	38010000 	stmdacc	r1, {}
    684c:	00051e09 	andeq	r1, r5, r9, lsl #28
    6850:	25500100 	ldrbcs	r0, [r0, #-256]
    6854:	00000e7f 	andeq	r0, r0, pc, ror lr
    6858:	a9093801 	stmdbge	r9, {r0, fp, ip, sp}
    685c:	01000000 	tsteq	r0, r0
    6860:	01290051 	qsubeq	r0, r1, r9
    6864:	0000233a 	andeq	r2, r0, sl, lsr r3
    6868:	01095601 	tsteq	r9, r1, lsl #12
    686c:	08005cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip, lr}
    6870:	08005cea 	stmdaeq	r0, {r1, r3, r5, r6, r7, sl, fp, ip, lr}
    6874:	1bef5d01 	blne	ffbddc80 <SCS_BASE+0x1fbcfc80>
    6878:	e3250000 	teq	r5, #0	; 0x0
    687c:	01000023 	tsteq	r0, r3, lsr #32
    6880:	051e0955 	ldreq	r0, [lr, #-2389]
    6884:	50010000 	andpl	r0, r1, r0
    6888:	00277625 	eoreq	r7, r7, r5, lsr #12
    688c:	09550100 	ldmdbeq	r5, {r8}^
    6890:	00000041 	andeq	r0, r0, r1, asr #32
    6894:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6898:	0026c001 	eoreq	ip, r6, r1
    689c:	09710100 	ldmdbeq	r1!, {r8}^
    68a0:	005cec01 	subseq	lr, ip, r1, lsl #24
    68a4:	005d0608 	subseq	r0, sp, r8, lsl #12
    68a8:	245d0108 	ldrbcs	r0, [sp], #-264
    68ac:	2500001c 	strcs	r0, [r0, #-28]
    68b0:	000023e3 	andeq	r2, r0, r3, ror #7
    68b4:	1e097001 	cdpne	0, 0, cr7, cr9, cr1, {0}
    68b8:	01000005 	tsteq	r0, r5
    68bc:	0e7f2550 	mrceq	5, 3, r2, cr15, cr0, {2}
    68c0:	70010000 	andvc	r0, r1, r0
    68c4:	0000a909 	andeq	sl, r0, r9, lsl #18
    68c8:	00510100 	subseq	r0, r1, r0, lsl #2
    68cc:	29930129 	ldmibcs	r3, {r0, r3, r5, r8}
    68d0:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    68d4:	5d080109 	stfpls	f0, [r8, #-36]
    68d8:	5d1e0800 	ldcpl	8, cr0, [lr]
    68dc:	5d010800 	stcpl	8, cr0, [r1]
    68e0:	00001c5b 	andeq	r1, r0, fp, asr ip
    68e4:	0023e325 	eoreq	lr, r3, r5, lsr #6
    68e8:	098d0100 	stmibeq	sp, {r8}
    68ec:	0000051e 	andeq	r0, r0, lr, lsl r5
    68f0:	6d1a5001 	ldcvs	0, cr5, [sl, #-4]
    68f4:	01000023 	tsteq	r0, r3, lsr #32
    68f8:	0041098d 	subeq	r0, r1, sp, lsl #19
    68fc:	29c60000 	stmibcs	r6, {}^
    6900:	29000000 	stmdbcs	r0, {}
    6904:	0025d301 	eoreq	sp, r5, r1, lsl #6
    6908:	09af0100 	stmibeq	pc!, {r8}
    690c:	005d2001 	subseq	r2, sp, r1
    6910:	005d3608 	subseq	r3, sp, r8, lsl #12
    6914:	925d0108 	subsls	r0, sp, #2	; 0x2
    6918:	2500001c 	strcs	r0, [r0, #-28]
    691c:	000023e3 	andeq	r2, r0, r3, ror #7
    6920:	1e09ae01 	cdpne	14, 0, cr10, cr9, cr1, {0}
    6924:	01000005 	tsteq	r0, r5
    6928:	29b51a50 	ldmibcs	r5!, {r4, r6, r9, fp, ip}
    692c:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    6930:	00004109 	andeq	r4, r0, r9, lsl #2
    6934:	0029d900 	eoreq	sp, r9, r0, lsl #18
    6938:	01290000 	teqeq	r9, r0
    693c:	00002844 	andeq	r2, r0, r4, asr #16
    6940:	0109cb01 	tsteq	r9, r1, lsl #22
    6944:	08005d38 	stmdaeq	r0, {r3, r4, r5, r8, sl, fp, ip, lr}
    6948:	08005d4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, sl, fp, ip, lr}
    694c:	1cc95d01 	stclne	13, cr5, [r9], {1}
    6950:	e3250000 	teq	r5, #0	; 0x0
    6954:	01000023 	tsteq	r0, r3, lsr #32
    6958:	051e09ca 	ldreq	r0, [lr, #-2506]
    695c:	50010000 	andpl	r0, r1, r0
    6960:	00241d1a 	eoreq	r1, r4, sl, lsl sp
    6964:	09ca0100 	stmibeq	sl, {r8}^
    6968:	00000041 	andeq	r0, r0, r1, asr #32
    696c:	000029ec 	andeq	r2, r0, ip, ror #19
    6970:	e5012900 	str	r2, [r1, #-2304]
    6974:	0100002b 	tsteq	r0, fp, lsr #32
    6978:	500109e5 	andpl	r0, r1, r5, ror #19
    697c:	6608005d 	undefined
    6980:	0108005d 	qaddeq	r0, sp, r8
    6984:	001d005d 	andseq	r0, sp, sp, asr r0
    6988:	23e32500 	mvncs	r2, #0	; 0x0
    698c:	e4010000 	str	r0, [r1]
    6990:	00051e09 	andeq	r1, r5, r9, lsl #28
    6994:	1a500100 	bne	1406d9c <__Stack_Size+0x140699c>
    6998:	00002a41 	andeq	r2, r0, r1, asr #20
    699c:	4109e401 	tstmi	r9, r1, lsl #8
    69a0:	ff000000 	undefined instruction 0xff000000
    69a4:	00000029 	andeq	r0, r0, r9, lsr #32
    69a8:	26280129 	strtcs	r0, [r8], -r9, lsr #2
    69ac:	fa010000 	blx	469b4 <__Stack_Size+0x465b4>
    69b0:	5d680109 	stfple	f0, [r8, #-36]!
    69b4:	5d6c0800 	stclpl	8, cr0, [ip]
    69b8:	5d010800 	stcpl	8, cr0, [r1]
    69bc:	00001d35 	andeq	r1, r0, r5, lsr sp
    69c0:	0023e325 	eoreq	lr, r3, r5, lsr #6
    69c4:	09f90100 	ldmibeq	r9!, {r8}^
    69c8:	0000051e 	andeq	r0, r0, lr, lsl r5
    69cc:	43255001 	teqmi	r5, #1	; 0x1
    69d0:	01000021 	tsteq	r0, r1, lsr #32
    69d4:	004109f9 	strdeq	r0, [r1], #-153
    69d8:	51010000 	tstpl	r1, r0
    69dc:	69012900 	stmdbvs	r1, {r8, fp, sp}
    69e0:	0100002a 	tsteq	r0, sl, lsr #32
    69e4:	6c010a0b 	stcvs	10, cr0, [r1], {11}
    69e8:	7008005d 	andvc	r0, r8, sp, asr r0
    69ec:	0108005d 	qaddeq	r0, sp, r8
    69f0:	001d6a5d 	andseq	r6, sp, sp, asr sl
    69f4:	23e32500 	mvncs	r2, #0	; 0x0
    69f8:	0a010000 	beq	46a00 <__Stack_Size+0x46600>
    69fc:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6a00:	25500100 	ldrbcs	r0, [r0, #-256]
    6a04:	00002a70 	andeq	r2, r0, r0, ror sl
    6a08:	410a0a01 	tstmi	sl, r1, lsl #20
    6a0c:	01000000 	tsteq	r0, r0
    6a10:	01290051 	qsubeq	r0, r1, r9
    6a14:	000021d9 	ldrdeq	r2, [r0], -r9
    6a18:	010a1d01 	tsteq	sl, r1, lsl #26
    6a1c:	08005d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip, lr}
    6a20:	08005d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip, lr}
    6a24:	1d9f5d01 	ldcne	13, cr5, [pc, #4]
    6a28:	e3250000 	teq	r5, #0	; 0x0
    6a2c:	01000023 	tsteq	r0, r3, lsr #32
    6a30:	051e0a1c 	ldreq	r0, [lr, #-2588]
    6a34:	50010000 	andpl	r0, r1, r0
    6a38:	0021e025 	eoreq	lr, r1, r5, lsr #32
    6a3c:	0a1c0100 	beq	706e44 <__Stack_Size+0x706a44>
    6a40:	00000041 	andeq	r0, r0, r1, asr #32
    6a44:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6a48:	0021e901 	eoreq	lr, r1, r1, lsl #18
    6a4c:	0a2f0100 	beq	bc6e54 <__Stack_Size+0xbc6a54>
    6a50:	005d7401 	subseq	r7, sp, r1, lsl #8
    6a54:	005d7808 	subseq	r7, sp, r8, lsl #16
    6a58:	d45d0108 	ldrble	r0, [sp], #-264
    6a5c:	2500001d 	strcs	r0, [r0, #-29]
    6a60:	000023e3 	andeq	r2, r0, r3, ror #7
    6a64:	1e0a2e01 	cdpne	14, 0, cr2, cr10, cr1, {0}
    6a68:	01000005 	tsteq	r0, r5
    6a6c:	21f02550 	mvnscs	r2, r0, asr r5
    6a70:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    6a74:	0000410a 	andeq	r4, r0, sl, lsl #2
    6a78:	00510100 	subseq	r0, r1, r0, lsl #2
    6a7c:	27e40129 	strbcs	r0, [r4, r9, lsr #2]!
    6a80:	41010000 	tstmi	r1, r0
    6a84:	5d78010a 	ldfple	f0, [r8, #-40]!
    6a88:	5d7c0800 	ldclpl	8, cr0, [ip]
    6a8c:	5d010800 	stcpl	8, cr0, [r1]
    6a90:	00001e09 	andeq	r1, r0, r9, lsl #28
    6a94:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6a98:	0a400100 	beq	1006ea0 <__Stack_Size+0x1006aa0>
    6a9c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6aa0:	eb255001 	bl	95aaac <__Stack_Size+0x95a6ac>
    6aa4:	01000027 	tsteq	r0, r7, lsr #32
    6aa8:	00410a40 	subeq	r0, r1, r0, asr #20
    6aac:	51010000 	tstpl	r1, r0
    6ab0:	07012900 	streq	r2, [r1, -r0, lsl #18]
    6ab4:	01000022 	tsteq	r0, r2, lsr #32
    6ab8:	7c010a53 	stcvc	10, cr0, [r1], {83}
    6abc:	8208005d 	andhi	r0, r8, #93	; 0x5d
    6ac0:	0108005d 	qaddeq	r0, sp, r8
    6ac4:	001e3e5d 	andseq	r3, lr, sp, asr lr
    6ac8:	23e32500 	mvncs	r2, #0	; 0x0
    6acc:	52010000 	andpl	r0, r1, #0	; 0x0
    6ad0:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6ad4:	25500100 	ldrbcs	r0, [r0, #-256]
    6ad8:	0000220e 	andeq	r2, r0, lr, lsl #4
    6adc:	410a5201 	tstmi	sl, r1, lsl #4
    6ae0:	01000000 	tsteq	r0, r0
    6ae4:	122a0051 	eorne	r0, sl, #81	; 0x51
    6ae8:	84000006 	strhi	r0, [r0], #-6
    6aec:	9a08005d 	bls	206c68 <__Stack_Size+0x206868>
    6af0:	0108005d 	qaddeq	r0, sp, r8
    6af4:	001e625d 	andseq	r6, lr, sp, asr r2
    6af8:	06212b00 	strteq	r2, [r1], -r0, lsl #22
    6afc:	50010000 	andpl	r0, r1, r0
    6b00:	00062d2c 	andeq	r2, r6, ip, lsr #26
    6b04:	002a1200 	eoreq	r1, sl, r0, lsl #4
    6b08:	3a2a0000 	bcc	a86b10 <__Stack_Size+0xa86710>
    6b0c:	9c000006 	stcls	0, cr0, [r0], {6}
    6b10:	b608005d 	undefined
    6b14:	0108005d 	qaddeq	r0, sp, r8
    6b18:	001e845d 	andseq	r8, lr, sp, asr r4
    6b1c:	06492b00 	strbeq	r2, [r9], -r0, lsl #22
    6b20:	50010000 	andpl	r0, r1, r0
    6b24:	0006552b 	andeq	r5, r6, fp, lsr #10
    6b28:	00510100 	subseq	r0, r1, r0, lsl #2
    6b2c:	0006c52a 	andeq	ip, r6, sl, lsr #10
    6b30:	005db800 	subseq	fp, sp, r0, lsl #16
    6b34:	005dce08 	subseq	ip, sp, r8, lsl #28
    6b38:	a85d0108 	ldmdage	sp, {r3, r8}^
    6b3c:	2b00001e 	blcs	6bbc <__Stack_Size+0x67bc>
    6b40:	000006d4 	ldrdeq	r0, [r0], -r4
    6b44:	e02c5001 	eor	r5, ip, r1
    6b48:	25000006 	strcs	r0, [r0, #-6]
    6b4c:	0000002a 	andeq	r0, r0, sl, lsr #32
    6b50:	0007502a 	andeq	r5, r7, sl, lsr #32
    6b54:	005dd000 	subseq	sp, sp, r0
    6b58:	005dea08 	subseq	lr, sp, r8, lsl #20
    6b5c:	ca5d0108 	bgt	1746f84 <__Stack_Size+0x1746b84>
    6b60:	2b00001e 	blcs	6be0 <__Stack_Size+0x67e0>
    6b64:	0000075f 	andeq	r0, r0, pc, asr r7
    6b68:	6b2b5001 	blvs	adab74 <__Stack_Size+0xada774>
    6b6c:	01000007 	tsteq	r0, r7
    6b70:	01290051 	qsubeq	r0, r1, r9
    6b74:	0000259a 	muleq	r0, sl, r5
    6b78:	010ad901 	tsteq	sl, r1, lsl #18
    6b7c:	08005dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp, ip, lr}
    6b80:	08005dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, lr}
    6b84:	1f015d01 	svcne	0x00015d01
    6b88:	e3250000 	teq	r5, #0	; 0x0
    6b8c:	01000023 	tsteq	r0, r3, lsr #32
    6b90:	051e0ad8 	ldreq	r0, [lr, #-2776]
    6b94:	50010000 	andpl	r0, r1, r0
    6b98:	00229a1a 	eoreq	r9, r2, sl, lsl sl
    6b9c:	0ad80100 	beq	ff606fa4 <SCS_BASE+0x1f5f8fa4>
    6ba0:	00000041 	andeq	r0, r0, r1, asr #32
    6ba4:	00002a38 	andeq	r2, r0, r8, lsr sl
    6ba8:	a9012d00 	stmdbge	r1, {r8, sl, fp, sp}
    6bac:	01000023 	tsteq	r0, r3, lsr #32
    6bb0:	41010aed 	smlattmi	r1, sp, sl, r0
    6bb4:	fc000000 	stc2	0, cr0, [r0], {0}
    6bb8:	0208005d 	andeq	r0, r8, #93	; 0x5d
    6bbc:	0108005e 	qaddeq	r0, lr, r8
    6bc0:	001f2e5d 	andseq	r2, pc, sp, asr lr
    6bc4:	23e31a00 	mvncs	r1, #0	; 0x0
    6bc8:	ec010000 	stc	0, cr0, [r1], {0}
    6bcc:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6bd0:	002a4b00 	eoreq	r4, sl, r0, lsl #22
    6bd4:	012d0000 	teqeq	sp, r0
    6bd8:	0000247b 	andeq	r2, r0, fp, ror r4
    6bdc:	010afe01 	tstpeq	sl, r1, lsl #28
    6be0:	00000041 	andeq	r0, r0, r1, asr #32
    6be4:	08005e04 	stmdaeq	r0, {r2, r9, sl, fp, ip, lr}
    6be8:	08005e0a 	stmdaeq	r0, {r1, r3, r9, sl, fp, ip, lr}
    6bec:	1f5b5d01 	svcne	0x005b5d01
    6bf0:	e31a0000 	tst	sl, #0	; 0x0
    6bf4:	01000023 	tsteq	r0, r3, lsr #32
    6bf8:	051e0afd 	ldreq	r0, [lr, #-2813]
    6bfc:	2a5e0000 	bcs	1786c04 <__Stack_Size+0x1786804>
    6c00:	2d000000 	stccs	0, cr0, [r0]
    6c04:	00248b01 	eoreq	r8, r4, r1, lsl #22
    6c08:	0b0f0100 	bleq	3c7010 <__Stack_Size+0x3c6c10>
    6c0c:	00004101 	andeq	r4, r0, r1, lsl #2
    6c10:	005e0c00 	subseq	r0, lr, r0, lsl #24
    6c14:	005e1208 	subseq	r1, lr, r8, lsl #4
    6c18:	885d0108 	ldmdahi	sp, {r3, r8}^
    6c1c:	1a00001f 	bne	6ca0 <__Stack_Size+0x68a0>
    6c20:	000023e3 	andeq	r2, r0, r3, ror #7
    6c24:	1e0b0e01 	cdpne	14, 0, cr0, cr11, cr1, {0}
    6c28:	71000005 	tstvc	r0, r5
    6c2c:	0000002a 	andeq	r0, r0, sl, lsr #32
    6c30:	249b012d 	ldrcs	r0, [fp], #301
    6c34:	20010000 	andcs	r0, r1, r0
    6c38:	0041010b 	subeq	r0, r1, fp, lsl #2
    6c3c:	5e140000 	wxorpl	wr0, wr4, wr0
    6c40:	5e1c0800 	cdppl	8, 1, cr0, cr12, cr0, {0}
    6c44:	5d010800 	stcpl	8, cr0, [r1]
    6c48:	00001fb5 	strheq	r1, [r0], -r5
    6c4c:	0023e31a 	eoreq	lr, r3, sl, lsl r3
    6c50:	0b1f0100 	bleq	7c7058 <__Stack_Size+0x7c6c58>
    6c54:	0000051e 	andeq	r0, r0, lr, lsl r5
    6c58:	00002a84 	andeq	r2, r0, r4, lsl #21
    6c5c:	24012d00 	strcs	r2, [r1], #-3328
    6c60:	01000028 	tsteq	r0, r8, lsr #32
    6c64:	41010b30 	tstmi	r1, r0, lsr fp
    6c68:	1c000000 	stcne	0, cr0, [r0], {0}
    6c6c:	2208005e 	andcs	r0, r8, #94	; 0x5e
    6c70:	0108005e 	qaddeq	r0, lr, r8
    6c74:	001fe25d 	andseq	lr, pc, sp, asr r2
    6c78:	23e31a00 	mvncs	r1, #0	; 0x0
    6c7c:	2f010000 	svccs	0x00010000
    6c80:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6c84:	002a9700 	eoreq	r9, sl, r0, lsl #14
    6c88:	012d0000 	teqeq	sp, r0
    6c8c:	0000268e 	andeq	r2, r0, lr, lsl #13
    6c90:	010b4001 	tsteq	fp, r1
    6c94:	00000041 	andeq	r0, r0, r1, asr #32
    6c98:	08005e24 	stmdaeq	r0, {r2, r5, r9, sl, fp, ip, lr}
    6c9c:	08005e2a 	stmdaeq	r0, {r1, r3, r5, r9, sl, fp, ip, lr}
    6ca0:	200f5d01 	andcs	r5, pc, r1, lsl #26
    6ca4:	e31a0000 	tst	sl, #0	; 0x0
    6ca8:	01000023 	tsteq	r0, r3, lsr #32
    6cac:	051e0b3f 	ldreq	r0, [lr, #-2879]
    6cb0:	2aaa0000 	bcs	fea86cb8 <SCS_BASE+0x1ea78cb8>
    6cb4:	2d000000 	stccs	0, cr0, [r0]
    6cb8:	00227201 	eoreq	r7, r2, r1, lsl #4
    6cbc:	0b5e0100 	bleq	17870c4 <__Stack_Size+0x1786cc4>
    6cc0:	00007e01 	andeq	r7, r0, r1, lsl #28
    6cc4:	005e2c00 	subseq	r2, lr, r0, lsl #24
    6cc8:	005e3808 	subseq	r3, lr, r8, lsl #16
    6ccc:	565d0108 	ldrbpl	r0, [sp], -r8, lsl #2
    6cd0:	1a000020 	bne	6d58 <__Stack_Size+0x6958>
    6cd4:	000023e3 	andeq	r2, r0, r3, ror #7
    6cd8:	1e0b5d01 	cdpne	13, 0, cr5, cr11, cr1, {0}
    6cdc:	bd000005 	stclt	0, cr0, [r0, #-20]
    6ce0:	2500002a 	strcs	r0, [r0, #-42]
    6ce4:	00002611 	andeq	r2, r0, r1, lsl r6
    6ce8:	410b5d01 	tstmi	fp, r1, lsl #26
    6cec:	01000000 	tsteq	r0, r0
    6cf0:	10651251 	rsbne	r1, r5, r1, asr r2
    6cf4:	5f010000 	svcpl	0x00010000
    6cf8:	0000890b 	andeq	r8, r0, fp, lsl #18
    6cfc:	01290000 	teqeq	r9, r0
    6d00:	000024ea 	andeq	r2, r0, sl, ror #9
    6d04:	010b8701 	tsteq	fp, r1, lsl #14
    6d08:	08005e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip, lr}
    6d0c:	08005e42 	stmdaeq	r0, {r1, r6, r9, sl, fp, ip, lr}
    6d10:	208d5d01 	addcs	r5, sp, r1, lsl #26
    6d14:	e3250000 	teq	r5, #0	; 0x0
    6d18:	01000023 	tsteq	r0, r3, lsr #32
    6d1c:	051e0b86 	ldreq	r0, [lr, #-2950]
    6d20:	50010000 	andpl	r0, r1, r0
    6d24:	0026111a 	eoreq	r1, r6, sl, lsl r1
    6d28:	0b860100 	bleq	fe187130 <SCS_BASE+0x1e179130>
    6d2c:	00000041 	andeq	r0, r0, r1, asr #32
    6d30:	00002ad0 	ldrdeq	r2, [r0], -r0
    6d34:	93012d00 	movwls	r2, #7424	; 0x1d00
    6d38:	0100002b 	tsteq	r0, fp, lsr #32
    6d3c:	89010ba3 	stmdbhi	r1, {r0, r1, r5, r7, r8, r9, fp}
    6d40:	44000000 	strmi	r0, [r0]
    6d44:	5c08005e 	stcpl	0, cr0, [r8], {94}
    6d48:	0108005e 	qaddeq	r0, lr, r8
    6d4c:	0020ec5d 	eoreq	lr, r0, sp, asr ip
    6d50:	23e31a00 	mvncs	r1, #0	; 0x0
    6d54:	a2010000 	andge	r0, r1, #0	; 0x0
    6d58:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6d5c:	002ae300 	eoreq	lr, sl, r0, lsl #6
    6d60:	2baa2500 	blcs	fea90168 <SCS_BASE+0x1ea82168>
    6d64:	a2010000 	andge	r0, r1, #0	; 0x0
    6d68:	0000410b 	andeq	r4, r0, fp, lsl #2
    6d6c:	12510100 	subsne	r0, r1, #0	; 0x0
    6d70:	00001065 	andeq	r1, r0, r5, rrx
    6d74:	890ba401 	stmdbhi	fp, {r0, sl, sp, pc}
    6d78:	12000000 	andne	r0, r0, #0	; 0x0
    6d7c:	00001066 	andeq	r1, r0, r6, rrx
    6d80:	410ba501 	tstmi	fp, r1, lsl #10
    6d84:	12000000 	andne	r0, r0, #0	; 0x0
    6d88:	000022f7 	strdeq	r2, [r0], -r7
    6d8c:	410ba501 	tstmi	fp, r1, lsl #10
    6d90:	00000000 	andeq	r0, r0, r0
    6d94:	25240129 	strcs	r0, [r4, #-297]!
    6d98:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    6d9c:	5e5c010b 	rdfple	f0, f4, #3.0
    6da0:	5e660800 	cdppl	8, 6, cr0, cr6, cr0, {0}
    6da4:	5d010800 	stcpl	8, cr0, [r1]
    6da8:	00002123 	andeq	r2, r0, r3, lsr #2
    6dac:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6db0:	0bcd0100 	bleq	ff3471b8 <SCS_BASE+0x1f3391b8>
    6db4:	0000051e 	andeq	r0, r0, lr, lsl r5
    6db8:	aa1a5001 	bge	69adc4 <__Stack_Size+0x69a9c4>
    6dbc:	0100002b 	tsteq	r0, fp, lsr #32
    6dc0:	00410bcd 	subeq	r0, r1, sp, asr #23
    6dc4:	2af60000 	bcs	ffd86dcc <SCS_BASE+0x1fd78dcc>
    6dc8:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    6dcc:	00235201 	eoreq	r5, r3, r1, lsl #4
    6dd0:	01870100 	orreq	r0, r7, r0, lsl #2
    6dd4:	08005e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp, ip, lr}
    6dd8:	08005f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, ip, lr}
    6ddc:	00002b09 	andeq	r2, r0, r9, lsl #22
    6de0:	0023e317 	eoreq	lr, r3, r7, lsl r3
    6de4:	1e860100 	rmfnes	f0, f6, f0
    6de8:	34000005 	strcc	r0, [r0], #-5
    6dec:	0000002b 	andeq	r0, r0, fp, lsr #32
    6df0:	00094c00 	andeq	r4, r9, r0, lsl #24
    6df4:	ae000200 	cdpge	2, 0, cr0, cr0, cr0, {0}
    6df8:	04000017 	streq	r0, [r0], #-23
    6dfc:	00000001 	andeq	r0, r0, r1
    6e00:	2f660100 	svccs	0x00660100
    6e04:	01ec0000 	mvneq	r0, r0
    6e08:	5f340000 	svcpl	0x00340000
    6e0c:	62f00800 	rscsvs	r0, r0, #0	; 0x0
    6e10:	18b80800 	ldmne	r8!, {fp}
    6e14:	04020000 	streq	r0, [r2]
    6e18:	00302205 	eorseq	r2, r0, r5, lsl #4
    6e1c:	05020200 	streq	r0, [r2, #-512]
    6e20:	0000004b 	andeq	r0, r0, fp, asr #32
    6e24:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    6e28:	03000000 	movweq	r0, #0	; 0x0
    6e2c:	00323375 	eorseq	r3, r2, r5, ror r3
    6e30:	00452702 	subeq	r2, r5, r2, lsl #14
    6e34:	04020000 	streq	r0, [r2]
    6e38:	00309c07 	eorseq	r9, r0, r7, lsl #24
    6e3c:	31750300 	cmncc	r5, r0, lsl #6
    6e40:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    6e44:	00000057 	andeq	r0, r0, r7, asr r0
    6e48:	52070202 	andpl	r0, r7, #536870912	; 0x20000000
    6e4c:	03000001 	movweq	r0, #1	; 0x1
    6e50:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    6e54:	00006829 	andeq	r6, r0, r9, lsr #16
    6e58:	08010200 	stmdaeq	r1, {r9}
    6e5c:	000000d5 	ldrdeq	r0, [r0], -r5
    6e60:	00005704 	andeq	r5, r0, r4, lsl #14
    6e64:	02010500 	andeq	r0, r1, #0	; 0x0
    6e68:	00008939 	andeq	r8, r0, r9, lsr r9
    6e6c:	15c20600 	strbne	r0, [r2, #1536]
    6e70:	07000000 	streq	r0, [r0, -r0]
    6e74:	00544553 	subseq	r4, r4, r3, asr r5
    6e78:	07080001 	streq	r0, [r8, -r1]
    6e7c:	0200001f 	andeq	r0, r0, #31	; 0x1f
    6e80:	00007439 	andeq	r7, r0, r9, lsr r4
    6e84:	1d010800 	stcne	8, cr0, [r1]
    6e88:	39020000 	stmdbcc	r2, {}
    6e8c:	00000074 	andeq	r0, r0, r4, ror r0
    6e90:	3b020105 	blcc	872ac <__Stack_Size+0x86eac>
    6e94:	000000b4 	strheq	r0, [r0], -r4
    6e98:	0007c206 	andeq	ip, r7, r6, lsl #4
    6e9c:	e2060000 	and	r0, r6, #0	; 0x0
    6ea0:	01000007 	tsteq	r0, r7
    6ea4:	09440800 	stmdbeq	r4, {fp}^
    6ea8:	3b020000 	blcc	86eb0 <__Stack_Size+0x86ab0>
    6eac:	0000009f 	muleq	r0, pc, r0
    6eb0:	0a070409 	beq	1c7edc <__Stack_Size+0x1c7adc>
    6eb4:	0239031c 	eorseq	r0, r9, #1879048192	; 0x70000000
    6eb8:	0000019c 	muleq	r0, ip, r1
    6ebc:	0052530b 	subseq	r5, r2, fp, lsl #6
    6ec0:	6f023a03 	svcvs	0x00023a03
    6ec4:	02000000 	andeq	r0, r0, #0	; 0x0
    6ec8:	8f0c0023 	svchi	0x000c0023
    6ecc:	03000001 	movweq	r0, #1	; 0x1
    6ed0:	004c023b 	subeq	r0, ip, fp, lsr r2
    6ed4:	23020000 	movwcs	r0, #8192	; 0x2000
    6ed8:	52440b02 	subpl	r0, r4, #2048	; 0x800
    6edc:	023c0300 	eorseq	r0, ip, #0	; 0x0
    6ee0:	0000006f 	andeq	r0, r0, pc, rrx
    6ee4:	0c042302 	stceq	3, cr2, [r4], {2}
    6ee8:	00000199 	muleq	r0, r9, r1
    6eec:	4c023d03 	stcmi	13, cr3, [r2], {3}
    6ef0:	02000000 	andeq	r0, r0, #0	; 0x0
    6ef4:	420b0623 	andmi	r0, fp, #36700160	; 0x2300000
    6ef8:	03005252 	movweq	r5, #594	; 0x252
    6efc:	006f023e 	rsbeq	r0, pc, lr, lsr r2
    6f00:	23020000 	movwcs	r0, #8192	; 0x2000
    6f04:	005a0c08 	subseq	r0, sl, r8, lsl #24
    6f08:	3f030000 	svccc	0x00030000
    6f0c:	00004c02 	andeq	r4, r0, r2, lsl #24
    6f10:	0a230200 	beq	8c7718 <__Stack_Size+0x8c7318>
    6f14:	3152430b 	cmpcc	r2, fp, lsl #6
    6f18:	02400300 	subeq	r0, r0, #0	; 0x0
    6f1c:	0000006f 	andeq	r0, r0, pc, rrx
    6f20:	0c0c2302 	stceq	3, cr2, [ip], {2}
    6f24:	000001a3 	andeq	r0, r0, r3, lsr #3
    6f28:	4c024103 	stfmis	f4, [r2], {3}
    6f2c:	02000000 	andeq	r0, r0, #0	; 0x0
    6f30:	430b0e23 	movwmi	r0, #48675	; 0xbe23
    6f34:	03003252 	movweq	r3, #594	; 0x252
    6f38:	006f0242 	rsbeq	r0, pc, r2, asr #4
    6f3c:	23020000 	movwcs	r0, #8192	; 0x2000
    6f40:	00640c10 	rsbeq	r0, r4, r0, lsl ip
    6f44:	43030000 	movwmi	r0, #12288	; 0x3000
    6f48:	00004c02 	andeq	r4, r0, r2, lsl #24
    6f4c:	12230200 	eorne	r0, r3, #0	; 0x0
    6f50:	3352430b 	cmpcc	r2, #738197504	; 0x2c000000
    6f54:	02440300 	subeq	r0, r4, #0	; 0x0
    6f58:	0000006f 	andeq	r0, r0, pc, rrx
    6f5c:	0c142302 	ldceq	3, cr2, [r4], {2}
    6f60:	000001ba 	strheq	r0, [r0], -sl
    6f64:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    6f68:	02000000 	andeq	r0, r0, #0	; 0x0
    6f6c:	620c1623 	andvs	r1, ip, #36700160	; 0x2300000
    6f70:	0300000a 	movweq	r0, #10	; 0xa
    6f74:	006f0246 	rsbeq	r0, pc, r6, asr #4
    6f78:	23020000 	movwcs	r0, #8192	; 0x2000
    6f7c:	01c40c18 	biceq	r0, r4, r8, lsl ip
    6f80:	47030000 	strmi	r0, [r3, -r0]
    6f84:	00004c02 	andeq	r4, r0, r2, lsl #24
    6f88:	1a230200 	bne	8c7790 <__Stack_Size+0x8c7390>
    6f8c:	2c930d00 	ldccs	13, cr0, [r3], {0}
    6f90:	48030000 	stmdami	r3, {}
    6f94:	0000c202 	andeq	ip, r0, r2, lsl #4
    6f98:	04100e00 	ldreq	r0, [r0], #-3584
    6f9c:	0002051b 	andeq	r0, r2, fp, lsl r5
    6fa0:	0ae40f00 	beq	ff90aba8 <SCS_BASE+0x1f8fcba8>
    6fa4:	1c040000 	stcne	0, cr0, [r4], {0}
    6fa8:	0000003a 	andeq	r0, r0, sl, lsr r0
    6fac:	0f002302 	svceq	0x00002302
    6fb0:	00000a8b 	andeq	r0, r0, fp, lsl #21
    6fb4:	004c1d04 	subeq	r1, ip, r4, lsl #26
    6fb8:	23020000 	movwcs	r0, #8192	; 0x2000
    6fbc:	0af30f04 	beq	ffccabd4 <SCS_BASE+0x1fcbcbd4>
    6fc0:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    6fc4:	0000004c 	andeq	r0, r0, ip, asr #32
    6fc8:	0f062302 	svceq	0x00062302
    6fcc:	00000a0d 	andeq	r0, r0, sp, lsl #20
    6fd0:	004c1f04 	subeq	r1, ip, r4, lsl #30
    6fd4:	23020000 	movwcs	r0, #8192	; 0x2000
    6fd8:	0b1e0f08 	bleq	78ac00 <__Stack_Size+0x78a800>
    6fdc:	20040000 	andcs	r0, r4, r0
    6fe0:	0000004c 	andeq	r0, r0, ip, asr #32
    6fe4:	0f0a2302 	svceq	0x000a2302
    6fe8:	00000a71 	andeq	r0, r0, r1, ror sl
    6fec:	004c2104 	subeq	r2, ip, r4, lsl #2
    6ff0:	23020000 	movwcs	r0, #8192	; 0x2000
    6ff4:	1a08000c 	bne	20702c <__Stack_Size+0x206c2c>
    6ff8:	0400000a 	streq	r0, [r0], #-10
    6ffc:	0001a822 	andeq	sl, r1, r2, lsr #16
    7000:	04080e00 	streq	r0, [r8], #-3584
    7004:	00025126 	andeq	r5, r2, r6, lsr #2
    7008:	2e910f00 	cdpcs	15, 9, cr0, cr1, cr0, {0}
    700c:	27040000 	strcs	r0, [r4, -r0]
    7010:	0000004c 	andeq	r0, r0, ip, asr #32
    7014:	0f002302 	svceq	0x00002302
    7018:	00002f5b 	andeq	r2, r0, fp, asr pc
    701c:	004c2804 	subeq	r2, ip, r4, lsl #16
    7020:	23020000 	movwcs	r0, #8192	; 0x2000
    7024:	2c4f0f02 	mcrrcs	15, 0, r0, pc, cr2
    7028:	29040000 	stmdbcs	r4, {}
    702c:	0000004c 	andeq	r0, r0, ip, asr #32
    7030:	0f042302 	svceq	0x00042302
    7034:	00002cff 	strdeq	r2, [r0], -pc
    7038:	004c2a04 	subeq	r2, ip, r4, lsl #20
    703c:	23020000 	movwcs	r0, #8192	; 0x2000
    7040:	a1080006 	tstge	r8, r6
    7044:	0400002c 	streq	r0, [r0], #-44
    7048:	0002102b 	andeq	r1, r2, fp, lsr #32
    704c:	05140e00 	ldreq	r0, [r4, #-3584]
    7050:	0002ab1a 	andeq	sl, r2, sl, lsl fp
    7054:	1f650f00 	svcne	0x00650f00
    7058:	1b050000 	blne	147060 <__Stack_Size+0x146c60>
    705c:	0000003a 	andeq	r0, r0, sl, lsr r0
    7060:	0f002302 	svceq	0x00002302
    7064:	00001d6b 	andeq	r1, r0, fp, ror #26
    7068:	003a1c05 	eorseq	r1, sl, r5, lsl #24
    706c:	23020000 	movwcs	r0, #8192	; 0x2000
    7070:	1fce0f04 	svcne	0x00ce0f04
    7074:	1d050000 	stcne	0, cr0, [r5]
    7078:	0000003a 	andeq	r0, r0, sl, lsr r0
    707c:	0f082302 	svceq	0x00082302
    7080:	00001f81 	andeq	r1, r0, r1, lsl #31
    7084:	003a1e05 	eorseq	r1, sl, r5, lsl #28
    7088:	23020000 	movwcs	r0, #8192	; 0x2000
    708c:	1ec70f0c 	cdpne	15, 12, cr0, cr7, cr12, {0}
    7090:	1f050000 	svcne	0x00050000
    7094:	0000003a 	andeq	r0, r0, sl, lsr r0
    7098:	00102302 	andseq	r2, r0, r2, lsl #6
    709c:	001d3308 	andseq	r3, sp, r8, lsl #6
    70a0:	5c200500 	cfstr32pl	mvfx0, [r0]
    70a4:	10000002 	andne	r0, r0, r2
    70a8:	002f9301 	eoreq	r9, pc, r1, lsl #6
    70ac:	01e90100 	mvneq	r0, r0, lsl #2
    70b0:	08005f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, ip, lr}
    70b4:	08005f52 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl, fp, ip, lr}
    70b8:	02db5d01 	sbcseq	r5, fp, #64	; 0x40
    70bc:	38110000 	ldmdacc	r1, {}
    70c0:	0100002e 	tsteq	r0, lr, lsr #32
    70c4:	0002dbe8 	andeq	sp, r2, r8, ror #23
    70c8:	00500100 	subseq	r0, r0, r0, lsl #2
    70cc:	02050412 	andeq	r0, r5, #301989888	; 0x12000000
    70d0:	01130000 	tsteq	r3, r0
    70d4:	00002f16 	andeq	r2, r0, r6, lsl pc
    70d8:	01010001 	tsteq	r1, r1
    70dc:	08005f54 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, fp, ip, lr}
    70e0:	08005f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}
    70e4:	03245d01 	teqeq	r4, #64	; 0x40
    70e8:	1e110000 	wxorne	wr0, wr1, wr0
    70ec:	0100002e 	tsteq	r0, lr, lsr #32
    70f0:	000324ff 	strdeq	r2, [r3], -pc
    70f4:	14500100 	ldrbne	r0, [r0], #-256
    70f8:	00002d86 	andeq	r2, r0, r6, lsl #27
    70fc:	032aff01 	msreq	CPSR_fx, #4	; 0x4
    7100:	2b530000 	blcs	14c7108 <__Stack_Size+0x14c6d08>
    7104:	18150000 	ldmdane	r5, {}
    7108:	0100000f 	tsteq	r0, pc
    710c:	003a0101 	eorseq	r0, sl, r1, lsl #2
    7110:	52010000 	andpl	r0, r1, #0	; 0x0
    7114:	9c041200 	sfmls	f1, 4, [r4], {0}
    7118:	12000001 	andne	r0, r0, #1	; 0x1
    711c:	00025104 	andeq	r5, r2, r4, lsl #2
    7120:	a9011300 	stmdbge	r1, {r8, r9, ip}
    7124:	0100002d 	tsteq	r0, sp, lsr #32
    7128:	7c010124 	stfvcs	f0, [r1], {36}
    712c:	8a08005f 	bhi	2072b0 <__Stack_Size+0x206eb0>
    7130:	0108005f 	qaddeq	r0, pc, r8
    7134:	0003575d 	andeq	r5, r3, sp, asr r7
    7138:	2d861600 	stccs	6, cr1, [r6]
    713c:	23010000 	movwcs	r0, #4096	; 0x1000
    7140:	00032a01 	andeq	r2, r3, r1, lsl #20
    7144:	00500100 	subseq	r0, r0, r0, lsl #2
    7148:	2cb80113 	ldfcss	f0, [r8], #76
    714c:	38010000 	stmdacc	r1, {}
    7150:	5f8c0101 	svcpl	0x008c0101
    7154:	5fa60800 	svcpl	0x00a60800
    7158:	5d010800 	stcpl	8, cr0, [r1]
    715c:	0000038c 	andeq	r0, r0, ip, lsl #7
    7160:	002e1e16 	eoreq	r1, lr, r6, lsl lr
    7164:	01370100 	teqeq	r7, r0, lsl #2
    7168:	00000324 	andeq	r0, r0, r4, lsr #6
    716c:	7f165001 	svcvc	0x00165001
    7170:	0100000e 	tsteq	r0, lr
    7174:	00b40137 	adcseq	r0, r4, r7, lsr r1
    7178:	51010000 	tstpl	r1, r0
    717c:	0f011700 	svceq	0x00011700
    7180:	0100002e 	tsteq	r0, lr, lsr #32
    7184:	a8010163 	stmdage	r1, {r0, r1, r5, r6, r8}
    7188:	e608005f 	undefined
    718c:	6608005f 	undefined
    7190:	0d00002b 	stceq	0, cr0, [r0, #-172]
    7194:	18000004 	stmdane	r0, {r2}
    7198:	00002e1e 	andeq	r2, r0, lr, lsl lr
    719c:	24016201 	strcs	r6, [r1], #-513
    71a0:	85000003 	strhi	r0, [r0, #-3]
    71a4:	1800002b 	stmdane	r0, {r0, r1, r3, r5}
    71a8:	00002f0d 	andeq	r2, r0, sp, lsl #30
    71ac:	4c016201 	sfmmi	f6, 4, [r1], {1}
    71b0:	98000000 	stmdals	r0, {}
    71b4:	1600002b 	strne	r0, [r0], -fp, lsr #32
    71b8:	00000e7f 	andeq	r0, r0, pc, ror lr
    71bc:	b4016201 	strlt	r6, [r1], #-513
    71c0:	01000000 	tsteq	r0, r0
    71c4:	2f8a1552 	svccs	0x008a1552
    71c8:	64010000 	strvs	r0, [r1]
    71cc:	00003a01 	andeq	r3, r0, r1, lsl #20
    71d0:	195c0100 	ldmdbne	ip, {r8}^
    71d4:	00002e58 	andeq	r2, r0, r8, asr lr
    71d8:	3a016401 	bcc	601e4 <__Stack_Size+0x5fde4>
    71dc:	15000000 	strne	r0, [r0]
    71e0:	00001181 	andeq	r1, r0, r1, lsl #3
    71e4:	3a016401 	bcc	601f0 <__Stack_Size+0x5fdf0>
    71e8:	01000000 	tsteq	r0, r0
    71ec:	2dbf1a51 	ldccs	10, cr1, [pc, #324]!
    71f0:	65010000 	strvs	r0, [r1]
    71f4:	00003a01 	andeq	r3, r0, r1, lsl #20
    71f8:	002bb600 	eoreq	fp, fp, r0, lsl #12
    71fc:	01130000 	tsteq	r3, r0
    7200:	00002cf2 	strdeq	r2, [r0], -r2
    7204:	01019e01 	tsteq	r1, r1, lsl #28
    7208:	08005fe8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    720c:	08006000 	stmdaeq	r0, {sp, lr}
    7210:	04505d01 	ldrbeq	r5, [r0], #-3329
    7214:	1e160000 	wxorne	wr0, wr6, wr0
    7218:	0100002e 	tsteq	r0, lr, lsr #32
    721c:	0324019d 	teqeq	r4, #1073741863	; 0x40000027
    7220:	50010000 	andpl	r0, r1, r0
    7224:	002d9c16 	eoreq	r9, sp, r6, lsl ip
    7228:	019d0100 	orrseq	r0, sp, r0, lsl #2
    722c:	0000004c 	andeq	r0, r0, ip, asr #32
    7230:	7f165101 	svcvc	0x00165101
    7234:	0100000e 	tsteq	r0, lr
    7238:	00b4019d 	umlalseq	r0, r4, sp, r1
    723c:	52010000 	andpl	r0, r1, #0	; 0x0
    7240:	db011300 	blle	4be48 <__Stack_Size+0x4ba48>
    7244:	0100002d 	tsteq	r0, sp, lsr #32
    7248:	000101bd 	strheq	r0, [r1], -sp
    724c:	16080060 	strne	r0, [r8], -r0, rrx
    7250:	01080060 	tsteq	r8, r0, rrx
    7254:	0004855d 	andeq	r8, r4, sp, asr r5
    7258:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    725c:	bc010000 	stclt	0, cr0, [r1], {0}
    7260:	00032401 	andeq	r2, r3, r1, lsl #8
    7264:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7268:	00002e49 	andeq	r2, r0, r9, asr #28
    726c:	5e01bc01 	cdppl	12, 0, cr11, cr1, cr1, {0}
    7270:	01000000 	tsteq	r0, r0
    7274:	01130051 	tsteq	r3, r1, asr r0
    7278:	00002f26 	andeq	r2, r0, r6, lsr #30
    727c:	0101d601 	tsteq	r1, r1, lsl #12
    7280:	08006018 	stmdaeq	r0, {r3, r4, sp, lr}
    7284:	0800602e 	stmdaeq	r0, {r1, r2, r3, r5, sp, lr}
    7288:	04bc5d01 	ldrteq	r5, [ip], #3329
    728c:	1e160000 	wxorne	wr0, wr6, wr0
    7290:	0100002e 	tsteq	r0, lr, lsr #32
    7294:	032401d5 	teqeq	r4, #1073741877	; 0x40000035
    7298:	50010000 	andpl	r0, r1, r0
    729c:	002ce518 	eoreq	lr, ip, r8, lsl r5
    72a0:	01d50100 	bicseq	r0, r5, r0, lsl #2
    72a4:	0000004c 	andeq	r0, r0, ip, asr #32
    72a8:	00002bdf 	ldrdeq	r2, [r0], -pc
    72ac:	9d011300 	stcls	3, cr1, [r1]
    72b0:	0100002e 	tsteq	r0, lr, lsr #32
    72b4:	300101eb 	andcc	r0, r1, fp, ror #3
    72b8:	4a080060 	bmi	207440 <__Stack_Size+0x207040>
    72bc:	01080060 	tsteq	r8, r0, rrx
    72c0:	0004f15d 	andeq	pc, r4, sp, asr r1
    72c4:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    72c8:	ea010000 	b	472d0 <__Stack_Size+0x46ed0>
    72cc:	00032401 	andeq	r2, r3, r1, lsl #8
    72d0:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    72d4:	00000e7f 	andeq	r0, r0, pc, ror lr
    72d8:	b401ea01 	strlt	lr, [r1], #-2561
    72dc:	01000000 	tsteq	r0, r0
    72e0:	01130051 	tsteq	r3, r1, asr r0
    72e4:	00002d4d 	andeq	r2, r0, sp, asr #26
    72e8:	01020b01 	tsteq	r2, r1, lsl #22
    72ec:	0800604c 	stmdaeq	r0, {r2, r3, r6, sp, lr}
    72f0:	08006062 	stmdaeq	r0, {r1, r5, r6, sp, lr}
    72f4:	05285d01 	streq	r5, [r8, #-3329]!
    72f8:	1e160000 	wxorne	wr0, wr6, wr0
    72fc:	0100002e 	tsteq	r0, lr, lsr #32
    7300:	0324020a 	teqeq	r4, #-1610612736	; 0xa0000000
    7304:	50010000 	andpl	r0, r1, r0
    7308:	002c7818 	eoreq	r7, ip, r8, lsl r8
    730c:	020a0100 	andeq	r0, sl, #0	; 0x0
    7310:	0000004c 	andeq	r0, r0, ip, asr #32
    7314:	00002bf2 	strdeq	r2, [r0], -r2
    7318:	c3011300 	movwgt	r1, #4864	; 0x1300
    731c:	0100002e 	tsteq	r0, lr, lsr #32
    7320:	64010220 	strvs	r0, [r1], #-544
    7324:	7e080060 	cdpvc	0, 0, cr0, cr8, cr0, {3}
    7328:	01080060 	tsteq	r8, r0, rrx
    732c:	00055d5d 	andeq	r5, r5, sp, asr sp
    7330:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    7334:	1f010000 	svcne	0x00010000
    7338:	00032402 	andeq	r2, r3, r2, lsl #8
    733c:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7340:	00000e7f 	andeq	r0, r0, pc, ror lr
    7344:	b4021f01 	strlt	r1, [r2], #-3841
    7348:	01000000 	tsteq	r0, r0
    734c:	01130051 	tsteq	r3, r1, asr r0
    7350:	00002cc2 	andeq	r2, r0, r2, asr #25
    7354:	01023c01 	tsteq	r2, r1, lsl #24
    7358:	08006080 	stmdaeq	r0, {r7, sp, lr}
    735c:	08006088 	stmdaeq	r0, {r3, r7, sp, lr}
    7360:	05945d01 	ldreq	r5, [r4, #3329]
    7364:	1e160000 	wxorne	wr0, wr6, wr0
    7368:	0100002e 	tsteq	r0, lr, lsr #32
    736c:	0324023b 	teqeq	r4, #-1342177277	; 0xb0000003
    7370:	50010000 	andpl	r0, r1, r0
    7374:	00142c18 	andseq	r2, r4, r8, lsl ip
    7378:	023b0100 	eorseq	r0, fp, #0	; 0x0
    737c:	0000004c 	andeq	r0, r0, ip, asr #32
    7380:	00002c05 	andeq	r2, r0, r5, lsl #24
    7384:	39011b00 	stmdbcc	r1, {r8, r9, fp, ip}
    7388:	0100002f 	tsteq	r0, pc, lsr #32
    738c:	4c01024f 	sfmmi	f0, 4, [r1], {79}
    7390:	88000000 	stmdahi	r0, {}
    7394:	90080060 	andls	r0, r8, r0, rrx
    7398:	01080060 	tsteq	r8, r0, rrx
    739c:	0005c15d 	andeq	ip, r5, sp, asr r1
    73a0:	2e1e1800 	cdpcs	8, 1, cr1, cr14, cr0, {0}
    73a4:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    73a8:	00032402 	andeq	r2, r3, r2, lsl #8
    73ac:	002c1800 	eoreq	r1, ip, r0, lsl #16
    73b0:	01130000 	tsteq	r3, r0
    73b4:	00002dff 	strdeq	r2, [r0], -pc
    73b8:	01026101 	tsteq	r2, r1, lsl #2
    73bc:	08006090 	stmdaeq	r0, {r4, r7, sp, lr}
    73c0:	0800609c 	stmdaeq	r0, {r2, r3, r4, r7, sp, lr}
    73c4:	05e85d01 	strbeq	r5, [r8, #3329]!
    73c8:	1e160000 	wxorne	wr0, wr6, wr0
    73cc:	0100002e 	tsteq	r0, lr, lsr #32
    73d0:	03240260 	teqeq	r4, #6	; 0x6
    73d4:	50010000 	andpl	r0, r1, r0
    73d8:	ec011300 	stc	3, cr1, [r1], {0}
    73dc:	0100002d 	tsteq	r0, sp, lsr #32
    73e0:	9c010274 	sfmls	f0, 4, [r1], {116}
    73e4:	ae080060 	cdpge	0, 0, cr0, cr8, cr0, {3}
    73e8:	01080060 	tsteq	r8, r0, rrx
    73ec:	00061d5d 	andeq	r1, r6, sp, asr sp
    73f0:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    73f4:	73010000 	movwvc	r0, #4096	; 0x1000
    73f8:	00032402 	andeq	r2, r3, r2, lsl #8
    73fc:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7400:	00002d3d 	andeq	r2, r0, sp, lsr sp
    7404:	5e027301 	cdppl	3, 0, cr7, cr2, cr1, {0}
    7408:	01000000 	tsteq	r0, r0
    740c:	01130051 	tsteq	r3, r1, asr r0
    7410:	00002c5a 	andeq	r2, r0, sl, asr ip
    7414:	01028a01 	tsteq	r2, r1, lsl #20
    7418:	080060b0 	stmdaeq	r0, {r4, r5, r7, sp, lr}
    741c:	080060c2 	stmdaeq	r0, {r1, r6, r7, sp, lr}
    7420:	06525d01 	ldrbeq	r5, [r2], -r1, lsl #26
    7424:	1e160000 	wxorne	wr0, wr6, wr0
    7428:	0100002e 	tsteq	r0, lr, lsr #32
    742c:	03240289 	teqeq	r4, #-1879048184	; 0x90000008
    7430:	50010000 	andpl	r0, r1, r0
    7434:	002f4b16 	eoreq	r4, pc, r6, lsl fp
    7438:	02890100 	addeq	r0, r9, #0	; 0x0
    743c:	0000005e 	andeq	r0, r0, lr, asr r0
    7440:	13005101 	movwne	r5, #257	; 0x101
    7444:	002e2501 	eoreq	r2, lr, r1, lsl #10
    7448:	02a00100 	adceq	r0, r0, #0	; 0x0
    744c:	0060c401 	rsbeq	ip, r0, r1, lsl #8
    7450:	0060de08 	rsbeq	sp, r0, r8, lsl #28
    7454:	875d0108 	ldrbhi	r0, [sp, -r8, lsl #2]
    7458:	16000006 	strne	r0, [r0], -r6
    745c:	00002e1e 	andeq	r2, r0, lr, lsl lr
    7460:	24029f01 	strcs	r9, [r2], #-3841
    7464:	01000003 	tsteq	r0, r3
    7468:	0e7f1650 	mrceq	6, 3, r1, cr15, cr0, {2}
    746c:	9f010000 	svcls	0x00010000
    7470:	0000b402 	andeq	fp, r0, r2, lsl #8
    7474:	00510100 	subseq	r0, r1, r0, lsl #2
    7478:	2ee20113 	mcrcs	1, 7, r0, cr2, cr3, {0}
    747c:	bd010000 	stclt	0, cr0, [r1]
    7480:	60e00102 	rscvs	r0, r0, r2, lsl #2
    7484:	60fa0800 	rscsvs	r0, sl, r0, lsl #16
    7488:	5d010800 	stcpl	8, cr0, [r1]
    748c:	000006bc 	strheq	r0, [r0], -ip
    7490:	002e1e16 	eoreq	r1, lr, r6, lsl lr
    7494:	02bc0100 	adcseq	r0, ip, #0	; 0x0
    7498:	00000324 	andeq	r0, r0, r4, lsr #6
    749c:	7f165001 	svcvc	0x00165001
    74a0:	0100000e 	tsteq	r0, lr
    74a4:	00b402bc 	ldrhteq	r0, [r4], ip
    74a8:	51010000 	tstpl	r1, r0
    74ac:	d1011300 	tstle	r1, r0, lsl #6
    74b0:	0100002c 	tsteq	r0, ip, lsr #32
    74b4:	fc0102da 	stc2	2, cr0, [r1], {218}
    74b8:	16080060 	strne	r0, [r8], -r0, rrx
    74bc:	01080061 	tsteq	r8, r1, rrx
    74c0:	0006f15d 	andeq	pc, r6, sp, asr r1
    74c4:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    74c8:	d9010000 	stmdble	r1, {}
    74cc:	00032402 	andeq	r2, r3, r2, lsl #8
    74d0:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    74d4:	00000e7f 	andeq	r0, r0, pc, ror lr
    74d8:	b402d901 	strlt	sp, [r2], #-2305
    74dc:	01000000 	tsteq	r0, r0
    74e0:	01130051 	tsteq	r3, r1, asr r0
    74e4:	00002e80 	andeq	r2, r0, r0, lsl #29
    74e8:	0102f901 	tstpeq	r2, r1, lsl #18
    74ec:	08006118 	stmdaeq	r0, {r3, r4, r8, sp, lr}
    74f0:	0800612e 	stmdaeq	r0, {r1, r2, r3, r5, r8, sp, lr}
    74f4:	07285d01 	streq	r5, [r8, -r1, lsl #26]!
    74f8:	1e160000 	wxorne	wr0, wr6, wr0
    74fc:	0100002e 	tsteq	r0, lr, lsr #32
    7500:	032402f8 	teqeq	r4, #-2147483633	; 0x8000000f
    7504:	50010000 	andpl	r0, r1, r0
    7508:	002d0d18 	eoreq	r0, sp, r8, lsl sp
    750c:	02f80100 	rscseq	r0, r8, #0	; 0x0
    7510:	0000004c 	andeq	r0, r0, ip, asr #32
    7514:	00002c2b 	andeq	r2, r0, fp, lsr #24
    7518:	b5011300 	strlt	r1, [r1, #-768]
    751c:	0100002e 	tsteq	r0, lr, lsr #32
    7520:	3001030e 	andcc	r0, r1, lr, lsl #6
    7524:	4a080061 	bmi	2076b0 <__Stack_Size+0x2072b0>
    7528:	01080061 	tsteq	r8, r1, rrx
    752c:	00075d5d 	andeq	r5, r7, sp, asr sp
    7530:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    7534:	0d010000 	stceq	0, cr0, [r1]
    7538:	00032403 	andeq	r2, r3, r3, lsl #8
    753c:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7540:	00000e7f 	andeq	r0, r0, pc, ror lr
    7544:	b4030d01 	strlt	r0, [r3], #-3329
    7548:	01000000 	tsteq	r0, r0
    754c:	011b0051 	tsteq	fp, r1, asr r0
    7550:	00002ef9 	strdeq	r2, [r0], -r9
    7554:	01033601 	tsteq	r3, r1, lsl #12
    7558:	00000089 	andeq	r0, r0, r9, lsl #1
    755c:	0800614c 	stmdaeq	r0, {r2, r3, r6, r8, sp, lr}
    7560:	08006158 	stmdaeq	r0, {r3, r4, r6, r8, sp, lr}
    7564:	07a45d01 	streq	r5, [r4, r1, lsl #26]!
    7568:	1e180000 	wxorne	wr0, wr8, wr0
    756c:	0100002e 	tsteq	r0, lr, lsr #32
    7570:	03240335 	teqeq	r4, #-738197504	; 0xd4000000
    7574:	2c3e0000 	ldccs	0, cr0, [lr]
    7578:	6e160000 	wxorvs	wr0, wr6, wr0
    757c:	0100002d 	tsteq	r0, sp, lsr #32
    7580:	004c0335 	subeq	r0, ip, r5, lsr r3
    7584:	51010000 	tstpl	r1, r0
    7588:	00106519 	andseq	r6, r0, r9, lsl r5
    758c:	03370100 	teqeq	r7, #0	; 0x0
    7590:	00000089 	andeq	r0, r0, r9, lsl #1
    7594:	5e011300 	cdppl	3, 0, cr1, cr1, cr0, {0}
    7598:	0100002e 	tsteq	r0, lr, lsr #32
    759c:	5801036a 	stmdapl	r1, {r1, r3, r5, r6, r8, r9}
    75a0:	62080061 	andvs	r0, r8, #97	; 0x61
    75a4:	01080061 	tsteq	r8, r1, rrx
    75a8:	0007db5d 	andeq	sp, r7, sp, asr fp
    75ac:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    75b0:	69010000 	stmdbvs	r1, {}
    75b4:	00032403 	andeq	r2, r3, r3, lsl #8
    75b8:	18500100 	ldmdane	r0, {r8}^
    75bc:	00002d6e 	andeq	r2, r0, lr, ror #26
    75c0:	4c036901 	stcmi	9, cr6, [r3], {1}
    75c4:	51000000 	tstpl	r0, r0
    75c8:	0000002c 	andeq	r0, r0, ip, lsr #32
    75cc:	2e6e011b 	mcrcs	1, 3, r0, cr14, cr11, {0}
    75d0:	8b010000 	blhi	475d8 <__Stack_Size+0x471d8>
    75d4:	00940103 	addseq	r0, r4, r3, lsl #2
    75d8:	61640000 	cmnvs	r4, r0
    75dc:	61ae0800 	undefined instruction 0x61ae0800
    75e0:	5d010800 	stcpl	8, cr0, [r1]
    75e4:	00000852 	andeq	r0, r0, r2, asr r8
    75e8:	002e1e18 	eoreq	r1, lr, r8, lsl lr
    75ec:	038a0100 	orreq	r0, sl, #0	; 0x0
    75f0:	00000324 	andeq	r0, r0, r4, lsr #6
    75f4:	00002c64 	andeq	r2, r0, r4, ror #24
    75f8:	002f0d18 	eoreq	r0, pc, r8, lsl sp
    75fc:	038a0100 	orreq	r0, sl, #0	; 0x0
    7600:	0000004c 	andeq	r0, r0, ip, asr #32
    7604:	00002c77 	andeq	r2, r0, r7, ror ip
    7608:	002e5715 	eoreq	r5, lr, r5, lsl r7
    760c:	038c0100 	orreq	r0, ip, #0	; 0x0
    7610:	0000003a 	andeq	r0, r0, sl, lsr r0
    7614:	811a5201 	tsthi	sl, r1, lsl #4
    7618:	01000011 	tsteq	r0, r1, lsl r0
    761c:	003a038c 	eorseq	r0, sl, ip, lsl #7
    7620:	2ca00000 	stccs	0, cr0, [r0]
    7624:	8a1a0000 	bhi	68762c <__Stack_Size+0x68722c>
    7628:	0100002f 	tsteq	r0, pc, lsr #32
    762c:	003a038c 	eorseq	r0, sl, ip, lsl #7
    7630:	2cbe0000 	ldccs	0, cr0, [lr]
    7634:	65190000 	ldrvs	r0, [r9]
    7638:	01000010 	tsteq	r0, r0, lsl r0
    763c:	0094038d 	addseq	r0, r4, sp, lsl #7
    7640:	13000000 	movwne	r0, #0	; 0x0
    7644:	002d2501 	eoreq	r2, sp, r1, lsl #10
    7648:	03db0100 	bicseq	r0, fp, #0	; 0x0
    764c:	0061b001 	rsbeq	fp, r1, r1
    7650:	0061c008 	rsbeq	ip, r1, r8
    7654:	a15d0108 	cmpge	sp, r8, lsl #2
    7658:	16000008 	strne	r0, [r0], -r8
    765c:	00002e1e 	andeq	r2, r0, lr, lsl lr
    7660:	2403da01 	strcs	sp, [r3], #-2561
    7664:	01000003 	tsteq	r0, r3
    7668:	2f0d1850 	svccs	0x000d1850
    766c:	da010000 	ble	47674 <__Stack_Size+0x47274>
    7670:	00004c03 	andeq	r4, r0, r3, lsl #24
    7674:	002cd100 	eoreq	sp, ip, r0, lsl #2
    7678:	2e571900 	cdpcs	9, 5, cr1, cr7, cr0, {0}
    767c:	dc010000 	stcle	0, cr0, [r1], {0}
    7680:	00004c03 	andeq	r4, r0, r3, lsl #24
    7684:	11811900 	orrne	r1, r1, r0, lsl #18
    7688:	dc010000 	stcle	0, cr0, [r1], {0}
    768c:	00004c03 	andeq	r4, r0, r3, lsl #24
    7690:	011c0000 	tsteq	ip, r0
    7694:	00002c6d 	andeq	r2, r0, sp, ror #24
    7698:	c0018d01 	andgt	r8, r1, r1, lsl #26
    769c:	5c080061 	stcpl	0, cr0, [r8], {97}
    76a0:	e4080062 	str	r0, [r8], #-98
    76a4:	2a00002c 	bcs	775c <__Stack_Size+0x735c>
    76a8:	14000009 	strne	r0, [r0], #-9
    76ac:	00002e1e 	andeq	r2, r0, lr, lsl lr
    76b0:	03248c01 	teqeq	r4, #256	; 0x100
    76b4:	2d0f0000 	stccs	0, cr0, [pc]
    76b8:	38140000 	ldmdacc	r4, {}
    76bc:	0100002e 	tsteq	r0, lr, lsr #32
    76c0:	0002db8c 	andeq	sp, r2, ip, lsl #23
    76c4:	002d2e00 	eoreq	r2, sp, r0, lsl #28
    76c8:	0f181d00 	svceq	0x00181d00
    76cc:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    76d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    76d4:	00002d4c 	andeq	r2, r0, ip, asr #26
    76d8:	002d1c1d 	eoreq	r1, sp, sp, lsl ip
    76dc:	3a8e0100 	bcc	fe387ae4 <SCS_BASE+0x1e379ae4>
    76e0:	75000000 	strvc	r0, [r0]
    76e4:	1e00002d 	cdpne	0, 0, cr0, cr0, cr13, {1}
    76e8:	00002c40 	andeq	r2, r0, r0, asr #24
    76ec:	003a8f01 	eorseq	r8, sl, r1, lsl #30
    76f0:	51010000 	tstpl	r1, r0
    76f4:	002ed01f 	eoreq	sp, lr, pc, lsl r0
    76f8:	3a900100 	bcc	fe407b00 <SCS_BASE+0x1e3f9b00>
    76fc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    7700:	00002dbf 	strheq	r2, [r0], -pc
    7704:	003a9101 	eorseq	r9, sl, r1, lsl #2
    7708:	54010000 	strpl	r0, [r1]
    770c:	002dca1e 	eoreq	ip, sp, lr, lsl sl
    7710:	ab920100 	blge	fe487b18 <SCS_BASE+0x1e479b18>
    7714:	02000002 	andeq	r0, r0, #2	; 0x2
    7718:	20005c91 	mulcs	r0, r1, ip
    771c:	002d7901 	eoreq	r7, sp, r1, lsl #18
    7720:	015b0100 	cmpeq	fp, r0, lsl #2
    7724:	0800625c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sp, lr}
    7728:	080062f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sp, lr}
    772c:	00002d88 	andeq	r2, r0, r8, lsl #27
    7730:	002e1e14 	eoreq	r1, lr, r4, lsl lr
    7734:	245a0100 	ldrbcs	r0, [sl], #-256
    7738:	b3000003 	movwlt	r0, #3	; 0x3
    773c:	0000002d 	andeq	r0, r0, sp, lsr #32
    7740:	00009500 	andeq	r9, r0, r0, lsl #10
    7744:	8f000200 	svchi	0x00000200
    7748:	04000019 	streq	r0, [r0], #-25
    774c:	001ab601 	andseq	fp, sl, r1, lsl #12
    7750:	0062f000 	rsbeq	pc, r2, r0
    7754:	00635e08 	rsbeq	r5, r3, r8, lsl #28
    7758:	6d747308 	ldclvs	3, cr7, [r4, #-32]!
    775c:	31663233 	cmncc	r6, r3, lsr r2
    7760:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    7764:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    7768:	632f6372 	teqvs	pc, #-939524095	; 0xc8000001
    776c:	6574726f 	ldrbvs	r7, [r4, #-623]!
    7770:	5f336d78 	svcpl	0x00336d78
    7774:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    7778:	00732e6f 	rsbseq	r2, r3, pc, ror #28
    777c:	555c3a43 	ldrbpl	r3, [ip, #-2627]
    7780:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    7784:	726f6d5c 	rsbvc	r6, pc, #5888	; 0x1700
    7788:	5c6e6574 	cfstr64pl	mvdx6, [lr], #-464
    778c:	75636f44 	strbvc	r6, [r3, #-3908]!
    7790:	746e656d 	strbtvc	r6, [lr], #-1389
    7794:	6f4d5c73 	svcvs	0x004d5c73
    7798:	616c7564 	cmnvs	ip, r4, ror #10
    779c:	6f722072 	svcvs	0x00722072
    77a0:	69746f62 	ldmdbvs	r4!, {r1, r5, r6, r8, r9, sl, fp, sp, lr}^
    77a4:	545c7363 	ldrbpl	r7, [ip], #-867
    77a8:	316b7361 	cmncc	fp, r1, ror #6
    77ac:	6568575c 	strbvs	r5, [r8, #-1884]!
    77b0:	64656c65 	strbtvs	r6, [r5], #-3173
    77b4:	6f626f52 	svcvs	0x00626f52
    77b8:	6d655274 	sfmvs	f5, 2, [r5, #-464]!
    77bc:	4365746f 	cmnmi	r5, #1862270976	; 0x6f000000
    77c0:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    77c4:	31566c6f 	cmpcc	r6, pc, ror #24
    77c8:	554e4700 	strbpl	r4, [lr, #-1792]
    77cc:	20534120 	subscs	r4, r3, r0, lsr #2
    77d0:	38312e32 	ldmdacc	r1!, {r1, r4, r5, r9, sl, fp, sp}
    77d4:	0030352e 	eorseq	r3, r0, lr, lsr #10
    77d8:	01028001 	tsteq	r2, r1
    77dc:	00020000 	andeq	r0, r2, r0
    77e0:	000019a3 	andeq	r1, r0, r3, lsr #19
    77e4:	00000104 	andeq	r0, r0, r4, lsl #2
    77e8:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    77ec:	ec00002f 	stc	0, cr0, [r0], {47}
    77f0:	60000001 	andvs	r0, r0, r1
    77f4:	b4080063 	strlt	r0, [r8], #-99
    77f8:	5a080063 	bpl	20798c <__Stack_Size+0x20758c>
    77fc:	0200001b 	andeq	r0, r0, #27	; 0x1b
    7800:	30220504 	eorcc	r0, r2, r4, lsl #10
    7804:	02020000 	andeq	r0, r2, #0	; 0x0
    7808:	00004b05 	andeq	r4, r0, r5, lsl #22
    780c:	06010200 	streq	r0, [r1], -r0, lsl #4
    7810:	000000d7 	ldrdeq	r0, [r0], -r7
    7814:	9c070402 	cfstrsls	mvf0, [r7], {2}
    7818:	02000030 	andeq	r0, r0, #48	; 0x30
    781c:	01520702 	cmpeq	r2, r2, lsl #14
    7820:	01020000 	tsteq	r2, r0
    7824:	0000d508 	andeq	sp, r0, r8, lsl #10
    7828:	07040300 	streq	r0, [r4, -r0, lsl #6]
    782c:	2fb30104 	svccs	0x00b30104
    7830:	92010000 	andls	r0, r1, #0	; 0x0
    7834:	00636001 	rsbeq	r6, r3, r1
    7838:	0063b408 	rsbeq	fp, r3, r8, lsl #8
    783c:	002dd208 	eoreq	sp, sp, r8, lsl #4
    7840:	00008600 	andeq	r8, r0, r0, lsl #12
    7844:	30100500 	andscc	r0, r0, r0, lsl #10
    7848:	93010000 	movwls	r0, #4096	; 0x1000
    784c:	00000086 	andeq	r0, r0, r6, lsl #1
    7850:	002fc106 	eoreq	ip, pc, r6, lsl #2
    7854:	86930100 	ldrhi	r0, [r3], r0, lsl #2
    7858:	f1000000 	cps	#0
    785c:	0000002d 	andeq	r0, r0, sp, lsr #32
    7860:	003a0407 	eorseq	r0, sl, r7, lsl #8
    7864:	c9080000 	stmdbgt	r8, {}
    7868:	0100002f 	tsteq	r0, pc, lsr #32
    786c:	00003a19 	andeq	r3, r0, r9, lsl sl
    7870:	08010100 	stmdaeq	r1, {r8}
    7874:	00002fac 	andeq	r2, r0, ip, lsr #31
    7878:	003a1b01 	eorseq	r1, sl, r1, lsl #22
    787c:	01010000 	tsteq	r1, r0
    7880:	002fd708 	eoreq	sp, pc, r8, lsl #14
    7884:	3a1d0100 	bcc	747c8c <__Stack_Size+0x74788c>
    7888:	01000000 	tsteq	r0, r0
    788c:	30170801 	andscc	r0, r7, r1, lsl #16
    7890:	20010000 	andcs	r0, r1, r0
    7894:	0000003a 	andeq	r0, r0, sl, lsr r0
    7898:	d1080101 	tstle	r8, r1, lsl #2
    789c:	0100002f 	tsteq	r0, pc, lsr #32
    78a0:	00003a22 	andeq	r3, r0, r2, lsr #20
    78a4:	09010100 	stmdbeq	r1, {r8}
    78a8:	00002fa4 	andeq	r2, r0, r4, lsr #31
    78ac:	01012501 	tsteq	r1, r1, lsl #10
    78b0:	0000e80a 	andeq	lr, r0, sl, lsl #16
    78b4:	0000e600 	andeq	lr, r0, r0, lsl #12
    78b8:	004f0b00 	subeq	r0, pc, r0, lsl #22
    78bc:	004c0000 	subeq	r0, ip, r0
    78c0:	0407010c 	streq	r0, [r7], #-268
    78c4:	000000e6 	andeq	r0, r0, r6, ror #1
    78c8:	0030030d 	eorseq	r0, r0, sp, lsl #6
    78cc:	00390100 	eorseq	r0, r9, r0, lsl #2
    78d0:	01000001 	tsteq	r0, r1
    78d4:	30000305 	andcc	r0, r0, r5, lsl #6
    78d8:	d60e0800 	strle	r0, [lr], -r0, lsl #16
    78dc:	00000000 	andeq	r0, r0, r0
    78e0:	000000c1 	andeq	r0, r0, r1, asr #1
    78e4:	1a580002 	bne	16078f4 <__Stack_Size+0x16074f4>
    78e8:	01040000 	tsteq	r4, r0
    78ec:	00000000 	andeq	r0, r0, r0
    78f0:	00306201 	eorseq	r6, r0, r1, lsl #4
    78f4:	00302b00 	eorseq	r2, r0, r0, lsl #22
	...
    7900:	001bb800 	andseq	fp, fp, r0, lsl #16
    7904:	07040200 	streq	r0, [r4, -r0, lsl #4]
    7908:	000030a1 	andeq	r3, r0, r1, lsr #1
    790c:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    7910:	02000000 	andeq	r0, r0, #0	; 0x0
    7914:	00d50801 	sbcseq	r0, r5, r1, lsl #16
    7918:	02020000 	andeq	r0, r2, #0	; 0x0
    791c:	00004b05 	andeq	r4, r0, r5, lsl #22
    7920:	07020200 	streq	r0, [r2, -r0, lsl #4]
    7924:	00000152 	andeq	r0, r0, r2, asr r1
    7928:	69050403 	stmdbvs	r5, {r0, r1, sl}
    792c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    7930:	301d0508 	andscc	r0, sp, r8, lsl #10
    7934:	08020000 	stmdaeq	r2, {}
    7938:	00309707 	eorseq	r9, r0, r7, lsl #14
    793c:	05040200 	streq	r0, [r4, #-512]
    7940:	00003022 	andeq	r3, r0, r2, lsr #32
    7944:	02070404 	andeq	r0, r7, #67108864	; 0x4000000
    7948:	309c0704 	addscc	r0, ip, r4, lsl #14
    794c:	01050000 	tsteq	r5, r0
    7950:	006e0406 	rsbeq	r0, lr, r6, lsl #8
    7954:	01020000 	tsteq	r2, r0
    7958:	0000de08 	andeq	sp, r0, r8, lsl #28
    795c:	30c30700 	sbccc	r0, r3, r0, lsl #14
    7960:	02010000 	andeq	r0, r1, #0	; 0x0
    7964:	00009c06 	andeq	r9, r0, r6, lsl #24
    7968:	30d20800 	sbcscc	r0, r2, r0, lsl #16
    796c:	08000000 	stmdaeq	r0, {}
    7970:	000030b7 	strheq	r3, [r0], -r7
    7974:	30ae0801 	adccc	r0, lr, r1, lsl #16
    7978:	00020000 	andeq	r0, r2, r0
    797c:	30d70109 	sbcscc	r0, r7, r9, lsl #2
    7980:	40010000 	andmi	r0, r1, r0
    7984:	00004801 	andeq	r4, r0, r1, lsl #16
	...
    7990:	002e0400 	eoreq	r0, lr, r0, lsl #8
    7994:	6e660a00 	fmulsvs	s1, s12, s0
    7998:	703d0100 	eorsvc	r0, sp, r0, lsl #2
    799c:	2f000000 	svccs	0x00000000
    79a0:	0000002e 	andeq	r0, r0, lr, lsr #32
    79a4:	00093600 	andeq	r3, r9, r0, lsl #12
    79a8:	d9000200 	stmdble	r0, {r9}
    79ac:	0400001a 	streq	r0, [r0], #-26
    79b0:	00000001 	andeq	r0, r0, r1
    79b4:	30ea0100 	rsccc	r0, sl, r0, lsl #2
    79b8:	302b0000 	eorcc	r0, fp, r0
	...
    79c4:	1c2c0000 	stcne	0, cr0, [ip]
    79c8:	04020000 	streq	r0, [r2]
    79cc:	0030a107 	eorseq	sl, r0, r7, lsl #2
    79d0:	06010200 	streq	r0, [r1], -r0, lsl #4
    79d4:	000000d7 	ldrdeq	r0, [r0], -r7
    79d8:	d5080102 	strle	r0, [r8, #-258]
    79dc:	02000000 	andeq	r0, r0, #0	; 0x0
    79e0:	004b0502 	subeq	r0, fp, r2, lsl #10
    79e4:	02020000 	andeq	r0, r2, #0	; 0x0
    79e8:	00015207 	andeq	r5, r1, r7, lsl #4
    79ec:	05040300 	streq	r0, [r4, #-768]
    79f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    79f4:	1d050802 	stcne	8, cr0, [r5, #-8]
    79f8:	02000030 	andeq	r0, r0, #48	; 0x30
    79fc:	30970708 	addscc	r0, r7, r8, lsl #14
    7a00:	f9040000 	undefined instruction 0xf9040000
    7a04:	02000032 	andeq	r0, r0, #50	; 0x32
    7a08:	00004807 	andeq	r4, r0, r7, lsl #16
    7a0c:	05040200 	streq	r0, [r4, #-512]
    7a10:	00003022 	andeq	r3, r0, r2, lsr #32
    7a14:	0033a804 	eorseq	sl, r3, r4, lsl #16
    7a18:	682c0300 	stmdavs	ip!, {r8, r9}
    7a1c:	05000000 	streq	r0, [r0]
    7a20:	000032a1 	andeq	r3, r0, r1, lsr #5
    7a24:	25016304 	strcs	r6, [r1, #-772]
    7a28:	06000000 	streq	r0, [r0], -r0
    7a2c:	a5470304 	strbge	r0, [r7, #-772]
    7a30:	07000000 	streq	r0, [r0, -r0]
    7a34:	0000329b 	muleq	r0, fp, r2
    7a38:	007a4803 	rsbseq	r4, sl, r3, lsl #16
    7a3c:	4d070000 	stcmi	0, cr0, [r7]
    7a40:	03000032 	movweq	r0, #50	; 0x32
    7a44:	0000a549 	andeq	sl, r0, r9, asr #10
    7a48:	33080000 	movwcc	r0, #32768	; 0x8000
    7a4c:	b5000000 	strlt	r0, [r0]
    7a50:	09000000 	stmdbeq	r0, {}
    7a54:	000000b5 	strheq	r0, [r0], -r5
    7a58:	040a0003 	streq	r0, [sl], #-3
    7a5c:	03080b07 	movweq	r0, #35591	; 0x8b07
    7a60:	0000dd44 	andeq	sp, r0, r4, asr #26
    7a64:	33920c00 	orrscc	r0, r2, #0	; 0x0
    7a68:	45030000 	strmi	r0, [r3]
    7a6c:	00000048 	andeq	r0, r0, r8, asr #32
    7a70:	0c002302 	stceq	3, cr2, [r0], {2}
    7a74:	0000339a 	muleq	r0, sl, r3
    7a78:	00864a03 	addeq	r4, r6, r3, lsl #20
    7a7c:	23020000 	movwcs	r0, #8192	; 0x2000
    7a80:	2e040004 	cdpcs	0, 0, cr0, cr4, cr4, {0}
    7a84:	03000033 	movweq	r0, #51	; 0x33
    7a88:	0000b84b 	andeq	fp, r0, fp, asr #16
    7a8c:	321f0400 	andscc	r0, pc, #0	; 0x0
    7a90:	4f030000 	svcmi	0x00030000
    7a94:	0000005d 	andeq	r0, r0, sp, asr r0
    7a98:	db04040d 	blle	108ad4 <__Stack_Size+0x1086d4>
    7a9c:	05000033 	streq	r0, [r0, #-51]
    7aa0:	00010015 	andeq	r0, r1, r5, lsl r0
    7aa4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    7aa8:	0000309c 	muleq	r0, ip, r0
    7aac:	0032300e 	eorseq	r3, r2, lr
    7ab0:	2d051800 	stccs	8, cr1, [r5]
    7ab4:	00000166 	andeq	r0, r0, r6, ror #2
    7ab8:	0033460c 	eorseq	r4, r3, ip, lsl #12
    7abc:	662e0500 	strtvs	r0, [lr], -r0, lsl #10
    7ac0:	02000001 	andeq	r0, r0, #1	; 0x1
    7ac4:	5f0f0023 	svcpl	0x000f0023
    7ac8:	2f05006b 	svccs	0x0005006b
    7acc:	00000048 	andeq	r0, r0, r8, asr #32
    7ad0:	0c042302 	stceq	3, cr2, [r4], {2}
    7ad4:	0000337d 	andeq	r3, r0, sp, ror r3
    7ad8:	00482f05 	subeq	r2, r8, r5, lsl #30
    7adc:	23020000 	movwcs	r0, #8192	; 0x2000
    7ae0:	32190c08 	andscc	r0, r9, #2048	; 0x800
    7ae4:	2f050000 	svccs	0x00050000
    7ae8:	00000048 	andeq	r0, r0, r8, asr #32
    7aec:	0c0c2302 	stceq	3, cr2, [ip], {2}
    7af0:	00003427 	andeq	r3, r0, r7, lsr #8
    7af4:	00482f05 	subeq	r2, r8, r5, lsl #30
    7af8:	23020000 	movwcs	r0, #8192	; 0x2000
    7afc:	785f0f10 	ldmdavc	pc, {r4, r8, r9, sl, fp}^
    7b00:	6c300500 	cfldr32vs	mvfx0, [r0]
    7b04:	02000001 	andeq	r0, r0, #1	; 0x1
    7b08:	10001423 	andne	r1, r0, r3, lsr #8
    7b0c:	00010704 	andeq	r0, r1, r4, lsl #14
    7b10:	00f50800 	rscseq	r0, r5, r0, lsl #16
    7b14:	017c0000 	cmneq	ip, r0
    7b18:	b5090000 	strlt	r0, [r9]
    7b1c:	00000000 	andeq	r0, r0, r0
    7b20:	32480e00 	subcc	r0, r8, #0	; 0x0
    7b24:	05240000 	streq	r0, [r4]!
    7b28:	00020735 	andeq	r0, r2, r5, lsr r7
    7b2c:	317c0c00 	cmncc	ip, r0, lsl #24
    7b30:	36050000 	strcc	r0, [r5], -r0
    7b34:	00000048 	andeq	r0, r0, r8, asr #32
    7b38:	0c002302 	stceq	3, cr2, [r0], {2}
    7b3c:	000033b7 	strheq	r3, [r0], -r7
    7b40:	00483705 	subeq	r3, r8, r5, lsl #14
    7b44:	23020000 	movwcs	r0, #8192	; 0x2000
    7b48:	31910c04 	orrscc	r0, r1, r4, lsl #24
    7b4c:	38050000 	stmdacc	r5, {}
    7b50:	00000048 	andeq	r0, r0, r8, asr #32
    7b54:	0c082302 	stceq	3, cr2, [r8], {2}
    7b58:	000034a0 	andeq	r3, r0, r0, lsr #9
    7b5c:	00483905 	subeq	r3, r8, r5, lsl #18
    7b60:	23020000 	movwcs	r0, #8192	; 0x2000
    7b64:	32cc0c0c 	sbccc	r0, ip, #3072	; 0xc00
    7b68:	3a050000 	bcc	147b70 <__Stack_Size+0x147770>
    7b6c:	00000048 	andeq	r0, r0, r8, asr #32
    7b70:	0c102302 	ldceq	3, cr2, [r0], {2}
    7b74:	000032bb 	strheq	r3, [r0], -fp
    7b78:	00483b05 	subeq	r3, r8, r5, lsl #22
    7b7c:	23020000 	movwcs	r0, #8192	; 0x2000
    7b80:	342c0c14 	strtcc	r0, [ip], #-3092
    7b84:	3c050000 	stccc	0, cr0, [r5], {0}
    7b88:	00000048 	andeq	r0, r0, r8, asr #32
    7b8c:	0c182302 	ldceq	3, cr2, [r8], {2}
    7b90:	00003310 	andeq	r3, r0, r0, lsl r3
    7b94:	00483d05 	subeq	r3, r8, r5, lsl #26
    7b98:	23020000 	movwcs	r0, #8192	; 0x2000
    7b9c:	34670c1c 	strbtcc	r0, [r7], #-3100
    7ba0:	3e050000 	cdpcc	0, 0, cr0, cr5, cr0, {0}
    7ba4:	00000048 	andeq	r0, r0, r8, asr #32
    7ba8:	00202302 	eoreq	r2, r0, r2, lsl #6
    7bac:	0031a011 	eorseq	sl, r1, r1, lsl r0
    7bb0:	05010800 	streq	r0, [r1, #-2048]
    7bb4:	00025047 	andeq	r5, r2, r7, asr #32
    7bb8:	320c0c00 	andcc	r0, ip, #0	; 0x0
    7bbc:	48050000 	stmdami	r5, {}
    7bc0:	00000250 	andeq	r0, r0, r0, asr r2
    7bc4:	0c002302 	stceq	3, cr2, [r0], {2}
    7bc8:	000030de 	ldrdeq	r3, [r0], -lr
    7bcc:	02504905 	subseq	r4, r0, #81920	; 0x14000
    7bd0:	23030000 	movwcs	r0, #12288	; 0x3000
    7bd4:	cd0c0180 	stfgts	f0, [ip, #-512]
    7bd8:	05000033 	streq	r0, [r0, #-51]
    7bdc:	0000f54b 	andeq	pc, r0, fp, asr #10
    7be0:	80230300 	eorhi	r0, r3, r0, lsl #6
    7be4:	31c50c02 	biccc	r0, r5, r2, lsl #24
    7be8:	4e050000 	cdpmi	0, 0, cr0, cr5, cr0, {0}
    7bec:	000000f5 	strdeq	r0, [r0], -r5
    7bf0:	02842303 	addeq	r2, r4, #201326592	; 0xc000000
    7bf4:	00f30800 	rscseq	r0, r3, r0, lsl #16
    7bf8:	02600000 	rsbeq	r0, r0, #0	; 0x0
    7bfc:	b5090000 	strlt	r0, [r9]
    7c00:	1f000000 	svcne	0x00000000
    7c04:	30d61100 	sbcscc	r1, r6, r0, lsl #2
    7c08:	01900000 	orrseq	r0, r0, r0
    7c0c:	02a75905 	adceq	r5, r7, #81920	; 0x14000
    7c10:	460c0000 	strmi	r0, [ip], -r0
    7c14:	05000033 	streq	r0, [r0, #-51]
    7c18:	0002a75a 	andeq	sl, r2, sl, asr r7
    7c1c:	00230200 	eoreq	r0, r3, r0, lsl #4
    7c20:	00335e0c 	eorseq	r5, r3, ip, lsl #28
    7c24:	485b0500 	ldmdami	fp, {r8, sl}^
    7c28:	02000000 	andeq	r0, r0, #0	; 0x0
    7c2c:	140c0423 	strne	r0, [ip], #-1059
    7c30:	05000032 	streq	r0, [r0, #-50]
    7c34:	0002ad5d 	andeq	sl, r2, sp, asr sp
    7c38:	08230200 	stmdaeq	r3!, {r9}
    7c3c:	0031a00c 	eorseq	sl, r1, ip
    7c40:	075e0500 	ldrbeq	r0, [lr, -r0, lsl #10]
    7c44:	03000002 	movweq	r0, #2	; 0x2
    7c48:	00018823 	andeq	r8, r1, r3, lsr #16
    7c4c:	02600410 	rsbeq	r0, r0, #268435456	; 0x10000000
    7c50:	bf080000 	svclt	0x00080000
    7c54:	bd000002 	stclt	0, cr0, [r0, #-8]
    7c58:	09000002 	stmdbeq	r0, {r1}
    7c5c:	000000b5 	strheq	r0, [r0], -r5
    7c60:	0112001f 	tsteq	r2, pc, lsl r0
    7c64:	02bd0410 	adcseq	r0, sp, #268435456	; 0x10000000
    7c68:	1a0e0000 	bne	387c70 <__Stack_Size+0x387870>
    7c6c:	08000033 	stmdaeq	r0, {r0, r1, r4, r5}
    7c70:	02ee6905 	rsceq	r6, lr, #81920	; 0x14000
    7c74:	8b0c0000 	blhi	307c7c <__Stack_Size+0x30787c>
    7c78:	05000031 	streq	r0, [r0, #-49]
    7c7c:	0002ee6a 	andeq	lr, r2, sl, ror #28
    7c80:	00230200 	eoreq	r0, r3, r0, lsl #4
    7c84:	00311d0c 	eorseq	r1, r1, ip, lsl #26
    7c88:	486b0500 	stmdami	fp!, {r8, sl}^
    7c8c:	02000000 	andeq	r0, r0, #0	; 0x0
    7c90:	10000423 	andne	r0, r0, r3, lsr #8
    7c94:	00003304 	andeq	r3, r0, r4, lsl #6
    7c98:	33390e00 	teqcc	r9, #0	; 0x0
    7c9c:	055c0000 	ldrbeq	r0, [ip]
    7ca0:	000432a9 	andeq	r3, r4, r9, lsr #5
    7ca4:	705f0f00 	subsvc	r0, pc, r0, lsl #30
    7ca8:	eeaa0500 	cdp	5, 10, cr0, cr10, cr0, {0}
    7cac:	02000002 	andeq	r0, r0, #2	; 0x2
    7cb0:	5f0f0023 	svcpl	0x000f0023
    7cb4:	ab050072 	blge	147e84 <__Stack_Size+0x147a84>
    7cb8:	00000048 	andeq	r0, r0, r8, asr #32
    7cbc:	0f042302 	svceq	0x00042302
    7cc0:	0500775f 	streq	r7, [r0, #-1887]
    7cc4:	000048ac 	andeq	r4, r0, ip, lsr #17
    7cc8:	08230200 	stmdaeq	r3!, {r9}
    7ccc:	0031be0c 	eorseq	fp, r1, ip, lsl #28
    7cd0:	3aad0500 	bcc	feb490d8 <SCS_BASE+0x1eb3b0d8>
    7cd4:	02000000 	andeq	r0, r0, #0	; 0x0
    7cd8:	640c0c23 	strvs	r0, [ip], #-3107
    7cdc:	05000032 	streq	r0, [r0, #-50]
    7ce0:	00003aae 	andeq	r3, r0, lr, lsr #21
    7ce4:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    7ce8:	66625f0f 	strbtvs	r5, [r2], -pc, lsl #30
    7cec:	c5af0500 	strgt	r0, [pc, #1280]!	; 81f4 <__Stack_Size+0x7df4>
    7cf0:	02000002 	andeq	r0, r0, #2	; 0x2
    7cf4:	560c1023 	strpl	r1, [ip], -r3, lsr #32
    7cf8:	05000031 	streq	r0, [r0, #-49]
    7cfc:	000048b0 	strheq	r4, [r0], -r0
    7d00:	18230200 	stmdane	r3!, {r9}
    7d04:	0031ae0c 	eorseq	sl, r1, ip, lsl #28
    7d08:	f3b70500 	vabal.u<illegal width 64>	q0, d7, d0
    7d0c:	02000000 	andeq	r0, r0, #0	; 0x0
    7d10:	380c1c23 	stmdacc	ip, {r0, r1, r5, sl, fp, ip}
    7d14:	05000032 	streq	r0, [r0, #-50]
    7d18:	0005c1b9 	strheq	ip, [r5], -r9
    7d1c:	20230200 	eorcs	r0, r3, r0, lsl #4
    7d20:	0032b40c 	eorseq	fp, r2, ip, lsl #8
    7d24:	f1bb0500 	undefined instruction 0xf1bb0500
    7d28:	02000005 	andeq	r0, r0, #5	; 0x5
    7d2c:	a20c2423 	andge	r2, ip, #587202560	; 0x23000000
    7d30:	05000033 	streq	r0, [r0, #-51]
    7d34:	000616bd 	strheq	r1, [r6], -sp
    7d38:	28230200 	stmdacs	r3!, {r9}
    7d3c:	0034810c 	eorseq	r8, r4, ip, lsl #2
    7d40:	31be0500 	undefined instruction 0x31be0500
    7d44:	02000006 	andeq	r0, r0, #6	; 0x6
    7d48:	5f0f2c23 	svcpl	0x000f2c23
    7d4c:	05006275 	streq	r6, [r0, #-629]
    7d50:	0002c5c1 	andeq	ip, r2, r1, asr #11
    7d54:	30230200 	eorcc	r0, r3, r0, lsl #4
    7d58:	70755f0f 	rsbsvc	r5, r5, pc, lsl #30
    7d5c:	eec20500 	cdp	5, 12, cr0, cr2, cr0, {0}
    7d60:	02000002 	andeq	r0, r0, #2	; 0x2
    7d64:	5f0f3823 	svcpl	0x000f3823
    7d68:	05007275 	streq	r7, [r0, #-629]
    7d6c:	000048c3 	andeq	r4, r0, r3, asr #17
    7d70:	3c230200 	sfmcc	f0, 4, [r3]
    7d74:	0031850c 	eorseq	r8, r1, ip, lsl #10
    7d78:	37c60500 	strbcc	r0, [r6, r0, lsl #10]
    7d7c:	02000006 	andeq	r0, r0, #6	; 0x6
    7d80:	590c4023 	stmdbpl	ip, {r0, r1, r5, lr}
    7d84:	05000034 	streq	r0, [r0, #-52]
    7d88:	000647c7 	andeq	r4, r6, r7, asr #15
    7d8c:	43230200 	teqmi	r3, #0	; 0x0
    7d90:	626c5f0f 	rsbvs	r5, ip, #60	; 0x3c
    7d94:	c5ca0500 	strbgt	r0, [sl, #1280]
    7d98:	02000002 	andeq	r0, r0, #2	; 0x2
    7d9c:	d40c4423 	strle	r4, [ip], #-1059
    7da0:	05000031 	streq	r0, [r0, #-49]
    7da4:	000048cd 	andeq	r4, r0, sp, asr #17
    7da8:	4c230200 	sfmmi	f0, 4, [r3]
    7dac:	0031e50c 	eorseq	lr, r1, ip, lsl #10
    7db0:	48ce0500 	stmiami	lr, {r8, sl}^
    7db4:	02000000 	andeq	r0, r0, #0	; 0x0
    7db8:	b00c5023 	andlt	r5, ip, r3, lsr #32
    7dbc:	05000034 	streq	r0, [r0, #-52]
    7dc0:	000451d1 	ldrdeq	r5, [r4], -r1
    7dc4:	54230200 	strtpl	r0, [r3], #-512
    7dc8:	0032a80c 	eorseq	sl, r2, ip, lsl #16
    7dcc:	e8d50500 	ldm	r5, {r8, sl}^
    7dd0:	02000000 	andeq	r0, r0, #0	; 0x0
    7dd4:	13005823 	movwne	r5, #2083	; 0x823
    7dd8:	00004801 	andeq	r4, r0, r1, lsl #16
    7ddc:	00045100 	andeq	r5, r4, r0, lsl #2
    7de0:	04511400 	ldrbeq	r1, [r1], #-1024
    7de4:	f3140000 	vhadd.u16	d0, d4, d0
    7de8:	14000000 	strne	r0, [r0]
    7dec:	000005b4 	strheq	r0, [r0], -r4
    7df0:	00004814 	andeq	r4, r0, r4, lsl r8
    7df4:	04100000 	ldreq	r0, [r0]
    7df8:	00000457 	andeq	r0, r0, r7, asr r4
    7dfc:	00338511 	eorseq	r8, r3, r1, lsl r5
    7e00:	05040000 	streq	r0, [r4]
    7e04:	0005b425 	andeq	fp, r5, r5, lsr #8
    7e08:	33b01500 	movscc	r1, #0	; 0x0
    7e0c:	41050000 	tstmi	r5, r0
    7e10:	00004802 	andeq	r4, r0, r2, lsl #16
    7e14:	00230200 	eoreq	r0, r3, r0, lsl #4
    7e18:	0031cd15 	eorseq	ip, r1, r5, lsl sp
    7e1c:	02460500 	subeq	r0, r6, #0	; 0x0
    7e20:	000006a4 	andeq	r0, r0, r4, lsr #13
    7e24:	15042302 	strne	r2, [r4, #-770]
    7e28:	00003254 	andeq	r3, r0, r4, asr r2
    7e2c:	a4024605 	strge	r4, [r2], #-1541
    7e30:	02000006 	andeq	r0, r0, #6	; 0x6
    7e34:	28150823 	ldmdacs	r5, {r0, r1, r5, fp}
    7e38:	05000032 	streq	r0, [r0, #-50]
    7e3c:	06a40246 	strteq	r0, [r4], r6, asr #4
    7e40:	23020000 	movwcs	r0, #8192	; 0x2000
    7e44:	3359150c 	cmpcc	r9, #50331648	; 0x3000000
    7e48:	48050000 	stmdami	r5, {}
    7e4c:	00004802 	andeq	r4, r0, r2, lsl #16
    7e50:	10230200 	eorne	r0, r3, r0, lsl #4
    7e54:	00312b15 	eorseq	r2, r1, r5, lsl fp
    7e58:	02490500 	subeq	r0, r9, #0	; 0x0
    7e5c:	000008af 	andeq	r0, r0, pc, lsr #17
    7e60:	15142302 	ldrne	r2, [r4, #-770]
    7e64:	00003403 	andeq	r3, r0, r3, lsl #8
    7e68:	48024b05 	stmdami	r2, {r0, r2, r8, r9, fp, lr}
    7e6c:	02000000 	andeq	r0, r0, #0	; 0x0
    7e70:	63153023 	tstvs	r5, #35	; 0x23
    7e74:	05000033 	streq	r0, [r0, #-51]
    7e78:	05e6024c 	strbeq	r0, [r6, #588]!
    7e7c:	23020000 	movwcs	r0, #8192	; 0x2000
    7e80:	32d51534 	sbcscc	r1, r5, #218103808	; 0xd000000
    7e84:	4e050000 	cdpmi	0, 0, cr0, cr5, cr0, {0}
    7e88:	00004802 	andeq	r4, r0, r2, lsl #16
    7e8c:	38230200 	stmdacc	r3!, {r9}
    7e90:	00337315 	eorseq	r7, r3, r5, lsl r3
    7e94:	02500500 	subseq	r0, r0, #0	; 0x0
    7e98:	000008cb 	andeq	r0, r0, fp, asr #17
    7e9c:	153c2302 	ldrne	r2, [ip, #-770]!
    7ea0:	00003293 	muleq	r0, r3, r2
    7ea4:	66025305 	strvs	r5, [r2], -r5, lsl #6
    7ea8:	02000001 	andeq	r0, r0, #1	; 0x1
    7eac:	3e154023 	cdpcc	0, 1, cr4, cr5, cr3, {1}
    7eb0:	05000032 	streq	r0, [r0, #-50]
    7eb4:	00480254 	subeq	r0, r8, r4, asr r2
    7eb8:	23020000 	movwcs	r0, #8192	; 0x2000
    7ebc:	349b1544 	ldrcc	r1, [fp], #1348
    7ec0:	55050000 	strpl	r0, [r5]
    7ec4:	00016602 	andeq	r6, r1, r2, lsl #12
    7ec8:	48230200 	stmdami	r3!, {r9}
    7ecc:	0032ef15 	eorseq	lr, r2, r5, lsl pc
    7ed0:	02560500 	subseq	r0, r6, #0	; 0x0
    7ed4:	000008d1 	ldrdeq	r0, [r0], -r1
    7ed8:	154c2302 	strbne	r2, [ip, #-770]
    7edc:	0000325c 	andeq	r3, r0, ip, asr r2
    7ee0:	48025905 	stmdami	r2, {r0, r2, r8, fp, ip, lr}
    7ee4:	02000000 	andeq	r0, r0, #0	; 0x0
    7ee8:	dd155023 	ldcle	0, cr5, [r5, #-140]
    7eec:	05000031 	streq	r0, [r0, #-49]
    7ef0:	05b4025a 	ldreq	r0, [r4, #602]!
    7ef4:	23020000 	movwcs	r0, #8192	; 0x2000
    7ef8:	330b1554 	movwcc	r1, #46420	; 0xb554
    7efc:	7c050000 	stcvc	0, cr0, [r5], {0}
    7f00:	00088d02 	andeq	r8, r8, r2, lsl #26
    7f04:	58230200 	stmdapl	r3!, {r9}
    7f08:	0030d615 	eorseq	sp, r0, r5, lsl r6
    7f0c:	027f0500 	rsbseq	r0, pc, #0	; 0x0
    7f10:	000002a7 	andeq	r0, r0, r7, lsr #5
    7f14:	02c82303 	sbceq	r2, r8, #201326592	; 0xc000000
    7f18:	00327115 	eorseq	r7, r2, r5, lsl r1
    7f1c:	02800500 	addeq	r0, r0, #0	; 0x0
    7f20:	00000260 	andeq	r0, r0, r0, ror #4
    7f24:	02cc2303 	sbceq	r2, ip, #201326592	; 0xc000000
    7f28:	00344f15 	eorseq	r4, r4, r5, lsl pc
    7f2c:	02830500 	addeq	r0, r3, #0	; 0x0
    7f30:	000008e3 	andeq	r0, r0, r3, ror #17
    7f34:	05dc2303 	ldrbeq	r2, [ip, #771]
    7f38:	0031b615 	eorseq	fp, r1, r5, lsl r6
    7f3c:	02880500 	addeq	r0, r8, #0	; 0x0
    7f40:	00000663 	andeq	r0, r0, r3, ror #12
    7f44:	05e02303 	strbeq	r2, [r0, #771]!
    7f48:	00319b15 	eorseq	r9, r1, r5, lsl fp
    7f4c:	02890500 	addeq	r0, r9, #0	; 0x0
    7f50:	000008ef 	andeq	r0, r0, pc, ror #17
    7f54:	05ec2303 	strbeq	r2, [ip, #771]!
    7f58:	ba041000 	blt	10bf60 <__Stack_Size+0x10bb60>
    7f5c:	02000005 	andeq	r0, r0, #5	; 0x5
    7f60:	00de0801 	sbcseq	r0, lr, r1, lsl #16
    7f64:	04100000 	ldreq	r0, [r0]
    7f68:	00000432 	andeq	r0, r0, r2, lsr r4
    7f6c:	00480113 	subeq	r0, r8, r3, lsl r1
    7f70:	05e60000 	strbeq	r0, [r6]!
    7f74:	51140000 	tstpl	r4, r0
    7f78:	14000004 	strne	r0, [r0], #-4
    7f7c:	000000f3 	strdeq	r0, [r0], -r3
    7f80:	0005e614 	andeq	lr, r5, r4, lsl r6
    7f84:	00481400 	subeq	r1, r8, r0, lsl #8
    7f88:	10000000 	andne	r0, r0, r0
    7f8c:	0005ec04 	andeq	lr, r5, r4, lsl #24
    7f90:	05ba1600 	ldreq	r1, [sl, #1536]!
    7f94:	04100000 	ldreq	r0, [r0]
    7f98:	000005c7 	andeq	r0, r0, r7, asr #11
    7f9c:	006f0113 	rsbeq	r0, pc, r3, lsl r1
    7fa0:	06160000 	ldreq	r0, [r6], -r0
    7fa4:	51140000 	tstpl	r4, r0
    7fa8:	14000004 	strne	r0, [r0], #-4
    7fac:	000000f3 	strdeq	r0, [r0], -r3
    7fb0:	00006f14 	andeq	r6, r0, r4, lsl pc
    7fb4:	00481400 	subeq	r1, r8, r0, lsl #8
    7fb8:	10000000 	andne	r0, r0, r0
    7fbc:	0005f704 	andeq	pc, r5, r4, lsl #14
    7fc0:	48011300 	stmdami	r1, {r8, r9, ip}
    7fc4:	31000000 	tstcc	r0, r0
    7fc8:	14000006 	strne	r0, [r0], #-6
    7fcc:	00000451 	andeq	r0, r0, r1, asr r4
    7fd0:	0000f314 	andeq	pc, r0, r4, lsl r3
    7fd4:	04100000 	ldreq	r0, [r0]
    7fd8:	0000061c 	andeq	r0, r0, ip, lsl r6
    7fdc:	00003308 	andeq	r3, r0, r8, lsl #6
    7fe0:	00064700 	andeq	r4, r6, r0, lsl #14
    7fe4:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7fe8:	00020000 	andeq	r0, r2, r0
    7fec:	00003308 	andeq	r3, r0, r8, lsl #6
    7ff0:	00065700 	andeq	r5, r6, r0, lsl #14
    7ff4:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7ff8:	00000000 	andeq	r0, r0, r0
    7ffc:	00332705 	eorseq	r2, r3, r5, lsl #14
    8000:	010e0500 	tsteq	lr, r0, lsl #10
    8004:	000002f4 	strdeq	r0, [r0], -r4
    8008:	00343617 	eorseq	r3, r4, r7, lsl r6
    800c:	13050c00 	movwne	r0, #23552	; 0x5c00
    8010:	00069e01 	andeq	r9, r6, r1, lsl #28
    8014:	33461500 	movtcc	r1, #25856	; 0x6500
    8018:	14050000 	strne	r0, [r5]
    801c:	00069e01 	andeq	r9, r6, r1, lsl #28
    8020:	00230200 	eoreq	r0, r3, r0, lsl #4
    8024:	00326a15 	eorseq	r6, r2, r5, lsl sl
    8028:	01150500 	tsteq	r5, r0, lsl #10
    802c:	00000048 	andeq	r0, r0, r8, asr #32
    8030:	15042302 	strne	r2, [r4, #-770]
    8034:	00003321 	andeq	r3, r0, r1, lsr #6
    8038:	a4011605 	strge	r1, [r1], #-1541
    803c:	02000006 	andeq	r0, r0, #6	; 0x6
    8040:	10000823 	andne	r0, r0, r3, lsr #16
    8044:	00066304 	andeq	r6, r6, r4, lsl #6
    8048:	57041000 	strpl	r1, [r4, -r0]
    804c:	17000006 	strne	r0, [r0, -r6]
    8050:	00003123 	andeq	r3, r0, r3, lsr #2
    8054:	012e050e 	teqeq	lr, lr, lsl #10
    8058:	000006e5 	andeq	r0, r0, r5, ror #13
    805c:	00338c15 	eorseq	r8, r3, r5, lsl ip
    8060:	012f0500 	teqeq	pc, r0, lsl #10
    8064:	000006e5 	andeq	r0, r0, r5, ror #13
    8068:	15002302 	strne	r2, [r0, #-770]
    806c:	000032ae 	andeq	r3, r0, lr, lsr #5
    8070:	e5013005 	str	r3, [r1, #-5]
    8074:	02000006 	andeq	r0, r0, #6	; 0x6
    8078:	d6150623 	ldrle	r0, [r5], -r3, lsr #12
    807c:	05000033 	streq	r0, [r0, #-51]
    8080:	00410131 	subeq	r0, r1, r1, lsr r1
    8084:	23020000 	movwcs	r0, #8192	; 0x2000
    8088:	4108000c 	tstmi	r8, ip
    808c:	f5000000 	undefined instruction 0xf5000000
    8090:	09000006 	stmdbeq	r0, {r1, r2}
    8094:	000000b5 	strheq	r0, [r0], -r5
    8098:	d0180002 	andsle	r0, r8, r2
    809c:	15025f05 	strne	r5, [r2, #-3845]
    80a0:	15000008 	strne	r0, [r0, #-8]
    80a4:	0000341a 	andeq	r3, r0, sl, lsl r4
    80a8:	25026005 	strcs	r6, [r2, #-5]
    80ac:	02000000 	andeq	r0, r0, #0	; 0x0
    80b0:	c0150023 	andsgt	r0, r5, r3, lsr #32
    80b4:	05000033 	streq	r0, [r0, #-51]
    80b8:	05b40261 	ldreq	r0, [r4, #609]!
    80bc:	23020000 	movwcs	r0, #8192	; 0x2000
    80c0:	32861504 	addcc	r1, r6, #16777216	; 0x1000000
    80c4:	62050000 	andvs	r0, r5, #0	; 0x0
    80c8:	00081502 	andeq	r1, r8, r2, lsl #10
    80cc:	08230200 	stmdaeq	r3!, {r9}
    80d0:	00347215 	eorseq	r7, r4, r5, lsl r2
    80d4:	02630500 	rsbeq	r0, r3, #0	; 0x0
    80d8:	0000017c 	andeq	r0, r0, ip, ror r1
    80dc:	15242302 	strne	r2, [r4, #-770]!
    80e0:	000032e0 	andeq	r3, r0, r0, ror #5
    80e4:	48026405 	stmdami	r2, {r0, r2, sl, sp, lr}
    80e8:	02000000 	andeq	r0, r0, #0	; 0x0
    80ec:	41154823 	tstmi	r5, r3, lsr #16
    80f0:	05000033 	streq	r0, [r0, #-51]
    80f4:	00560265 	subseq	r0, r6, r5, ror #4
    80f8:	23020000 	movwcs	r0, #8192	; 0x2000
    80fc:	34881550 	strcc	r1, [r8], #1360
    8100:	66050000 	strvs	r0, [r5], -r0
    8104:	0006aa02 	andeq	sl, r6, r2, lsl #20
    8108:	58230200 	stmdapl	r3!, {r9}
    810c:	00334c15 	eorseq	r4, r3, r5, lsl ip
    8110:	02670500 	rsbeq	r0, r7, #0	; 0x0
    8114:	000000dd 	ldrdeq	r0, [r0], -sp
    8118:	15682302 	strbne	r2, [r8, #-770]!
    811c:	0000348d 	andeq	r3, r0, sp, lsl #9
    8120:	dd026805 	stcle	8, cr6, [r2, #-20]
    8124:	02000000 	andeq	r0, r0, #0	; 0x0
    8128:	6e157023 	cdpvs	0, 1, cr7, cr5, cr3, {1}
    812c:	05000031 	streq	r0, [r0, #-49]
    8130:	00dd0269 	sbcseq	r0, sp, r9, ror #4
    8134:	23020000 	movwcs	r0, #8192	; 0x2000
    8138:	34451578 	strbcc	r1, [r5], #-1400
    813c:	6a050000 	bvs	148144 <__Stack_Size+0x147d44>
    8140:	00082502 	andeq	r2, r8, r2, lsl #10
    8144:	80230300 	eorhi	r0, r3, r0, lsl #6
    8148:	327a1501 	rsbscc	r1, sl, #4194304	; 0x400000
    814c:	6b050000 	blvs	148154 <__Stack_Size+0x147d54>
    8150:	00083502 	andeq	r3, r8, r2, lsl #10
    8154:	88230300 	stmdahi	r3!, {r8, r9}
    8158:	33e31501 	mvncc	r1, #4194304	; 0x400000
    815c:	6c050000 	stcvs	0, cr0, [r5], {0}
    8160:	00004802 	andeq	r4, r0, r2, lsl #16
    8164:	a0230300 	eorge	r0, r3, r0, lsl #6
    8168:	31fe1501 	mvnscc	r1, r1, lsl #10
    816c:	6d050000 	stcvs	0, cr0, [r5]
    8170:	0000dd02 	andeq	sp, r0, r2, lsl #26
    8174:	a4230300 	strtge	r0, [r3], #-768
    8178:	315f1501 	cmpcc	pc, r1, lsl #10
    817c:	6e050000 	cdpvs	0, 0, cr0, cr5, cr0, {0}
    8180:	0000dd02 	andeq	sp, r0, r2, lsl #26
    8184:	ac230300 	stcge	3, cr0, [r3]
    8188:	31ed1501 	mvncc	r1, r1, lsl #10
    818c:	6f050000 	svcvs	0x00050000
    8190:	0000dd02 	andeq	sp, r0, r2, lsl #26
    8194:	b4230300 	strtlt	r0, [r3], #-768
    8198:	31361501 	teqcc	r6, r1, lsl #10
    819c:	70050000 	andvc	r0, r5, r0
    81a0:	0000dd02 	andeq	sp, r0, r2, lsl #26
    81a4:	bc230300 	stclt	3, cr0, [r3]
    81a8:	31451501 	cmpcc	r5, r1, lsl #10
    81ac:	71050000 	tstvc	r5, r0
    81b0:	0000dd02 	andeq	sp, r0, r2, lsl #26
    81b4:	c4230300 	strtgt	r0, [r3], #-768
    81b8:	ba080001 	blt	2081c4 <__Stack_Size+0x207dc4>
    81bc:	25000005 	strcs	r0, [r0, #-5]
    81c0:	09000008 	stmdbeq	r0, {r3}
    81c4:	000000b5 	strheq	r0, [r0], -r5
    81c8:	ba080019 	blt	208234 <__Stack_Size+0x207e34>
    81cc:	35000005 	strcc	r0, [r0, #-5]
    81d0:	09000008 	stmdbeq	r0, {r3}
    81d4:	000000b5 	strheq	r0, [r0], -r5
    81d8:	ba080007 	blt	2081fc <__Stack_Size+0x207dfc>
    81dc:	45000005 	strmi	r0, [r0, #-5]
    81e0:	09000008 	stmdbeq	r0, {r3}
    81e4:	000000b5 	strheq	r0, [r0], -r5
    81e8:	f0180017 	undefined instruction 0xf0180017
    81ec:	6d027705 	stcvs	7, cr7, [r2, #-20]
    81f0:	15000008 	strne	r0, [r0, #-8]
    81f4:	000032c5 	andeq	r3, r0, r5, asr #5
    81f8:	6d027905 	stcvs	9, cr7, [r2, #-20]
    81fc:	02000008 	andeq	r0, r0, #8	; 0x8
    8200:	3c150023 	ldccc	0, cr0, [r5], {35}
    8204:	05000034 	streq	r0, [r0, #-52]
    8208:	087d027a 	ldmdaeq	sp!, {r1, r3, r4, r5, r6, r9}^
    820c:	23020000 	movwcs	r0, #8192	; 0x2000
    8210:	ee080078 	mcr	0, 0, r0, cr8, cr8, {3}
    8214:	7d000002 	stcvc	0, cr0, [r0, #-8]
    8218:	09000008 	stmdbeq	r0, {r3}
    821c:	000000b5 	strheq	r0, [r0], -r5
    8220:	2508001d 	strcs	r0, [r8, #-29]
    8224:	8d000000 	stchi	0, cr0, [r0]
    8228:	09000008 	stmdbeq	r0, {r3}
    822c:	000000b5 	strheq	r0, [r0], -r5
    8230:	f019001d 	undefined instruction 0xf019001d
    8234:	af025d05 	svcge	0x00025d05
    8238:	1a000008 	bne	8260 <__Stack_Size+0x7e60>
    823c:	00003385 	andeq	r3, r0, r5, lsl #7
    8240:	f5027205 	undefined instruction 0xf5027205
    8244:	1a000006 	bne	8264 <__Stack_Size+0x7e64>
    8248:	0000345f 	andeq	r3, r0, pc, asr r4
    824c:	45027b05 	strmi	r7, [r2, #-2821]
    8250:	00000008 	andeq	r0, r0, r8
    8254:	0005ba08 	andeq	fp, r5, r8, lsl #20
    8258:	0008bf00 	andeq	fp, r8, r0, lsl #30
    825c:	00b50900 	adcseq	r0, r5, r0, lsl #18
    8260:	00180000 	andseq	r0, r8, r0
    8264:	08cb011b 	stmiaeq	fp, {r0, r1, r3, r4, r8}^
    8268:	51140000 	tstpl	r4, r0
    826c:	00000004 	andeq	r0, r0, r4
    8270:	08bf0410 	ldmeq	pc!, {r4, sl}
    8274:	04100000 	ldreq	r0, [r0]
    8278:	00000166 	andeq	r0, r0, r6, ror #2
    827c:	08e3011b 	stmiaeq	r3!, {r0, r1, r3, r4, r8}^
    8280:	48140000 	ldmdami	r4, {}
    8284:	00000000 	andeq	r0, r0, r0
    8288:	08e90410 	stmiaeq	r9!, {r4, sl}^
    828c:	04100000 	ldreq	r0, [r0]
    8290:	000008d7 	ldrdeq	r0, [r0], -r7
    8294:	00065708 	andeq	r5, r6, r8, lsl #14
    8298:	0008ff00 	andeq	pc, r8, r0, lsl #30
    829c:	00b50900 	adcseq	r0, r5, r0, lsl #18
    82a0:	00020000 	andeq	r0, r2, r0
    82a4:	30be011c 	adcscc	r0, lr, ip, lsl r1
    82a8:	3c010000 	stccc	0, cr0, [r1], {0}
    82ac:	00000001 	andeq	r0, r0, r1
    82b0:	00000000 	andeq	r0, r0, r0
    82b4:	265d0100 	ldrbcs	r0, [sp], -r0, lsl #2
    82b8:	1d000009 	stcne	0, cr0, [r0, #-36]
    82bc:	00003415 	andeq	r3, r0, r5, lsl r4
    82c0:	00483a01 	subeq	r3, r8, r1, lsl #20
    82c4:	2e4d0000 	cdpcs	0, 4, cr0, cr13, cr0, {0}
    82c8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    82cc:	000033f0 	strdeq	r3, [r0], -r0
    82d0:	34032805 	strcc	r2, [r3], #-2053
    82d4:	01000009 	tsteq	r0, r9
    82d8:	04511601 	ldrbeq	r1, [r1], #-1537
    82dc:	36000000 	strcc	r0, [r0], -r0
    82e0:	02000009 	.word	0x02000009
    82e4:	001c5000 	.word	0x001c5000
    82e8:	00010400 	.word	0x00010400
    82ec:	01000000 	.word	0x01000000
    82f0:	000034b6 	.word	0x000034b6
    82f4:	000034ea 	.word	0x000034ea
	...
    8300:	00001d1b 	.word	0x00001d1b
    8304:	d7060102 	.word	0xd7060102
    8308:	02000000 	.word	0x02000000
    830c:	00d50801 	.word	0x00d50801
    8310:	02020000 	.word	0x02020000
    8314:	00004b05 	.word	0x00004b05
    8318:	07020200 	.word	0x07020200
    831c:	00000152 	.word	0x00000152
    8320:	69050403 	.word	0x69050403
    8324:	0200746e 	.word	0x0200746e
    8328:	30a10704 	.word	0x30a10704
    832c:	08020000 	.word	0x08020000
    8330:	00301d05 	.word	0x00301d05
    8334:	07080200 	.word	0x07080200
    8338:	00003097 	.word	0x00003097
    833c:	0032f904 	.word	0x0032f904
    8340:	41070100 	.word	0x41070100
    8344:	02000000 	.word	0x02000000
    8348:	30220504 	.word	0x30220504
    834c:	a8040000 	.word	0xa8040000
    8350:	02000033 	.word	0x02000033
    8354:	0000682c 	.word	0x0000682c
    8358:	32a10500 	.word	0x32a10500
    835c:	63030000 	.word	0x63030000
    8360:	00004801 	.word	0x00004801
    8364:	02040600 	.word	0x02040600
    8368:	0000a547 	.word	0x0000a547
    836c:	329b0700 	.word	0x329b0700
    8370:	48020000 	.word	0x48020000
    8374:	0000007a 	.word	0x0000007a
    8378:	00324d07 	.word	0x00324d07
    837c:	a5490200 	.word	0xa5490200
    8380:	00000000 	.word	0x00000000
    8384:	00002c08 	.word	0x00002c08
    8388:	0000b500 	.word	0x0000b500
    838c:	00b50900 	.word	0x00b50900
    8390:	00030000 	.word	0x00030000
    8394:	0b07040a 	.word	0x0b07040a
    8398:	dd440208 	.word	0xdd440208
    839c:	0c000000 	.word	0x0c000000
    83a0:	00003392 	.word	0x00003392
    83a4:	00414502 	.word	0x00414502
    83a8:	23020000 	.word	0x23020000
    83ac:	339a0c00 	.word	0x339a0c00
    83b0:	4a020000 	.word	0x4a020000
    83b4:	00000086 	.word	0x00000086
    83b8:	00042302 	.word	0x00042302
    83bc:	00332e04 	.word	0x00332e04
    83c0:	b84b0200 	.word	0xb84b0200
    83c4:	04000000 	.word	0x04000000
    83c8:	0000321f 	.word	0x0000321f
    83cc:	005d4f02 	.word	0x005d4f02
    83d0:	040d0000 	.word	0x040d0000
    83d4:	0033db04 	.word	0x0033db04
    83d8:	00150400 	.word	0x00150400
    83dc:	02000001 	.word	0x02000001
    83e0:	309c0704 	.word	0x309c0704
    83e4:	300e0000 	.word	0x300e0000
    83e8:	18000032 	.word	0x18000032
    83ec:	01662d04 	.word	0x01662d04
    83f0:	460c0000 	.word	0x460c0000
    83f4:	04000033 	.word	0x04000033
    83f8:	0001662e 	.word	0x0001662e
    83fc:	00230200 	.word	0x00230200
    8400:	006b5f0f 	.word	0x006b5f0f
    8404:	00412f04 	.word	0x00412f04
    8408:	23020000 	.word	0x23020000
    840c:	337d0c04 	.word	0x337d0c04
    8410:	2f040000 	.word	0x2f040000
    8414:	00000041 	.word	0x00000041
    8418:	0c082302 	.word	0x0c082302
    841c:	00003219 	.word	0x00003219
    8420:	00412f04 	.word	0x00412f04
    8424:	23020000 	.word	0x23020000
    8428:	34270c0c 	.word	0x34270c0c
    842c:	2f040000 	.word	0x2f040000
    8430:	00000041 	.word	0x00000041
    8434:	0f102302 	.word	0x0f102302
    8438:	0400785f 	.word	0x0400785f
    843c:	00016c30 	.word	0x00016c30
    8440:	14230200 	.word	0x14230200
    8444:	07041000 	.word	0x07041000
    8448:	08000001 	.word	0x08000001
    844c:	000000f5 	.word	0x000000f5
    8450:	0000017c 	.word	0x0000017c
    8454:	0000b509 	.word	0x0000b509
    8458:	0e000000 	.word	0x0e000000
    845c:	00003248 	.word	0x00003248
    8460:	07350424 	.word	0x07350424
    8464:	0c000002 	.word	0x0c000002
    8468:	0000317c 	.word	0x0000317c
    846c:	00413604 	.word	0x00413604
    8470:	23020000 	.word	0x23020000
    8474:	33b70c00 	.word	0x33b70c00
    8478:	37040000 	.word	0x37040000
    847c:	00000041 	.word	0x00000041
    8480:	0c042302 	.word	0x0c042302
    8484:	00003191 	.word	0x00003191
    8488:	00413804 	.word	0x00413804
    848c:	23020000 	.word	0x23020000
    8490:	34a00c08 	.word	0x34a00c08
    8494:	39040000 	.word	0x39040000
    8498:	00000041 	.word	0x00000041
    849c:	0c0c2302 	.word	0x0c0c2302
    84a0:	000032cc 	.word	0x000032cc
    84a4:	00413a04 	.word	0x00413a04
    84a8:	23020000 	.word	0x23020000
    84ac:	32bb0c10 	.word	0x32bb0c10
    84b0:	3b040000 	.word	0x3b040000
    84b4:	00000041 	.word	0x00000041
    84b8:	0c142302 	.word	0x0c142302
    84bc:	0000342c 	.word	0x0000342c
    84c0:	00413c04 	.word	0x00413c04
    84c4:	23020000 	.word	0x23020000
    84c8:	33100c18 	.word	0x33100c18
    84cc:	3d040000 	.word	0x3d040000
    84d0:	00000041 	.word	0x00000041
    84d4:	0c1c2302 	.word	0x0c1c2302
    84d8:	00003467 	.word	0x00003467
    84dc:	00413e04 	.word	0x00413e04
    84e0:	23020000 	.word	0x23020000
    84e4:	a0110020 	.word	0xa0110020
    84e8:	08000031 	.word	0x08000031
    84ec:	50470401 	.word	0x50470401
    84f0:	0c000002 	.word	0x0c000002
    84f4:	0000320c 	.word	0x0000320c
    84f8:	02504804 	.word	0x02504804
    84fc:	23020000 	.word	0x23020000
    8500:	30de0c00 	.word	0x30de0c00
    8504:	49040000 	.word	0x49040000
    8508:	00000250 	.word	0x00000250
    850c:	01802303 	.word	0x01802303
    8510:	0033cd0c 	.word	0x0033cd0c
    8514:	f54b0400 	.word	0xf54b0400
    8518:	03000000 	.word	0x03000000
    851c:	0c028023 	.word	0x0c028023
    8520:	000031c5 	.word	0x000031c5
    8524:	00f54e04 	.word	0x00f54e04
    8528:	23030000 	.word	0x23030000
    852c:	08000284 	.word	0x08000284
    8530:	000000f3 	.word	0x000000f3
    8534:	00000260 	.word	0x00000260
    8538:	0000b509 	.word	0x0000b509
    853c:	11001f00 	.word	0x11001f00
    8540:	000030d6 	.word	0x000030d6
    8544:	59040190 	.word	0x59040190
    8548:	000002a7 	.word	0x000002a7
    854c:	0033460c 	.word	0x0033460c
    8550:	a75a0400 	.word	0xa75a0400
    8554:	02000002 	.word	0x02000002
    8558:	5e0c0023 	.word	0x5e0c0023
    855c:	04000033 	.word	0x04000033
    8560:	0000415b 	.word	0x0000415b
    8564:	04230200 	.word	0x04230200
    8568:	0032140c 	.word	0x0032140c
    856c:	ad5d0400 	.word	0xad5d0400
    8570:	02000002 	.word	0x02000002
    8574:	a00c0823 	.word	0xa00c0823
    8578:	04000031 	.word	0x04000031
    857c:	0002075e 	.word	0x0002075e
    8580:	88230300 	.word	0x88230300
    8584:	04100001 	.word	0x04100001
    8588:	00000260 	.word	0x00000260
    858c:	0002bf08 	.word	0x0002bf08
    8590:	0002bd00 	.word	0x0002bd00
    8594:	00b50900 	.word	0x00b50900
    8598:	001f0000 	.word	0x001f0000
    859c:	04100112 	.word	0x04100112
    85a0:	000002bd 	.word	0x000002bd
    85a4:	00331a0e 	.word	0x00331a0e
    85a8:	69040800 	.word	0x69040800
    85ac:	000002ee 	.word	0x000002ee
    85b0:	00318b0c 	.word	0x00318b0c
    85b4:	ee6a0400 	.word	0xee6a0400
    85b8:	02000002 	.word	0x02000002
    85bc:	1d0c0023 	.word	0x1d0c0023
    85c0:	04000031 	.word	0x04000031
    85c4:	0000416b 	.word	0x0000416b
    85c8:	04230200 	.word	0x04230200
    85cc:	2c041000 	.word	0x2c041000
    85d0:	0e000000 	.word	0x0e000000
    85d4:	00003339 	.word	0x00003339
    85d8:	32a9045c 	.word	0x32a9045c
    85dc:	0f000004 	.word	0x0f000004
    85e0:	0400705f 	.word	0x0400705f
    85e4:	0002eeaa 	.word	0x0002eeaa
    85e8:	00230200 	.word	0x00230200
    85ec:	00725f0f 	.word	0x00725f0f
    85f0:	0041ab04 	.word	0x0041ab04
    85f4:	23020000 	.word	0x23020000
    85f8:	775f0f04 	.word	0x775f0f04
    85fc:	41ac0400 	.word	0x41ac0400
    8600:	02000000 	.word	0x02000000
    8604:	be0c0823 	.word	0xbe0c0823
    8608:	04000031 	.word	0x04000031
    860c:	000033ad 	.word	0x000033ad
    8610:	0c230200 	.word	0x0c230200
    8614:	0032640c 	.word	0x0032640c
    8618:	33ae0400 	.word	0x33ae0400
    861c:	02000000 	.word	0x02000000
    8620:	5f0f0e23 	.word	0x5f0f0e23
    8624:	04006662 	.word	0x04006662
    8628:	0002c5af 	.word	0x0002c5af
    862c:	10230200 	.word	0x10230200
    8630:	0031560c 	.word	0x0031560c
    8634:	41b00400 	.word	0x41b00400
    8638:	02000000 	.word	0x02000000
    863c:	ae0c1823 	.word	0xae0c1823
    8640:	04000031 	.word	0x04000031
    8644:	0000f3b7 	.word	0x0000f3b7
    8648:	1c230200 	.word	0x1c230200
    864c:	0032380c 	.word	0x0032380c
    8650:	c1b90400 	.word	0xc1b90400
    8654:	02000005 	.word	0x02000005
    8658:	b40c2023 	.word	0xb40c2023
    865c:	04000032 	.word	0x04000032
    8660:	0005f1bb 	.word	0x0005f1bb
    8664:	24230200 	.word	0x24230200
    8668:	0033a20c 	.word	0x0033a20c
    866c:	16bd0400 	.word	0x16bd0400
    8670:	02000006 	.word	0x02000006
    8674:	810c2823 	.word	0x810c2823
    8678:	04000034 	.word	0x04000034
    867c:	000631be 	.word	0x000631be
    8680:	2c230200 	.word	0x2c230200
    8684:	62755f0f 	.word	0x62755f0f
    8688:	c5c10400 	.word	0xc5c10400
    868c:	02000002 	.word	0x02000002
    8690:	5f0f3023 	.word	0x5f0f3023
    8694:	04007075 	.word	0x04007075
    8698:	0002eec2 	.word	0x0002eec2
    869c:	38230200 	.word	0x38230200
    86a0:	72755f0f 	.word	0x72755f0f
    86a4:	41c30400 	.word	0x41c30400
    86a8:	02000000 	.word	0x02000000
    86ac:	850c3c23 	.word	0x850c3c23
    86b0:	04000031 	.word	0x04000031
    86b4:	000637c6 	.word	0x000637c6
    86b8:	40230200 	.word	0x40230200
    86bc:	0034590c 	.word	0x0034590c
    86c0:	47c70400 	.word	0x47c70400
    86c4:	02000006 	.word	0x02000006
    86c8:	5f0f4323 	.word	0x5f0f4323
    86cc:	0400626c 	.word	0x0400626c
    86d0:	0002c5ca 	.word	0x0002c5ca
    86d4:	44230200 	.word	0x44230200
    86d8:	0031d40c 	.word	0x0031d40c
    86dc:	41cd0400 	.word	0x41cd0400
    86e0:	02000000 	.word	0x02000000
    86e4:	e50c4c23 	.word	0xe50c4c23
    86e8:	04000031 	.word	0x04000031
    86ec:	000041ce 	.word	0x000041ce
    86f0:	50230200 	.word	0x50230200
    86f4:	0034b00c 	.word	0x0034b00c
    86f8:	51d10400 	.word	0x51d10400
    86fc:	02000004 	.word	0x02000004
    8700:	a80c5423 	.word	0xa80c5423
    8704:	04000032 	.word	0x04000032
    8708:	0000e8d5 	.word	0x0000e8d5
    870c:	58230200 	.word	0x58230200
    8710:	41011300 	.word	0x41011300
    8714:	51000000 	.word	0x51000000
    8718:	14000004 	.word	0x14000004
    871c:	00000451 	.word	0x00000451
    8720:	0000f314 	.word	0x0000f314
    8724:	05b41400 	.word	0x05b41400
    8728:	41140000 	.word	0x41140000
    872c:	00000000 	.word	0x00000000
    8730:	04570410 	.word	0x04570410
    8734:	85110000 	.word	0x85110000
    8738:	00000033 	.word	0x00000033
    873c:	b4250404 	.word	0xb4250404
    8740:	15000005 	.word	0x15000005
    8744:	000033b0 	.word	0x000033b0
    8748:	41024104 	.word	0x41024104
    874c:	02000000 	.word	0x02000000
    8750:	cd150023 	.word	0xcd150023
    8754:	04000031 	.word	0x04000031
    8758:	06a40246 	.word	0x06a40246
    875c:	23020000 	.word	0x23020000
    8760:	32541504 	.word	0x32541504
    8764:	46040000 	.word	0x46040000
    8768:	0006a402 	.word	0x0006a402
    876c:	08230200 	.word	0x08230200
    8770:	00322815 	.word	0x00322815
    8774:	02460400 	.word	0x02460400
    8778:	000006a4 	.word	0x000006a4
    877c:	150c2302 	.word	0x150c2302
    8780:	00003359 	.word	0x00003359
    8784:	41024804 	.word	0x41024804
    8788:	02000000 	.word	0x02000000
    878c:	2b151023 	.word	0x2b151023
    8790:	04000031 	.word	0x04000031
    8794:	08af0249 	.word	0x08af0249
    8798:	23020000 	.word	0x23020000
    879c:	34031514 	.word	0x34031514
    87a0:	4b040000 	.word	0x4b040000
    87a4:	00004102 	.word	0x00004102
    87a8:	30230200 	.word	0x30230200
    87ac:	00336315 	.word	0x00336315
    87b0:	024c0400 	.word	0x024c0400
    87b4:	000005e6 	.word	0x000005e6
    87b8:	15342302 	.word	0x15342302
    87bc:	000032d5 	.word	0x000032d5
    87c0:	41024e04 	.word	0x41024e04
    87c4:	02000000 	.word	0x02000000
    87c8:	73153823 	.word	0x73153823
    87cc:	04000033 	.word	0x04000033
    87d0:	08cb0250 	.word	0x08cb0250
    87d4:	23020000 	.word	0x23020000
    87d8:	3293153c 	.word	0x3293153c
    87dc:	53040000 	.word	0x53040000
    87e0:	00016602 	.word	0x00016602
    87e4:	40230200 	.word	0x40230200
    87e8:	00323e15 	.word	0x00323e15
    87ec:	02540400 	.word	0x02540400
    87f0:	00000041 	.word	0x00000041
    87f4:	15442302 	.word	0x15442302
    87f8:	0000349b 	.word	0x0000349b
    87fc:	66025504 	.word	0x66025504
    8800:	02000001 	.word	0x02000001
    8804:	ef154823 	.word	0xef154823
    8808:	04000032 	.word	0x04000032
    880c:	08d10256 	.word	0x08d10256
    8810:	23020000 	.word	0x23020000
    8814:	325c154c 	.word	0x325c154c
    8818:	59040000 	.word	0x59040000
    881c:	00004102 	.word	0x00004102
    8820:	50230200 	.word	0x50230200
    8824:	0031dd15 	.word	0x0031dd15
    8828:	025a0400 	.word	0x025a0400
    882c:	000005b4 	.word	0x000005b4
    8830:	15542302 	.word	0x15542302
    8834:	0000330b 	.word	0x0000330b
    8838:	8d027c04 	.word	0x8d027c04
    883c:	02000008 	.word	0x02000008
    8840:	d6155823 	.word	0xd6155823
    8844:	04000030 	.word	0x04000030
    8848:	02a7027f 	.word	0x02a7027f
    884c:	23030000 	.word	0x23030000
    8850:	711502c8 	.word	0x711502c8
    8854:	04000032 	.word	0x04000032
    8858:	02600280 	.word	0x02600280
    885c:	23030000 	.word	0x23030000
    8860:	4f1502cc 	.word	0x4f1502cc
    8864:	04000034 	.word	0x04000034
    8868:	08e30283 	.word	0x08e30283
    886c:	23030000 	.word	0x23030000
    8870:	b61505dc 	.word	0xb61505dc
    8874:	04000031 	.word	0x04000031
    8878:	06630288 	.word	0x06630288
    887c:	23030000 	.word	0x23030000
    8880:	9b1505e0 	.word	0x9b1505e0
    8884:	04000031 	.word	0x04000031
    8888:	08ef0289 	.word	0x08ef0289
    888c:	23030000 	.word	0x23030000
    8890:	100005ec 	.word	0x100005ec
    8894:	0005ba04 	.word	0x0005ba04
    8898:	08010200 	.word	0x08010200
    889c:	000000de 	.word	0x000000de
    88a0:	04320410 	.word	0x04320410
    88a4:	01130000 	.word	0x01130000
    88a8:	00000041 	.word	0x00000041
    88ac:	000005e6 	.word	0x000005e6
    88b0:	00045114 	.word	0x00045114
    88b4:	00f31400 	.word	0x00f31400
    88b8:	e6140000 	.word	0xe6140000
    88bc:	14000005 	.word	0x14000005
    88c0:	00000041 	.word	0x00000041
    88c4:	ec041000 	.word	0xec041000
    88c8:	16000005 	.word	0x16000005
    88cc:	000005ba 	.word	0x000005ba
    88d0:	05c70410 	.word	0x05c70410
    88d4:	01130000 	.word	0x01130000
    88d8:	0000006f 	.word	0x0000006f
    88dc:	00000616 	.word	0x00000616
    88e0:	00045114 	.word	0x00045114
    88e4:	00f31400 	.word	0x00f31400
    88e8:	6f140000 	.word	0x6f140000
    88ec:	14000000 	.word	0x14000000
    88f0:	00000041 	.word	0x00000041
    88f4:	f7041000 	.word	0xf7041000
    88f8:	13000005 	.word	0x13000005
    88fc:	00004101 	.word	0x00004101
    8900:	00063100 	.word	0x00063100
    8904:	04511400 	.word	0x04511400
    8908:	f3140000 	.word	0xf3140000
    890c:	00000000 	.word	0x00000000
    8910:	061c0410 	.word	0x061c0410
    8914:	2c080000 	.word	0x2c080000
    8918:	47000000 	.word	0x47000000
    891c:	09000006 	.word	0x09000006
    8920:	000000b5 	.word	0x000000b5
    8924:	2c080002 	.word	0x2c080002
    8928:	57000000 	.word	0x57000000
    892c:	09000006 	.word	0x09000006
    8930:	000000b5 	.word	0x000000b5
    8934:	27050000 	.word	0x27050000
    8938:	04000033 	.word	0x04000033
    893c:	02f4010e 	.word	0x02f4010e
    8940:	36170000 	.word	0x36170000
    8944:	0c000034 	.word	0x0c000034
    8948:	9e011304 	.word	0x9e011304
    894c:	15000006 	.word	0x15000006
    8950:	00003346 	.word	0x00003346
    8954:	9e011404 	.word	0x9e011404
    8958:	02000006 	.word	0x02000006
    895c:	6a150023 	.word	0x6a150023
    8960:	04000032 	.word	0x04000032
    8964:	00410115 	.word	0x00410115
    8968:	23020000 	.word	0x23020000
    896c:	33211504 	.word	0x33211504
    8970:	16040000 	.word	0x16040000
    8974:	0006a401 	.word	0x0006a401
    8978:	08230200 	.word	0x08230200
    897c:	63041000 	.word	0x63041000
    8980:	10000006 	.word	0x10000006
    8984:	00065704 	.word	0x00065704
    8988:	31231700 	.word	0x31231700
    898c:	040e0000 	.word	0x040e0000
    8990:	06e5012e 	.word	0x06e5012e
    8994:	8c150000 	.word	0x8c150000
    8998:	04000033 	.word	0x04000033
    899c:	06e5012f 	.word	0x06e5012f
    89a0:	23020000 	.word	0x23020000
    89a4:	32ae1500 	.word	0x32ae1500
    89a8:	30040000 	.word	0x30040000
    89ac:	0006e501 	.word	0x0006e501
    89b0:	06230200 	.word	0x06230200
    89b4:	0033d615 	.word	0x0033d615
    89b8:	01310400 	.word	0x01310400
    89bc:	0000003a 	.word	0x0000003a
    89c0:	000c2302 	.word	0x000c2302
    89c4:	00003a08 	.word	0x00003a08
    89c8:	0006f500 	.word	0x0006f500
    89cc:	00b50900 	.word	0x00b50900
    89d0:	00020000 	.word	0x00020000
    89d4:	5f04d018 	.word	0x5f04d018
    89d8:	00081502 	.word	0x00081502
    89dc:	341a1500 	.word	0x341a1500
    89e0:	60040000 	.word	0x60040000
    89e4:	00004802 	.word	0x00004802
    89e8:	00230200 	.word	0x00230200
    89ec:	0033c015 	.word	0x0033c015
    89f0:	02610400 	.word	0x02610400
    89f4:	000005b4 	.word	0x000005b4
    89f8:	15042302 	.word	0x15042302
    89fc:	00003286 	.word	0x00003286
    8a00:	15026204 	.word	0x15026204
    8a04:	02000008 	.word	0x02000008
    8a08:	72150823 	.word	0x72150823
    8a0c:	04000034 	.word	0x04000034
    8a10:	017c0263 	.word	0x017c0263
    8a14:	23020000 	.word	0x23020000
    8a18:	32e01524 	.word	0x32e01524
    8a1c:	64040000 	.word	0x64040000
    8a20:	00004102 	.word	0x00004102
    8a24:	48230200 	.word	0x48230200
    8a28:	00334115 	.word	0x00334115
    8a2c:	02650400 	.word	0x02650400
    8a30:	00000056 	.word	0x00000056
    8a34:	15502302 	.word	0x15502302
    8a38:	00003488 	.word	0x00003488
    8a3c:	aa026604 	.word	0xaa026604
    8a40:	02000006 	.word	0x02000006
    8a44:	4c155823 	.word	0x4c155823
    8a48:	04000033 	.word	0x04000033
    8a4c:	00dd0267 	.word	0x00dd0267
    8a50:	23020000 	.word	0x23020000
    8a54:	348d1568 	.word	0x348d1568
    8a58:	68040000 	.word	0x68040000
    8a5c:	0000dd02 	.word	0x0000dd02
    8a60:	70230200 	.word	0x70230200
    8a64:	00316e15 	.word	0x00316e15
    8a68:	02690400 	.word	0x02690400
    8a6c:	000000dd 	.word	0x000000dd
    8a70:	15782302 	.word	0x15782302
    8a74:	00003445 	.word	0x00003445
    8a78:	25026a04 	.word	0x25026a04
    8a7c:	03000008 	.word	0x03000008
    8a80:	15018023 	.word	0x15018023
    8a84:	0000327a 	.word	0x0000327a
    8a88:	35026b04 	.word	0x35026b04
    8a8c:	03000008 	.word	0x03000008
    8a90:	15018823 	.word	0x15018823
    8a94:	000033e3 	.word	0x000033e3
    8a98:	41026c04 	.word	0x41026c04
    8a9c:	03000000 	.word	0x03000000
    8aa0:	1501a023 	.word	0x1501a023
    8aa4:	000031fe 	.word	0x000031fe
    8aa8:	dd026d04 	.word	0xdd026d04
    8aac:	03000000 	.word	0x03000000
    8ab0:	1501a423 	.word	0x1501a423
    8ab4:	0000315f 	.word	0x0000315f
    8ab8:	dd026e04 	.word	0xdd026e04
    8abc:	03000000 	.word	0x03000000
    8ac0:	1501ac23 	.word	0x1501ac23
    8ac4:	000031ed 	.word	0x000031ed
    8ac8:	dd026f04 	.word	0xdd026f04
    8acc:	03000000 	.word	0x03000000
    8ad0:	1501b423 	.word	0x1501b423
    8ad4:	00003136 	.word	0x00003136
    8ad8:	dd027004 	.word	0xdd027004
    8adc:	03000000 	.word	0x03000000
    8ae0:	1501bc23 	.word	0x1501bc23
    8ae4:	00003145 	.word	0x00003145
    8ae8:	dd027104 	.word	0xdd027104
    8aec:	03000000 	.word	0x03000000
    8af0:	0001c423 	.word	0x0001c423
    8af4:	0005ba08 	.word	0x0005ba08
    8af8:	00082500 	.word	0x00082500
    8afc:	00b50900 	.word	0x00b50900
    8b00:	00190000 	.word	0x00190000
    8b04:	0005ba08 	.word	0x0005ba08
    8b08:	00083500 	.word	0x00083500
    8b0c:	00b50900 	.word	0x00b50900
    8b10:	00070000 	.word	0x00070000
    8b14:	0005ba08 	.word	0x0005ba08
    8b18:	00084500 	.word	0x00084500
    8b1c:	00b50900 	.word	0x00b50900
    8b20:	00170000 	.word	0x00170000
    8b24:	7704f018 	.word	0x7704f018
    8b28:	00086d02 	.word	0x00086d02
    8b2c:	32c51500 	.word	0x32c51500
    8b30:	79040000 	.word	0x79040000
    8b34:	00086d02 	.word	0x00086d02
    8b38:	00230200 	.word	0x00230200
    8b3c:	00343c15 	.word	0x00343c15
    8b40:	027a0400 	.word	0x027a0400
    8b44:	0000087d 	.word	0x0000087d
    8b48:	00782302 	.word	0x00782302
    8b4c:	0002ee08 	.word	0x0002ee08
    8b50:	00087d00 	.word	0x00087d00
    8b54:	00b50900 	.word	0x00b50900
    8b58:	001d0000 	.word	0x001d0000
    8b5c:	00004808 	.word	0x00004808
    8b60:	00088d00 	.word	0x00088d00
    8b64:	00b50900 	.word	0x00b50900
    8b68:	001d0000 	.word	0x001d0000
    8b6c:	5d04f019 	.word	0x5d04f019
    8b70:	0008af02 	.word	0x0008af02
    8b74:	33851a00 	.word	0x33851a00
    8b78:	72040000 	.word	0x72040000
    8b7c:	0006f502 	.word	0x0006f502
    8b80:	345f1a00 	.word	0x345f1a00
    8b84:	7b040000 	.word	0x7b040000
    8b88:	00084502 	.word	0x00084502
    8b8c:	ba080000 	.word	0xba080000
    8b90:	bf000005 	.word	0xbf000005
    8b94:	09000008 	.word	0x09000008
    8b98:	000000b5 	.word	0x000000b5
    8b9c:	011b0018 	.word	0x011b0018
    8ba0:	000008cb 	.word	0x000008cb
    8ba4:	00045114 	.word	0x00045114
    8ba8:	04100000 	.word	0x04100000
    8bac:	000008bf 	.word	0x000008bf
    8bb0:	01660410 	.word	0x01660410
    8bb4:	011b0000 	.word	0x011b0000
    8bb8:	000008e3 	.word	0x000008e3
    8bbc:	00004114 	.word	0x00004114
    8bc0:	04100000 	.word	0x04100000
    8bc4:	000008e9 	.word	0x000008e9
    8bc8:	08d70410 	.word	0x08d70410
    8bcc:	57080000 	.word	0x57080000
    8bd0:	ff000006 	.word	0xff000006
    8bd4:	09000008 	.word	0x09000008
    8bd8:	000000b5 	.word	0x000000b5
    8bdc:	aa1c0002 	.word	0xaa1c0002
    8be0:	05000034 	.word	0x05000034
    8be4:	0004570c 	.word	0x0004570c
    8be8:	00030500 	.word	0x00030500
    8bec:	1d000000 	.word	0x1d000000
    8bf0:	000033f7 	.word	0x000033f7
    8bf4:	04511005 	.word	0x04511005
    8bf8:	05010000 	.word	0x05010000
    8bfc:	00000003 	.word	0x00000003
    8c00:	33f01d00 	.word	0x33f01d00
    8c04:	11050000 	.word	0x11050000
    8c08:	00000934 	.word	0x00000934
    8c0c:	00030501 	.word	0x00030501
    8c10:	16000000 	.word	0x16000000
    8c14:	00000451 	.word	0x00000451
    8c18:	00014200 	.word	0x00014200
    8c1c:	b0000200 	.word	0xb0000200
    8c20:	0400001d 	.word	0x0400001d
    8c24:	00000001 	.word	0x00000001
    8c28:	355f0100 	.word	0x355f0100
    8c2c:	35b30000 	.word	0x35b30000
	...
    8c38:	1df60000 	.word	0x1df60000
    8c3c:	01020000 	.word	0x01020000
    8c40:	0000d706 	.word	0x0000d706
    8c44:	08010200 	.word	0x08010200
    8c48:	000000d5 	.word	0x000000d5
    8c4c:	4b050202 	.word	0x4b050202
    8c50:	02000000 	.word	0x02000000
    8c54:	01520702 	.word	0x01520702
    8c58:	04030000 	.word	0x04030000
    8c5c:	746e6905 	.word	0x746e6905
    8c60:	07040200 	.word	0x07040200
    8c64:	000030a1 	.word	0x000030a1
    8c68:	1d050802 	.word	0x1d050802
    8c6c:	02000030 	.word	0x02000030
    8c70:	30970708 	.word	0x30970708
    8c74:	04020000 	.word	0x04020000
    8c78:	00302205 	.word	0x00302205
    8c7c:	07040400 	.word	0x07040400
    8c80:	00353305 	.word	0x00353305
    8c84:	48d60200 	.word	0x48d60200
    8c88:	02000000 	.word	0x02000000
    8c8c:	309c0704 	.word	0x309c0704
    8c90:	01020000 	.word	0x01020000
    8c94:	0000de08 	.word	0x0000de08
    8c98:	e8010600 	.word	0xe8010600
    8c9c:	01000035 	.word	0x01000035
    8ca0:	00000132 	.word	0x00000132
    8ca4:	00000000 	.word	0x00000000
    8ca8:	2e6b0000 	.word	0x2e6b0000
    8cac:	00b20000 	.word	0x00b20000
    8cb0:	94070000 	.word	0x94070000
    8cb4:	01000033 	.word	0x01000033
    8cb8:	00006733 	.word	0x00006733
    8cbc:	08550100 	.word	0x08550100
    8cc0:	34010069 	.word	0x34010069
    8cc4:	00000067 	.word	0x00000067
    8cc8:	06005401 	.word	0x06005401
    8ccc:	0035a101 	.word	0x0035a101
    8cd0:	01200100 	.word	0x01200100
	...
    8cdc:	00002e8a 	.word	0x00002e8a
    8ce0:	000000e4 	.word	0x000000e4
    8ce4:	00339407 	.word	0x00339407
    8ce8:	67210100 	.word	0x67210100
    8cec:	01000000 	.word	0x01000000
    8cf0:	00690855 	.word	0x00690855
    8cf4:	00672201 	.word	0x00672201
    8cf8:	54010000 	.word	0x54010000
    8cfc:	00f10900 	.word	0x00f10900
    8d00:	00ef0000 	.word	0x00ef0000
    8d04:	000a0000 	.word	0x000a0000
    8d08:	040c010b 	.word	0x040c010b
    8d0c:	000000ef 	.word	0x000000ef
    8d10:	0035fa0d 	.word	0x0035fa0d
    8d14:	e4130100 	.word	0xe4130100
    8d18:	01000000 	.word	0x01000000
    8d1c:	354b0d01 	.word	0x354b0d01
    8d20:	14010000 	.word	0x14010000
    8d24:	000000e4 	.word	0x000000e4
    8d28:	100d0101 	.word	0x100d0101
    8d2c:	01000036 	.word	0x01000036
    8d30:	0000e415 	.word	0x0000e415
    8d34:	0d010100 	.word	0x0d010100
    8d38:	00003590 	.word	0x00003590
    8d3c:	00e41601 	.word	0x00e41601
    8d40:	01010000 	.word	0x01010000
    8d44:	0035200d 	.word	0x0035200d
    8d48:	e4170100 	.word	0xe4170100
    8d4c:	01000000 	.word	0x01000000
    8d50:	353a0d01 	.word	0x353a0d01
    8d54:	18010000 	.word	0x18010000
    8d58:	000000e4 	.word	0x000000e4
    8d5c:	0f000101 	.word	0x0f000101
    8d60:	02000001 	.word	0x02000001
    8d64:	001e5400 	.word	0x001e5400
    8d68:	00010400 	.word	0x00010400
    8d6c:	01000000 	.word	0x01000000
    8d70:	00003667 	.word	0x00003667
    8d74:	00003630 	.word	0x00003630
	...
    8d80:	00001e9c 	.word	0x00001e9c
    8d84:	d7060102 	.word	0xd7060102
    8d88:	02000000 	.word	0x02000000
    8d8c:	00d50801 	.word	0x00d50801
    8d90:	02020000 	.word	0x02020000
    8d94:	00004b05 	.word	0x00004b05
    8d98:	07020200 	.word	0x07020200
    8d9c:	00000152 	.word	0x00000152
    8da0:	69050403 	.word	0x69050403
    8da4:	0200746e 	.word	0x0200746e
    8da8:	30a10704 	.word	0x30a10704
    8dac:	08020000 	.word	0x08020000
    8db0:	00301d05 	.word	0x00301d05
    8db4:	07080200 	.word	0x07080200
    8db8:	00003097 	.word	0x00003097
    8dbc:	22050402 	.word	0x22050402
    8dc0:	04000030 	.word	0x04000030
    8dc4:	04050704 	.word	0x04050704
    8dc8:	9c070402 	.word	0x9c070402
    8dcc:	06000030 	.word	0x06000030
    8dd0:	00007604 	.word	0x00007604
    8dd4:	08010200 	.word	0x08010200
    8dd8:	000000de 	.word	0x000000de
    8ddc:	00353307 	.word	0x00353307
    8de0:	48d60200 	.word	0x48d60200
    8de4:	08000000 	.word	0x08000000
    8de8:	00369c01 	.word	0x00369c01
    8dec:	012f0100 	.word	0x012f0100
    8df0:	00000067 	.word	0x00000067
	...
    8dfc:	00002ea9 	.word	0x00002ea9
    8e00:	0000010c 	.word	0x0000010c
    8e04:	01006d09 	.word	0x01006d09
    8e08:	0000672b 	.word	0x0000672b
    8e0c:	002ec800 	.word	0x002ec800
    8e10:	00630900 	.word	0x00630900
    8e14:	00412b01 	.word	0x00412b01
    8e18:	2efc0000 	.word	0x2efc0000
    8e1c:	6e090000 	.word	0x6e090000
    8e20:	7d2b0100 	.word	0x7d2b0100
    8e24:	25000000 	.word	0x25000000
    8e28:	0a00002f 	.word	0x0a00002f
    8e2c:	3a010073 	.word	0x3a010073
    8e30:	00000070 	.word	0x00000070
    8e34:	00002f59 	.word	0x00002f59
    8e38:	0100690b 	.word	0x0100690b
    8e3c:	0000413b 	.word	0x0000413b
    8e40:	36a30c00 	.word	0x36a30c00
    8e44:	3c010000 	.word	0x3c010000
    8e48:	00000069 	.word	0x00000069
    8e4c:	00002f77 	.word	0x00002f77
    8e50:	0036230c 	.word	0x0036230c
    8e54:	0c3d0100 	.word	0x0c3d0100
    8e58:	a0000001 	.word	0xa0000001
    8e5c:	0d00002f 	.word	0x0d00002f
    8e60:	3e010064 	.word	0x3e010064
    8e64:	00000048 	.word	0x00000048
    8e68:	06005501 	.word	0x06005501
    8e6c:	00006904 	.word	0x00006904
    8e70:	09a10000 	.word	0x09a10000
    8e74:	00020000 	.word	0x00020000
    8e78:	00001f06 	.word	0x00001f06
    8e7c:	00000104 	.word	0x00000104
    8e80:	aa010000 	.word	0xaa010000
    8e84:	2b000036 	.word	0x2b000036
    8e88:	00000030 	.word	0x00000030
    8e8c:	00000000 	.word	0x00000000
    8e90:	78000000 	.word	0x78000000
    8e94:	0200001f 	.word	0x0200001f
    8e98:	6e690504 	.word	0x6e690504
    8e9c:	04030074 	.word	0x04030074
    8ea0:	0030a107 	.word	0x0030a107
    8ea4:	06010300 	.word	0x06010300
    8ea8:	000000d7 	.word	0x000000d7
    8eac:	d5080103 	.word	0xd5080103
    8eb0:	03000000 	.word	0x03000000
    8eb4:	004b0502 	.word	0x004b0502
    8eb8:	02030000 	.word	0x02030000
    8ebc:	00015207 	.word	0x00015207
    8ec0:	05080300 	.word	0x05080300
    8ec4:	0000301d 	.word	0x0000301d
    8ec8:	97070803 	.word	0x97070803
    8ecc:	04000030 	.word	0x04000030
    8ed0:	000032f9 	.word	0x000032f9
    8ed4:	00250702 	.word	0x00250702
    8ed8:	04030000 	.word	0x04030000
    8edc:	00302205 	.word	0x00302205
    8ee0:	33a80400 	.word	0x33a80400
    8ee4:	2c030000 	.word	0x2c030000
    8ee8:	00000068 	.word	0x00000068
    8eec:	0032a105 	.word	0x0032a105
    8ef0:	01630400 	.word	0x01630400
    8ef4:	0000002c 	.word	0x0000002c
    8ef8:	47030406 	.word	0x47030406
    8efc:	000000a5 	.word	0x000000a5
    8f00:	00329b07 	.word	0x00329b07
    8f04:	7a480300 	.word	0x7a480300
    8f08:	07000000 	.word	0x07000000
    8f0c:	0000324d 	.word	0x0000324d
    8f10:	00a54903 	.word	0x00a54903
    8f14:	08000000 	.word	0x08000000
    8f18:	0000003a 	.word	0x0000003a
    8f1c:	000000b5 	.word	0x000000b5
    8f20:	0000b509 	.word	0x0000b509
    8f24:	0a000300 	.word	0x0a000300
    8f28:	080b0704 	.word	0x080b0704
    8f2c:	00dd4403 	.word	0x00dd4403
    8f30:	920c0000 	.word	0x920c0000
    8f34:	03000033 	.word	0x03000033
    8f38:	00002545 	.word	0x00002545
    8f3c:	00230200 	.word	0x00230200
    8f40:	00339a0c 	.word	0x00339a0c
    8f44:	864a0300 	.word	0x864a0300
    8f48:	02000000 	.word	0x02000000
    8f4c:	04000423 	.word	0x04000423
    8f50:	0000332e 	.word	0x0000332e
    8f54:	00b84b03 	.word	0x00b84b03
    8f58:	1f040000 	.word	0x1f040000
    8f5c:	03000032 	.word	0x03000032
    8f60:	00005d4f 	.word	0x00005d4f
    8f64:	04040d00 	.word	0x04040d00
    8f68:	000033db 	.word	0x000033db
    8f6c:	01001505 	.word	0x01001505
    8f70:	04030000 	.word	0x04030000
    8f74:	00309c07 	.word	0x00309c07
    8f78:	32300e00 	.word	0x32300e00
    8f7c:	05180000 	.word	0x05180000
    8f80:	0001662d 	.word	0x0001662d
    8f84:	33460c00 	.word	0x33460c00
    8f88:	2e050000 	.word	0x2e050000
    8f8c:	00000166 	.word	0x00000166
    8f90:	0f002302 	.word	0x0f002302
    8f94:	05006b5f 	.word	0x05006b5f
    8f98:	0000252f 	.word	0x0000252f
    8f9c:	04230200 	.word	0x04230200
    8fa0:	00337d0c 	.word	0x00337d0c
    8fa4:	252f0500 	.word	0x252f0500
    8fa8:	02000000 	.word	0x02000000
    8fac:	190c0823 	.word	0x190c0823
    8fb0:	05000032 	.word	0x05000032
    8fb4:	0000252f 	.word	0x0000252f
    8fb8:	0c230200 	.word	0x0c230200
    8fbc:	0034270c 	.word	0x0034270c
    8fc0:	252f0500 	.word	0x252f0500
    8fc4:	02000000 	.word	0x02000000
    8fc8:	5f0f1023 	.word	0x5f0f1023
    8fcc:	30050078 	.word	0x30050078
    8fd0:	0000016c 	.word	0x0000016c
    8fd4:	00142302 	.word	0x00142302
    8fd8:	01070410 	.word	0x01070410
    8fdc:	f5080000 	.word	0xf5080000
    8fe0:	7c000000 	.word	0x7c000000
    8fe4:	09000001 	.word	0x09000001
    8fe8:	000000b5 	.word	0x000000b5
    8fec:	480e0000 	.word	0x480e0000
    8ff0:	24000032 	.word	0x24000032
    8ff4:	02073505 	.word	0x02073505
    8ff8:	7c0c0000 	.word	0x7c0c0000
    8ffc:	05000031 	.word	0x05000031
    9000:	00002536 	.word	0x00002536
    9004:	00230200 	.word	0x00230200
    9008:	0033b70c 	.word	0x0033b70c
    900c:	25370500 	.word	0x25370500
    9010:	02000000 	.word	0x02000000
    9014:	910c0423 	.word	0x910c0423
    9018:	05000031 	.word	0x05000031
    901c:	00002538 	.word	0x00002538
    9020:	08230200 	.word	0x08230200
    9024:	0034a00c 	.word	0x0034a00c
    9028:	25390500 	.word	0x25390500
    902c:	02000000 	.word	0x02000000
    9030:	cc0c0c23 	.word	0xcc0c0c23
    9034:	05000032 	.word	0x05000032
    9038:	0000253a 	.word	0x0000253a
    903c:	10230200 	.word	0x10230200
    9040:	0032bb0c 	.word	0x0032bb0c
    9044:	253b0500 	.word	0x253b0500
    9048:	02000000 	.word	0x02000000
    904c:	2c0c1423 	.word	0x2c0c1423
    9050:	05000034 	.word	0x05000034
    9054:	0000253c 	.word	0x0000253c
    9058:	18230200 	.word	0x18230200
    905c:	0033100c 	.word	0x0033100c
    9060:	253d0500 	.word	0x253d0500
    9064:	02000000 	.word	0x02000000
    9068:	670c1c23 	.word	0x670c1c23
    906c:	05000034 	.word	0x05000034
    9070:	0000253e 	.word	0x0000253e
    9074:	20230200 	.word	0x20230200
    9078:	31a01100 	.word	0x31a01100
    907c:	01080000 	.word	0x01080000
    9080:	02504705 	.word	0x02504705
    9084:	0c0c0000 	.word	0x0c0c0000
    9088:	05000032 	.word	0x05000032
    908c:	00025048 	.word	0x00025048
    9090:	00230200 	.word	0x00230200
    9094:	0030de0c 	.word	0x0030de0c
    9098:	50490500 	.word	0x50490500
    909c:	03000002 	.word	0x03000002
    90a0:	0c018023 	.word	0x0c018023
    90a4:	000033cd 	.word	0x000033cd
    90a8:	00f54b05 	.word	0x00f54b05
    90ac:	23030000 	.word	0x23030000
    90b0:	c50c0280 	.word	0xc50c0280
    90b4:	05000031 	.word	0x05000031
    90b8:	0000f54e 	.word	0x0000f54e
    90bc:	84230300 	.word	0x84230300
    90c0:	f3080002 	.word	0xf3080002
    90c4:	60000000 	.word	0x60000000
    90c8:	09000002 	.word	0x09000002
    90cc:	000000b5 	.word	0x000000b5
    90d0:	d611001f 	.word	0xd611001f
    90d4:	90000030 	.word	0x90000030
    90d8:	a7590501 	.word	0xa7590501
    90dc:	0c000002 	.word	0x0c000002
    90e0:	00003346 	.word	0x00003346
    90e4:	02a75a05 	.word	0x02a75a05
    90e8:	23020000 	.word	0x23020000
    90ec:	335e0c00 	.word	0x335e0c00
    90f0:	5b050000 	.word	0x5b050000
    90f4:	00000025 	.word	0x00000025
    90f8:	0c042302 	.word	0x0c042302
    90fc:	00003214 	.word	0x00003214
    9100:	02ad5d05 	.word	0x02ad5d05
    9104:	23020000 	.word	0x23020000
    9108:	31a00c08 	.word	0x31a00c08
    910c:	5e050000 	.word	0x5e050000
    9110:	00000207 	.word	0x00000207
    9114:	01882303 	.word	0x01882303
    9118:	60041000 	.word	0x60041000
    911c:	08000002 	.word	0x08000002
    9120:	000002bf 	.word	0x000002bf
    9124:	000002bd 	.word	0x000002bd
    9128:	0000b509 	.word	0x0000b509
    912c:	12001f00 	.word	0x12001f00
    9130:	bd041001 	.word	0xbd041001
    9134:	0e000002 	.word	0x0e000002
    9138:	0000331a 	.word	0x0000331a
    913c:	ee690508 	.word	0xee690508
    9140:	0c000002 	.word	0x0c000002
    9144:	0000318b 	.word	0x0000318b
    9148:	02ee6a05 	.word	0x02ee6a05
    914c:	23020000 	.word	0x23020000
    9150:	311d0c00 	.word	0x311d0c00
    9154:	6b050000 	.word	0x6b050000
    9158:	00000025 	.word	0x00000025
    915c:	00042302 	.word	0x00042302
    9160:	003a0410 	.word	0x003a0410
    9164:	390e0000 	.word	0x390e0000
    9168:	5c000033 	.word	0x5c000033
    916c:	0432a905 	.word	0x0432a905
    9170:	5f0f0000 	.word	0x5f0f0000
    9174:	aa050070 	.word	0xaa050070
    9178:	000002ee 	.word	0x000002ee
    917c:	0f002302 	.word	0x0f002302
    9180:	0500725f 	.word	0x0500725f
    9184:	000025ab 	.word	0x000025ab
    9188:	04230200 	.word	0x04230200
    918c:	00775f0f 	.word	0x00775f0f
    9190:	0025ac05 	.word	0x0025ac05
    9194:	23020000 	.word	0x23020000
    9198:	31be0c08 	.word	0x31be0c08
    919c:	ad050000 	.word	0xad050000
    91a0:	00000041 	.word	0x00000041
    91a4:	0c0c2302 	.word	0x0c0c2302
    91a8:	00003264 	.word	0x00003264
    91ac:	0041ae05 	.word	0x0041ae05
    91b0:	23020000 	.word	0x23020000
    91b4:	625f0f0e 	.word	0x625f0f0e
    91b8:	af050066 	.word	0xaf050066
    91bc:	000002c5 	.word	0x000002c5
    91c0:	0c102302 	.word	0x0c102302
    91c4:	00003156 	.word	0x00003156
    91c8:	0025b005 	.word	0x0025b005
    91cc:	23020000 	.word	0x23020000
    91d0:	31ae0c18 	.word	0x31ae0c18
    91d4:	b7050000 	.word	0xb7050000
    91d8:	000000f3 	.word	0x000000f3
    91dc:	0c1c2302 	.word	0x0c1c2302
    91e0:	00003238 	.word	0x00003238
    91e4:	05c1b905 	.word	0x05c1b905
    91e8:	23020000 	.word	0x23020000
    91ec:	32b40c20 	.word	0x32b40c20
    91f0:	bb050000 	.word	0xbb050000
    91f4:	000005f1 	.word	0x000005f1
    91f8:	0c242302 	.word	0x0c242302
    91fc:	000033a2 	.word	0x000033a2
    9200:	0616bd05 	.word	0x0616bd05
    9204:	23020000 	.word	0x23020000
    9208:	34810c28 	.word	0x34810c28
    920c:	be050000 	.word	0xbe050000
    9210:	00000631 	.word	0x00000631
    9214:	0f2c2302 	.word	0x0f2c2302
    9218:	0062755f 	.word	0x0062755f
    921c:	02c5c105 	.word	0x02c5c105
    9220:	23020000 	.word	0x23020000
    9224:	755f0f30 	.word	0x755f0f30
    9228:	c2050070 	.word	0xc2050070
    922c:	000002ee 	.word	0x000002ee
    9230:	0f382302 	.word	0x0f382302
    9234:	0072755f 	.word	0x0072755f
    9238:	0025c305 	.word	0x0025c305
    923c:	23020000 	.word	0x23020000
    9240:	31850c3c 	.word	0x31850c3c
    9244:	c6050000 	.word	0xc6050000
    9248:	00000637 	.word	0x00000637
    924c:	0c402302 	.word	0x0c402302
    9250:	00003459 	.word	0x00003459
    9254:	0647c705 	.word	0x0647c705
    9258:	23020000 	.word	0x23020000
    925c:	6c5f0f43 	.word	0x6c5f0f43
    9260:	ca050062 	.word	0xca050062
    9264:	000002c5 	.word	0x000002c5
    9268:	0c442302 	.word	0x0c442302
    926c:	000031d4 	.word	0x000031d4
    9270:	0025cd05 	.word	0x0025cd05
    9274:	23020000 	.word	0x23020000
    9278:	31e50c4c 	.word	0x31e50c4c
    927c:	ce050000 	.word	0xce050000
    9280:	00000025 	.word	0x00000025
    9284:	0c502302 	.word	0x0c502302
    9288:	000034b0 	.word	0x000034b0
    928c:	0451d105 	.word	0x0451d105
    9290:	23020000 	.word	0x23020000
    9294:	32a80c54 	.word	0x32a80c54
    9298:	d5050000 	.word	0xd5050000
    929c:	000000e8 	.word	0x000000e8
    92a0:	00582302 	.word	0x00582302
    92a4:	00250113 	.word	0x00250113
    92a8:	04510000 	.word	0x04510000
    92ac:	51140000 	.word	0x51140000
    92b0:	14000004 	.word	0x14000004
    92b4:	000000f3 	.word	0x000000f3
    92b8:	0005b414 	.word	0x0005b414
    92bc:	00251400 	.word	0x00251400
    92c0:	10000000 	.word	0x10000000
    92c4:	00045704 	.word	0x00045704
    92c8:	33851100 	.word	0x33851100
    92cc:	04000000 	.word	0x04000000
    92d0:	05b42505 	.word	0x05b42505
    92d4:	b0150000 	.word	0xb0150000
    92d8:	05000033 	.word	0x05000033
    92dc:	00250241 	.word	0x00250241
    92e0:	23020000 	.word	0x23020000
    92e4:	31cd1500 	.word	0x31cd1500
    92e8:	46050000 	.word	0x46050000
    92ec:	0006a402 	.word	0x0006a402
    92f0:	04230200 	.word	0x04230200
    92f4:	00325415 	.word	0x00325415
    92f8:	02460500 	.word	0x02460500
    92fc:	000006a4 	.word	0x000006a4
    9300:	15082302 	.word	0x15082302
    9304:	00003228 	.word	0x00003228
    9308:	a4024605 	.word	0xa4024605
    930c:	02000006 	.word	0x02000006
    9310:	59150c23 	.word	0x59150c23
    9314:	05000033 	.word	0x05000033
    9318:	00250248 	.word	0x00250248
    931c:	23020000 	.word	0x23020000
    9320:	312b1510 	.word	0x312b1510
    9324:	49050000 	.word	0x49050000
    9328:	0008af02 	.word	0x0008af02
    932c:	14230200 	.word	0x14230200
    9330:	00340315 	.word	0x00340315
    9334:	024b0500 	.word	0x024b0500
    9338:	00000025 	.word	0x00000025
    933c:	15302302 	.word	0x15302302
    9340:	00003363 	.word	0x00003363
    9344:	e6024c05 	.word	0xe6024c05
    9348:	02000005 	.word	0x02000005
    934c:	d5153423 	.word	0xd5153423
    9350:	05000032 	.word	0x05000032
    9354:	0025024e 	.word	0x0025024e
    9358:	23020000 	.word	0x23020000
    935c:	33731538 	.word	0x33731538
    9360:	50050000 	.word	0x50050000
    9364:	0008cb02 	.word	0x0008cb02
    9368:	3c230200 	.word	0x3c230200
    936c:	00329315 	.word	0x00329315
    9370:	02530500 	.word	0x02530500
    9374:	00000166 	.word	0x00000166
    9378:	15402302 	.word	0x15402302
    937c:	0000323e 	.word	0x0000323e
    9380:	25025405 	.word	0x25025405
    9384:	02000000 	.word	0x02000000
    9388:	9b154423 	.word	0x9b154423
    938c:	05000034 	.word	0x05000034
    9390:	01660255 	.word	0x01660255
    9394:	23020000 	.word	0x23020000
    9398:	32ef1548 	.word	0x32ef1548
    939c:	56050000 	.word	0x56050000
    93a0:	0008d102 	.word	0x0008d102
    93a4:	4c230200 	.word	0x4c230200
    93a8:	00325c15 	.word	0x00325c15
    93ac:	02590500 	.word	0x02590500
    93b0:	00000025 	.word	0x00000025
    93b4:	15502302 	.word	0x15502302
    93b8:	000031dd 	.word	0x000031dd
    93bc:	b4025a05 	.word	0xb4025a05
    93c0:	02000005 	.word	0x02000005
    93c4:	0b155423 	.word	0x0b155423
    93c8:	05000033 	.word	0x05000033
    93cc:	088d027c 	.word	0x088d027c
    93d0:	23020000 	.word	0x23020000
    93d4:	30d61558 	.word	0x30d61558
    93d8:	7f050000 	.word	0x7f050000
    93dc:	0002a702 	.word	0x0002a702
    93e0:	c8230300 	.word	0xc8230300
    93e4:	32711502 	.word	0x32711502
    93e8:	80050000 	.word	0x80050000
    93ec:	00026002 	.word	0x00026002
    93f0:	cc230300 	.word	0xcc230300
    93f4:	344f1502 	.word	0x344f1502
    93f8:	83050000 	.word	0x83050000
    93fc:	0008e302 	.word	0x0008e302
    9400:	dc230300 	.word	0xdc230300
    9404:	31b61505 	.word	0x31b61505
    9408:	88050000 	.word	0x88050000
    940c:	00066302 	.word	0x00066302
    9410:	e0230300 	.word	0xe0230300
    9414:	319b1505 	.word	0x319b1505
    9418:	89050000 	.word	0x89050000
    941c:	0008ef02 	.word	0x0008ef02
    9420:	ec230300 	.word	0xec230300
    9424:	04100005 	.word	0x04100005
    9428:	000005ba 	.word	0x000005ba
    942c:	de080103 	.word	0xde080103
    9430:	10000000 	.word	0x10000000
    9434:	00043204 	.word	0x00043204
    9438:	25011300 	.word	0x25011300
    943c:	e6000000 	.word	0xe6000000
    9440:	14000005 	.word	0x14000005
    9444:	00000451 	.word	0x00000451
    9448:	0000f314 	.word	0x0000f314
    944c:	05e61400 	.word	0x05e61400
    9450:	25140000 	.word	0x25140000
    9454:	00000000 	.word	0x00000000
    9458:	05ec0410 	.word	0x05ec0410
    945c:	ba160000 	.word	0xba160000
    9460:	10000005 	.word	0x10000005
    9464:	0005c704 	.word	0x0005c704
    9468:	6f011300 	.word	0x6f011300
    946c:	16000000 	.word	0x16000000
    9470:	14000006 	.word	0x14000006
    9474:	00000451 	.word	0x00000451
    9478:	0000f314 	.word	0x0000f314
    947c:	006f1400 	.word	0x006f1400
    9480:	25140000 	.word	0x25140000
    9484:	00000000 	.word	0x00000000
    9488:	05f70410 	.word	0x05f70410
    948c:	01130000 	.word	0x01130000
    9490:	00000025 	.word	0x00000025
    9494:	00000631 	.word	0x00000631
    9498:	00045114 	.word	0x00045114
    949c:	00f31400 	.word	0x00f31400
    94a0:	10000000 	.word	0x10000000
    94a4:	00061c04 	.word	0x00061c04
    94a8:	003a0800 	.word	0x003a0800
    94ac:	06470000 	.word	0x06470000
    94b0:	b5090000 	.word	0xb5090000
    94b4:	02000000 	.word	0x02000000
    94b8:	003a0800 	.word	0x003a0800
    94bc:	06570000 	.word	0x06570000
    94c0:	b5090000 	.word	0xb5090000
    94c4:	00000000 	.word	0x00000000
    94c8:	33270500 	.word	0x33270500
    94cc:	0e050000 	.word	0x0e050000
    94d0:	0002f401 	.word	0x0002f401
    94d4:	34361700 	.word	0x34361700
    94d8:	050c0000 	.word	0x050c0000
    94dc:	069e0113 	.word	0x069e0113
    94e0:	46150000 	.word	0x46150000
    94e4:	05000033 	.word	0x05000033
    94e8:	069e0114 	.word	0x069e0114
    94ec:	23020000 	.word	0x23020000
    94f0:	326a1500 	.word	0x326a1500
    94f4:	15050000 	.word	0x15050000
    94f8:	00002501 	.word	0x00002501
    94fc:	04230200 	.word	0x04230200
    9500:	00332115 	.word	0x00332115
    9504:	01160500 	.word	0x01160500
    9508:	000006a4 	.word	0x000006a4
    950c:	00082302 	.word	0x00082302
    9510:	06630410 	.word	0x06630410
    9514:	04100000 	.word	0x04100000
    9518:	00000657 	.word	0x00000657
    951c:	00312317 	.word	0x00312317
    9520:	2e050e00 	.word	0x2e050e00
    9524:	0006e501 	.word	0x0006e501
    9528:	338c1500 	.word	0x338c1500
    952c:	2f050000 	.word	0x2f050000
    9530:	0006e501 	.word	0x0006e501
    9534:	00230200 	.word	0x00230200
    9538:	0032ae15 	.word	0x0032ae15
    953c:	01300500 	.word	0x01300500
    9540:	000006e5 	.word	0x000006e5
    9544:	15062302 	.word	0x15062302
    9548:	000033d6 	.word	0x000033d6
    954c:	48013105 	.word	0x48013105
    9550:	02000000 	.word	0x02000000
    9554:	08000c23 	.word	0x08000c23
    9558:	00000048 	.word	0x00000048
    955c:	000006f5 	.word	0x000006f5
    9560:	0000b509 	.word	0x0000b509
    9564:	18000200 	.word	0x18000200
    9568:	025f05d0 	.word	0x025f05d0
    956c:	00000815 	.word	0x00000815
    9570:	00341a15 	.word	0x00341a15
    9574:	02600500 	.word	0x02600500
    9578:	0000002c 	.word	0x0000002c
    957c:	15002302 	.word	0x15002302
    9580:	000033c0 	.word	0x000033c0
    9584:	b4026105 	.word	0xb4026105
    9588:	02000005 	.word	0x02000005
    958c:	86150423 	.word	0x86150423
    9590:	05000032 	.word	0x05000032
    9594:	08150262 	.word	0x08150262
    9598:	23020000 	.word	0x23020000
    959c:	34721508 	.word	0x34721508
    95a0:	63050000 	.word	0x63050000
    95a4:	00017c02 	.word	0x00017c02
    95a8:	24230200 	.word	0x24230200
    95ac:	0032e015 	.word	0x0032e015
    95b0:	02640500 	.word	0x02640500
    95b4:	00000025 	.word	0x00000025
    95b8:	15482302 	.word	0x15482302
    95bc:	00003341 	.word	0x00003341
    95c0:	56026505 	.word	0x56026505
    95c4:	02000000 	.word	0x02000000
    95c8:	88155023 	.word	0x88155023
    95cc:	05000034 	.word	0x05000034
    95d0:	06aa0266 	.word	0x06aa0266
    95d4:	23020000 	.word	0x23020000
    95d8:	334c1558 	.word	0x334c1558
    95dc:	67050000 	.word	0x67050000
    95e0:	0000dd02 	.word	0x0000dd02
    95e4:	68230200 	.word	0x68230200
    95e8:	00348d15 	.word	0x00348d15
    95ec:	02680500 	.word	0x02680500
    95f0:	000000dd 	.word	0x000000dd
    95f4:	15702302 	.word	0x15702302
    95f8:	0000316e 	.word	0x0000316e
    95fc:	dd026905 	.word	0xdd026905
    9600:	02000000 	.word	0x02000000
    9604:	45157823 	.word	0x45157823
    9608:	05000034 	.word	0x05000034
    960c:	0825026a 	.word	0x0825026a
    9610:	23030000 	.word	0x23030000
    9614:	7a150180 	.word	0x7a150180
    9618:	05000032 	.word	0x05000032
    961c:	0835026b 	.word	0x0835026b
    9620:	23030000 	.word	0x23030000
    9624:	e3150188 	.word	0xe3150188
    9628:	05000033 	.word	0x05000033
    962c:	0025026c 	.word	0x0025026c
    9630:	23030000 	.word	0x23030000
    9634:	fe1501a0 	.word	0xfe1501a0
    9638:	05000031 	.word	0x05000031
    963c:	00dd026d 	.word	0x00dd026d
    9640:	23030000 	.word	0x23030000
    9644:	5f1501a4 	.word	0x5f1501a4
    9648:	05000031 	.word	0x05000031
    964c:	00dd026e 	.word	0x00dd026e
    9650:	23030000 	.word	0x23030000
    9654:	ed1501ac 	.word	0xed1501ac
    9658:	05000031 	.word	0x05000031
    965c:	00dd026f 	.word	0x00dd026f
    9660:	23030000 	.word	0x23030000
    9664:	361501b4 	.word	0x361501b4
    9668:	05000031 	.word	0x05000031
    966c:	00dd0270 	.word	0x00dd0270
    9670:	23030000 	.word	0x23030000
    9674:	451501bc 	.word	0x451501bc
    9678:	05000031 	.word	0x05000031
    967c:	00dd0271 	.word	0x00dd0271
    9680:	23030000 	.word	0x23030000
    9684:	080001c4 	.word	0x080001c4
    9688:	000005ba 	.word	0x000005ba
    968c:	00000825 	.word	0x00000825
    9690:	0000b509 	.word	0x0000b509
    9694:	08001900 	.word	0x08001900
    9698:	000005ba 	.word	0x000005ba
    969c:	00000835 	.word	0x00000835
    96a0:	0000b509 	.word	0x0000b509
    96a4:	08000700 	.word	0x08000700
    96a8:	000005ba 	.word	0x000005ba
    96ac:	00000845 	.word	0x00000845
    96b0:	0000b509 	.word	0x0000b509
    96b4:	18001700 	.word	0x18001700
    96b8:	027705f0 	.word	0x027705f0
    96bc:	0000086d 	.word	0x0000086d
    96c0:	0032c515 	.word	0x0032c515
    96c4:	02790500 	.word	0x02790500
    96c8:	0000086d 	.word	0x0000086d
    96cc:	15002302 	.word	0x15002302
    96d0:	0000343c 	.word	0x0000343c
    96d4:	7d027a05 	.word	0x7d027a05
    96d8:	02000008 	.word	0x02000008
    96dc:	08007823 	.word	0x08007823
    96e0:	000002ee 	.word	0x000002ee
    96e4:	0000087d 	.word	0x0000087d
    96e8:	0000b509 	.word	0x0000b509
    96ec:	08001d00 	.word	0x08001d00
    96f0:	0000002c 	.word	0x0000002c
    96f4:	0000088d 	.word	0x0000088d
    96f8:	0000b509 	.word	0x0000b509
    96fc:	19001d00 	.word	0x19001d00
    9700:	025d05f0 	.word	0x025d05f0
    9704:	000008af 	.word	0x000008af
    9708:	0033851a 	.word	0x0033851a
    970c:	02720500 	.word	0x02720500
    9710:	000006f5 	.word	0x000006f5
    9714:	00345f1a 	.word	0x00345f1a
    9718:	027b0500 	.word	0x027b0500
    971c:	00000845 	.word	0x00000845
    9720:	05ba0800 	.word	0x05ba0800
    9724:	08bf0000 	.word	0x08bf0000
    9728:	b5090000 	.word	0xb5090000
    972c:	18000000 	.word	0x18000000
    9730:	cb011b00 	.word	0xcb011b00
    9734:	14000008 	.word	0x14000008
    9738:	00000451 	.word	0x00000451
    973c:	bf041000 	.word	0xbf041000
    9740:	10000008 	.word	0x10000008
    9744:	00016604 	.word	0x00016604
    9748:	e3011b00 	.word	0xe3011b00
    974c:	14000008 	.word	0x14000008
    9750:	00000025 	.word	0x00000025
    9754:	e9041000 	.word	0xe9041000
    9758:	10000008 	.word	0x10000008
    975c:	0008d704 	.word	0x0008d704
    9760:	06570800 	.word	0x06570800
    9764:	08ff0000 	.word	0x08ff0000
    9768:	b5090000 	.word	0xb5090000
    976c:	02000000 	.word	0x02000000
    9770:	30c31c00 	.word	0x30c31c00
    9774:	06010000 	.word	0x06010000
    9778:	00091e06 	.word	0x00091e06
    977c:	30d21d00 	.word	0x30d21d00
    9780:	1d000000 	.word	0x1d000000
    9784:	000030b7 	.word	0x000030b7
    9788:	30ae1d01 	.word	0x30ae1d01
    978c:	00020000 	.word	0x00020000
    9790:	36e6011e 	.word	0x36e6011e
    9794:	17010000 	.word	0x17010000
    9798:	00002501 	.word	0x00002501
	...
    97a4:	002fd400 	.word	0x002fd400
    97a8:	00098b00 	.word	0x00098b00
    97ac:	36e11f00 	.word	0x36e11f00
    97b0:	11010000 	.word	0x11010000
    97b4:	00000025 	.word	0x00000025
    97b8:	00002ff3 	.word	0x00002ff3
    97bc:	006e6620 	.word	0x006e6620
    97c0:	02bf1101 	.word	0x02bf1101
    97c4:	30110000 	.word	0x30110000
    97c8:	61200000 	.word	0x61200000
    97cc:	01006772 	.word	0x01006772
    97d0:	0000f311 	.word	0x0000f311
    97d4:	00302f00 	.word	0x00302f00
    97d8:	00642000 	.word	0x00642000
    97dc:	00f31101 	.word	0x00f31101
    97e0:	304d0000 	.word	0x304d0000
    97e4:	a9210000 	.word	0xa9210000
    97e8:	01000031 	.word	0x01000031
    97ec:	00098b18 	.word	0x00098b18
    97f0:	00702200 	.word	0x00702200
    97f4:	02a71901 	.word	0x02a71901
    97f8:	5c010000 	.word	0x5c010000
    97fc:	07041000 	.word	0x07041000
    9800:	23000002 	.word	0x23000002
    9804:	000033f0 	.word	0x000033f0
    9808:	9f032805 	.word	0x9f032805
    980c:	01000009 	.word	0x01000009
    9810:	04511601 	.word	0x04511601
    9814:	ae000000 	.word	0xae000000
    9818:	02000009 	.word	0x02000009
    981c:	0020c200 	.word	0x0020c200
    9820:	00010400 	.word	0x00010400
    9824:	01000000 	.word	0x01000000
    9828:	0000370b 	.word	0x0000370b
    982c:	0000302b 	.word	0x0000302b
	...
    9838:	0000209f 	.word	0x0000209f
    983c:	a1070402 	.word	0xa1070402
    9840:	02000030 	.word	0x02000030
    9844:	00d70601 	.word	0x00d70601
    9848:	01020000 	.word	0x01020000
    984c:	0000d508 	.word	0x0000d508
    9850:	05020200 	.word	0x05020200
    9854:	0000004b 	.word	0x0000004b
    9858:	52070202 	.word	0x52070202
    985c:	03000001 	.word	0x03000001
    9860:	6e690504 	.word	0x6e690504
    9864:	08020074 	.word	0x08020074
    9868:	00301d05 	.word	0x00301d05
    986c:	07080200 	.word	0x07080200
    9870:	00003097 	.word	0x00003097
    9874:	0032f904 	.word	0x0032f904
    9878:	48070200 	.word	0x48070200
    987c:	02000000 	.word	0x02000000
    9880:	30220504 	.word	0x30220504
    9884:	a8040000 	.word	0xa8040000
    9888:	03000033 	.word	0x03000033
    988c:	0000682c 	.word	0x0000682c
    9890:	32a10500 	.word	0x32a10500
    9894:	63040000 	.word	0x63040000
    9898:	00002501 	.word	0x00002501
    989c:	03040600 	.word	0x03040600
    98a0:	0000a547 	.word	0x0000a547
    98a4:	329b0700 	.word	0x329b0700
    98a8:	48030000 	.word	0x48030000
    98ac:	0000007a 	.word	0x0000007a
    98b0:	00324d07 	.word	0x00324d07
    98b4:	a5490300 	.word	0xa5490300
    98b8:	00000000 	.word	0x00000000
    98bc:	00003308 	.word	0x00003308
    98c0:	0000b500 	.word	0x0000b500
    98c4:	00b50900 	.word	0x00b50900
    98c8:	00030000 	.word	0x00030000
    98cc:	0b07040a 	.word	0x0b07040a
    98d0:	dd440308 	.word	0xdd440308
    98d4:	0c000000 	.word	0x0c000000
    98d8:	00003392 	.word	0x00003392
    98dc:	00484503 	.word	0x00484503
    98e0:	23020000 	.word	0x23020000
    98e4:	339a0c00 	.word	0x339a0c00
    98e8:	4a030000 	.word	0x4a030000
    98ec:	00000086 	.word	0x00000086
    98f0:	00042302 	.word	0x00042302
    98f4:	00332e04 	.word	0x00332e04
    98f8:	b84b0300 	.word	0xb84b0300
    98fc:	04000000 	.word	0x04000000
    9900:	0000321f 	.word	0x0000321f
    9904:	005d4f03 	.word	0x005d4f03
    9908:	040d0000 	.word	0x040d0000
    990c:	0033db04 	.word	0x0033db04
    9910:	00150500 	.word	0x00150500
    9914:	02000001 	.word	0x02000001
    9918:	309c0704 	.word	0x309c0704
    991c:	300e0000 	.word	0x300e0000
    9920:	18000032 	.word	0x18000032
    9924:	01662d05 	.word	0x01662d05
    9928:	460c0000 	.word	0x460c0000
    992c:	05000033 	.word	0x05000033
    9930:	0001662e 	.word	0x0001662e
    9934:	00230200 	.word	0x00230200
    9938:	006b5f0f 	.word	0x006b5f0f
    993c:	00482f05 	.word	0x00482f05
    9940:	23020000 	.word	0x23020000
    9944:	337d0c04 	.word	0x337d0c04
    9948:	2f050000 	.word	0x2f050000
    994c:	00000048 	.word	0x00000048
    9950:	0c082302 	.word	0x0c082302
    9954:	00003219 	.word	0x00003219
    9958:	00482f05 	.word	0x00482f05
    995c:	23020000 	.word	0x23020000
    9960:	34270c0c 	.word	0x34270c0c
    9964:	2f050000 	.word	0x2f050000
    9968:	00000048 	.word	0x00000048
    996c:	0f102302 	.word	0x0f102302
    9970:	0500785f 	.word	0x0500785f
    9974:	00016c30 	.word	0x00016c30
    9978:	14230200 	.word	0x14230200
    997c:	07041000 	.word	0x07041000
    9980:	08000001 	.word	0x08000001
    9984:	000000f5 	.word	0x000000f5
    9988:	0000017c 	.word	0x0000017c
    998c:	0000b509 	.word	0x0000b509
    9990:	0e000000 	.word	0x0e000000
    9994:	00003248 	.word	0x00003248
    9998:	07350524 	.word	0x07350524
    999c:	0c000002 	.word	0x0c000002
    99a0:	0000317c 	.word	0x0000317c
    99a4:	00483605 	.word	0x00483605
    99a8:	23020000 	.word	0x23020000
    99ac:	33b70c00 	.word	0x33b70c00
    99b0:	37050000 	.word	0x37050000
    99b4:	00000048 	.word	0x00000048
    99b8:	0c042302 	.word	0x0c042302
    99bc:	00003191 	.word	0x00003191
    99c0:	00483805 	.word	0x00483805
    99c4:	23020000 	.word	0x23020000
    99c8:	34a00c08 	.word	0x34a00c08
    99cc:	39050000 	.word	0x39050000
    99d0:	00000048 	.word	0x00000048
    99d4:	0c0c2302 	.word	0x0c0c2302
    99d8:	000032cc 	.word	0x000032cc
    99dc:	00483a05 	.word	0x00483a05
    99e0:	23020000 	.word	0x23020000
    99e4:	32bb0c10 	.word	0x32bb0c10
    99e8:	3b050000 	.word	0x3b050000
    99ec:	00000048 	.word	0x00000048
    99f0:	0c142302 	.word	0x0c142302
    99f4:	0000342c 	.word	0x0000342c
    99f8:	00483c05 	.word	0x00483c05
    99fc:	23020000 	.word	0x23020000
    9a00:	33100c18 	.word	0x33100c18
    9a04:	3d050000 	.word	0x3d050000
    9a08:	00000048 	.word	0x00000048
    9a0c:	0c1c2302 	.word	0x0c1c2302
    9a10:	00003467 	.word	0x00003467
    9a14:	00483e05 	.word	0x00483e05
    9a18:	23020000 	.word	0x23020000
    9a1c:	a0110020 	.word	0xa0110020
    9a20:	08000031 	.word	0x08000031
    9a24:	50470501 	.word	0x50470501
    9a28:	0c000002 	.word	0x0c000002
    9a2c:	0000320c 	.word	0x0000320c
    9a30:	02504805 	.word	0x02504805
    9a34:	23020000 	.word	0x23020000
    9a38:	30de0c00 	.word	0x30de0c00
    9a3c:	49050000 	.word	0x49050000
    9a40:	00000250 	.word	0x00000250
    9a44:	01802303 	.word	0x01802303
    9a48:	0033cd0c 	.word	0x0033cd0c
    9a4c:	f54b0500 	.word	0xf54b0500
    9a50:	03000000 	.word	0x03000000
    9a54:	0c028023 	.word	0x0c028023
    9a58:	000031c5 	.word	0x000031c5
    9a5c:	00f54e05 	.word	0x00f54e05
    9a60:	23030000 	.word	0x23030000
    9a64:	08000284 	.word	0x08000284
    9a68:	000000f3 	.word	0x000000f3
    9a6c:	00000260 	.word	0x00000260
    9a70:	0000b509 	.word	0x0000b509
    9a74:	11001f00 	.word	0x11001f00
    9a78:	000030d6 	.word	0x000030d6
    9a7c:	59050190 	.word	0x59050190
    9a80:	000002a7 	.word	0x000002a7
    9a84:	0033460c 	.word	0x0033460c
    9a88:	a75a0500 	.word	0xa75a0500
    9a8c:	02000002 	.word	0x02000002
    9a90:	5e0c0023 	.word	0x5e0c0023
    9a94:	05000033 	.word	0x05000033
    9a98:	0000485b 	.word	0x0000485b
    9a9c:	04230200 	.word	0x04230200
    9aa0:	0032140c 	.word	0x0032140c
    9aa4:	ad5d0500 	.word	0xad5d0500
    9aa8:	02000002 	.word	0x02000002
    9aac:	a00c0823 	.word	0xa00c0823
    9ab0:	05000031 	.word	0x05000031
    9ab4:	0002075e 	.word	0x0002075e
    9ab8:	88230300 	.word	0x88230300
    9abc:	04100001 	.word	0x04100001
    9ac0:	00000260 	.word	0x00000260
    9ac4:	0002bf08 	.word	0x0002bf08
    9ac8:	0002bd00 	.word	0x0002bd00
    9acc:	00b50900 	.word	0x00b50900
    9ad0:	001f0000 	.word	0x001f0000
    9ad4:	04100112 	.word	0x04100112
    9ad8:	000002bd 	.word	0x000002bd
    9adc:	00331a0e 	.word	0x00331a0e
    9ae0:	69050800 	.word	0x69050800
    9ae4:	000002ee 	.word	0x000002ee
    9ae8:	00318b0c 	.word	0x00318b0c
    9aec:	ee6a0500 	.word	0xee6a0500
    9af0:	02000002 	.word	0x02000002
    9af4:	1d0c0023 	.word	0x1d0c0023
    9af8:	05000031 	.word	0x05000031
    9afc:	0000486b 	.word	0x0000486b
    9b00:	04230200 	.word	0x04230200
    9b04:	33041000 	.word	0x33041000
    9b08:	0e000000 	.word	0x0e000000
    9b0c:	00003339 	.word	0x00003339
    9b10:	32a9055c 	.word	0x32a9055c
    9b14:	0f000004 	.word	0x0f000004
    9b18:	0500705f 	.word	0x0500705f
    9b1c:	0002eeaa 	.word	0x0002eeaa
    9b20:	00230200 	.word	0x00230200
    9b24:	00725f0f 	.word	0x00725f0f
    9b28:	0048ab05 	.word	0x0048ab05
    9b2c:	23020000 	.word	0x23020000
    9b30:	775f0f04 	.word	0x775f0f04
    9b34:	48ac0500 	.word	0x48ac0500
    9b38:	02000000 	.word	0x02000000
    9b3c:	be0c0823 	.word	0xbe0c0823
    9b40:	05000031 	.word	0x05000031
    9b44:	00003aad 	.word	0x00003aad
    9b48:	0c230200 	.word	0x0c230200
    9b4c:	0032640c 	.word	0x0032640c
    9b50:	3aae0500 	.word	0x3aae0500
    9b54:	02000000 	.word	0x02000000
    9b58:	5f0f0e23 	.word	0x5f0f0e23
    9b5c:	05006662 	.word	0x05006662
    9b60:	0002c5af 	.word	0x0002c5af
    9b64:	10230200 	.word	0x10230200
    9b68:	0031560c 	.word	0x0031560c
    9b6c:	48b00500 	.word	0x48b00500
    9b70:	02000000 	.word	0x02000000
    9b74:	ae0c1823 	.word	0xae0c1823
    9b78:	05000031 	.word	0x05000031
    9b7c:	0000f3b7 	.word	0x0000f3b7
    9b80:	1c230200 	.word	0x1c230200
    9b84:	0032380c 	.word	0x0032380c
    9b88:	c1b90500 	.word	0xc1b90500
    9b8c:	02000005 	.word	0x02000005
    9b90:	b40c2023 	.word	0xb40c2023
    9b94:	05000032 	.word	0x05000032
    9b98:	0005f1bb 	.word	0x0005f1bb
    9b9c:	24230200 	.word	0x24230200
    9ba0:	0033a20c 	.word	0x0033a20c
    9ba4:	16bd0500 	.word	0x16bd0500
    9ba8:	02000006 	.word	0x02000006
    9bac:	810c2823 	.word	0x810c2823
    9bb0:	05000034 	.word	0x05000034
    9bb4:	000631be 	.word	0x000631be
    9bb8:	2c230200 	.word	0x2c230200
    9bbc:	62755f0f 	.word	0x62755f0f
    9bc0:	c5c10500 	.word	0xc5c10500
    9bc4:	02000002 	.word	0x02000002
    9bc8:	5f0f3023 	.word	0x5f0f3023
    9bcc:	05007075 	.word	0x05007075
    9bd0:	0002eec2 	.word	0x0002eec2
    9bd4:	38230200 	.word	0x38230200
    9bd8:	72755f0f 	.word	0x72755f0f
    9bdc:	48c30500 	.word	0x48c30500
    9be0:	02000000 	.word	0x02000000
    9be4:	850c3c23 	.word	0x850c3c23
    9be8:	05000031 	.word	0x05000031
    9bec:	000637c6 	.word	0x000637c6
    9bf0:	40230200 	.word	0x40230200
    9bf4:	0034590c 	.word	0x0034590c
    9bf8:	47c70500 	.word	0x47c70500
    9bfc:	02000006 	.word	0x02000006
    9c00:	5f0f4323 	.word	0x5f0f4323
    9c04:	0500626c 	.word	0x0500626c
    9c08:	0002c5ca 	.word	0x0002c5ca
    9c0c:	44230200 	.word	0x44230200
    9c10:	0031d40c 	.word	0x0031d40c
    9c14:	48cd0500 	.word	0x48cd0500
    9c18:	02000000 	.word	0x02000000
    9c1c:	e50c4c23 	.word	0xe50c4c23
    9c20:	05000031 	.word	0x05000031
    9c24:	000048ce 	.word	0x000048ce
    9c28:	50230200 	.word	0x50230200
    9c2c:	0034b00c 	.word	0x0034b00c
    9c30:	51d10500 	.word	0x51d10500
    9c34:	02000004 	.word	0x02000004
    9c38:	a80c5423 	.word	0xa80c5423
    9c3c:	05000032 	.word	0x05000032
    9c40:	0000e8d5 	.word	0x0000e8d5
    9c44:	58230200 	.word	0x58230200
    9c48:	48011300 	.word	0x48011300
    9c4c:	51000000 	.word	0x51000000
    9c50:	14000004 	.word	0x14000004
    9c54:	00000451 	.word	0x00000451
    9c58:	0000f314 	.word	0x0000f314
    9c5c:	05b41400 	.word	0x05b41400
    9c60:	48140000 	.word	0x48140000
    9c64:	00000000 	.word	0x00000000
    9c68:	04570410 	.word	0x04570410
    9c6c:	85110000 	.word	0x85110000
    9c70:	00000033 	.word	0x00000033
    9c74:	b4250504 	.word	0xb4250504
    9c78:	15000005 	.word	0x15000005
    9c7c:	000033b0 	.word	0x000033b0
    9c80:	48024105 	.word	0x48024105
    9c84:	02000000 	.word	0x02000000
    9c88:	cd150023 	.word	0xcd150023
    9c8c:	05000031 	.word	0x05000031
    9c90:	06a40246 	.word	0x06a40246
    9c94:	23020000 	.word	0x23020000
    9c98:	32541504 	.word	0x32541504
    9c9c:	46050000 	.word	0x46050000
    9ca0:	0006a402 	.word	0x0006a402
    9ca4:	08230200 	.word	0x08230200
    9ca8:	00322815 	.word	0x00322815
    9cac:	02460500 	.word	0x02460500
    9cb0:	000006a4 	.word	0x000006a4
    9cb4:	150c2302 	.word	0x150c2302
    9cb8:	00003359 	.word	0x00003359
    9cbc:	48024805 	.word	0x48024805
    9cc0:	02000000 	.word	0x02000000
    9cc4:	2b151023 	.word	0x2b151023
    9cc8:	05000031 	.word	0x05000031
    9ccc:	08af0249 	.word	0x08af0249
    9cd0:	23020000 	.word	0x23020000
    9cd4:	34031514 	.word	0x34031514
    9cd8:	4b050000 	.word	0x4b050000
    9cdc:	00004802 	.word	0x00004802
    9ce0:	30230200 	.word	0x30230200
    9ce4:	00336315 	.word	0x00336315
    9ce8:	024c0500 	.word	0x024c0500
    9cec:	000005e6 	.word	0x000005e6
    9cf0:	15342302 	.word	0x15342302
    9cf4:	000032d5 	.word	0x000032d5
    9cf8:	48024e05 	.word	0x48024e05
    9cfc:	02000000 	.word	0x02000000
    9d00:	73153823 	.word	0x73153823
    9d04:	05000033 	.word	0x05000033
    9d08:	08cb0250 	.word	0x08cb0250
    9d0c:	23020000 	.word	0x23020000
    9d10:	3293153c 	.word	0x3293153c
    9d14:	53050000 	.word	0x53050000
    9d18:	00016602 	.word	0x00016602
    9d1c:	40230200 	.word	0x40230200
    9d20:	00323e15 	.word	0x00323e15
    9d24:	02540500 	.word	0x02540500
    9d28:	00000048 	.word	0x00000048
    9d2c:	15442302 	.word	0x15442302
    9d30:	0000349b 	.word	0x0000349b
    9d34:	66025505 	.word	0x66025505
    9d38:	02000001 	.word	0x02000001
    9d3c:	ef154823 	.word	0xef154823
    9d40:	05000032 	.word	0x05000032
    9d44:	08d10256 	.word	0x08d10256
    9d48:	23020000 	.word	0x23020000
    9d4c:	325c154c 	.word	0x325c154c
    9d50:	59050000 	.word	0x59050000
    9d54:	00004802 	.word	0x00004802
    9d58:	50230200 	.word	0x50230200
    9d5c:	0031dd15 	.word	0x0031dd15
    9d60:	025a0500 	.word	0x025a0500
    9d64:	000005b4 	.word	0x000005b4
    9d68:	15542302 	.word	0x15542302
    9d6c:	0000330b 	.word	0x0000330b
    9d70:	8d027c05 	.word	0x8d027c05
    9d74:	02000008 	.word	0x02000008
    9d78:	d6155823 	.word	0xd6155823
    9d7c:	05000030 	.word	0x05000030
    9d80:	02a7027f 	.word	0x02a7027f
    9d84:	23030000 	.word	0x23030000
    9d88:	711502c8 	.word	0x711502c8
    9d8c:	05000032 	.word	0x05000032
    9d90:	02600280 	.word	0x02600280
    9d94:	23030000 	.word	0x23030000
    9d98:	4f1502cc 	.word	0x4f1502cc
    9d9c:	05000034 	.word	0x05000034
    9da0:	08e30283 	.word	0x08e30283
    9da4:	23030000 	.word	0x23030000
    9da8:	b61505dc 	.word	0xb61505dc
    9dac:	05000031 	.word	0x05000031
    9db0:	06630288 	.word	0x06630288
    9db4:	23030000 	.word	0x23030000
    9db8:	9b1505e0 	.word	0x9b1505e0
    9dbc:	05000031 	.word	0x05000031
    9dc0:	08ef0289 	.word	0x08ef0289
    9dc4:	23030000 	.word	0x23030000
    9dc8:	100005ec 	.word	0x100005ec
    9dcc:	0005ba04 	.word	0x0005ba04
    9dd0:	08010200 	.word	0x08010200
    9dd4:	000000de 	.word	0x000000de
    9dd8:	04320410 	.word	0x04320410
    9ddc:	01130000 	.word	0x01130000
    9de0:	00000048 	.word	0x00000048
    9de4:	000005e6 	.word	0x000005e6
    9de8:	00045114 	.word	0x00045114
    9dec:	00f31400 	.word	0x00f31400
    9df0:	e6140000 	.word	0xe6140000
    9df4:	14000005 	.word	0x14000005
    9df8:	00000048 	.word	0x00000048
    9dfc:	ec041000 	.word	0xec041000
    9e00:	16000005 	.word	0x16000005
    9e04:	000005ba 	.word	0x000005ba
    9e08:	05c70410 	.word	0x05c70410
    9e0c:	01130000 	.word	0x01130000
    9e10:	0000006f 	.word	0x0000006f
    9e14:	00000616 	.word	0x00000616
    9e18:	00045114 	.word	0x00045114
    9e1c:	00f31400 	.word	0x00f31400
    9e20:	6f140000 	.word	0x6f140000
    9e24:	14000000 	.word	0x14000000
    9e28:	00000048 	.word	0x00000048
    9e2c:	f7041000 	.word	0xf7041000
    9e30:	13000005 	.word	0x13000005
    9e34:	00004801 	.word	0x00004801
    9e38:	00063100 	.word	0x00063100
    9e3c:	04511400 	.word	0x04511400
    9e40:	f3140000 	.word	0xf3140000
    9e44:	00000000 	.word	0x00000000
    9e48:	061c0410 	.word	0x061c0410
    9e4c:	33080000 	.word	0x33080000
    9e50:	47000000 	.word	0x47000000
    9e54:	09000006 	.word	0x09000006
    9e58:	000000b5 	.word	0x000000b5
    9e5c:	33080002 	.word	0x33080002
    9e60:	57000000 	.word	0x57000000
    9e64:	09000006 	.word	0x09000006
    9e68:	000000b5 	.word	0x000000b5
    9e6c:	27050000 	.word	0x27050000
    9e70:	05000033 	.word	0x05000033
    9e74:	02f4010e 	.word	0x02f4010e
    9e78:	36170000 	.word	0x36170000
    9e7c:	0c000034 	.word	0x0c000034
    9e80:	9e011305 	.word	0x9e011305
    9e84:	15000006 	.word	0x15000006
    9e88:	00003346 	.word	0x00003346
    9e8c:	9e011405 	.word	0x9e011405
    9e90:	02000006 	.word	0x02000006
    9e94:	6a150023 	.word	0x6a150023
    9e98:	05000032 	.word	0x05000032
    9e9c:	00480115 	.word	0x00480115
    9ea0:	23020000 	.word	0x23020000
    9ea4:	33211504 	.word	0x33211504
    9ea8:	16050000 	.word	0x16050000
    9eac:	0006a401 	.word	0x0006a401
    9eb0:	08230200 	.word	0x08230200
    9eb4:	63041000 	.word	0x63041000
    9eb8:	10000006 	.word	0x10000006
    9ebc:	00065704 	.word	0x00065704
    9ec0:	31231700 	.word	0x31231700
    9ec4:	050e0000 	.word	0x050e0000
    9ec8:	06e5012e 	.word	0x06e5012e
    9ecc:	8c150000 	.word	0x8c150000
    9ed0:	05000033 	.word	0x05000033
    9ed4:	06e5012f 	.word	0x06e5012f
    9ed8:	23020000 	.word	0x23020000
    9edc:	32ae1500 	.word	0x32ae1500
    9ee0:	30050000 	.word	0x30050000
    9ee4:	0006e501 	.word	0x0006e501
    9ee8:	06230200 	.word	0x06230200
    9eec:	0033d615 	.word	0x0033d615
    9ef0:	01310500 	.word	0x01310500
    9ef4:	00000041 	.word	0x00000041
    9ef8:	000c2302 	.word	0x000c2302
    9efc:	00004108 	.word	0x00004108
    9f00:	0006f500 	.word	0x0006f500
    9f04:	00b50900 	.word	0x00b50900
    9f08:	00020000 	.word	0x00020000
    9f0c:	5f05d018 	.word	0x5f05d018
    9f10:	00081502 	.word	0x00081502
    9f14:	341a1500 	.word	0x341a1500
    9f18:	60050000 	.word	0x60050000
    9f1c:	00002502 	.word	0x00002502
    9f20:	00230200 	.word	0x00230200
    9f24:	0033c015 	.word	0x0033c015
    9f28:	02610500 	.word	0x02610500
    9f2c:	000005b4 	.word	0x000005b4
    9f30:	15042302 	.word	0x15042302
    9f34:	00003286 	.word	0x00003286
    9f38:	15026205 	.word	0x15026205
    9f3c:	02000008 	.word	0x02000008
    9f40:	72150823 	.word	0x72150823
    9f44:	05000034 	.word	0x05000034
    9f48:	017c0263 	.word	0x017c0263
    9f4c:	23020000 	.word	0x23020000
    9f50:	32e01524 	.word	0x32e01524
    9f54:	64050000 	.word	0x64050000
    9f58:	00004802 	.word	0x00004802
    9f5c:	48230200 	.word	0x48230200
    9f60:	00334115 	.word	0x00334115
    9f64:	02650500 	.word	0x02650500
    9f68:	00000056 	.word	0x00000056
    9f6c:	15502302 	.word	0x15502302
    9f70:	00003488 	.word	0x00003488
    9f74:	aa026605 	.word	0xaa026605
    9f78:	02000006 	.word	0x02000006
    9f7c:	4c155823 	.word	0x4c155823
    9f80:	05000033 	.word	0x05000033
    9f84:	00dd0267 	.word	0x00dd0267
    9f88:	23020000 	.word	0x23020000
    9f8c:	348d1568 	.word	0x348d1568
    9f90:	68050000 	.word	0x68050000
    9f94:	0000dd02 	.word	0x0000dd02
    9f98:	70230200 	.word	0x70230200
    9f9c:	00316e15 	.word	0x00316e15
    9fa0:	02690500 	.word	0x02690500
    9fa4:	000000dd 	.word	0x000000dd
    9fa8:	15782302 	.word	0x15782302
    9fac:	00003445 	.word	0x00003445
    9fb0:	25026a05 	.word	0x25026a05
    9fb4:	03000008 	.word	0x03000008
    9fb8:	15018023 	.word	0x15018023
    9fbc:	0000327a 	.word	0x0000327a
    9fc0:	35026b05 	.word	0x35026b05
    9fc4:	03000008 	.word	0x03000008
    9fc8:	15018823 	.word	0x15018823
    9fcc:	000033e3 	.word	0x000033e3
    9fd0:	48026c05 	.word	0x48026c05
    9fd4:	03000000 	.word	0x03000000
    9fd8:	1501a023 	.word	0x1501a023
    9fdc:	000031fe 	.word	0x000031fe
    9fe0:	dd026d05 	.word	0xdd026d05
    9fe4:	03000000 	.word	0x03000000
    9fe8:	1501a423 	.word	0x1501a423
    9fec:	0000315f 	.word	0x0000315f
    9ff0:	dd026e05 	.word	0xdd026e05
    9ff4:	03000000 	.word	0x03000000
    9ff8:	1501ac23 	.word	0x1501ac23
    9ffc:	000031ed 	.word	0x000031ed
    a000:	dd026f05 	.word	0xdd026f05
    a004:	03000000 	.word	0x03000000
    a008:	1501b423 	.word	0x1501b423
    a00c:	00003136 	.word	0x00003136
    a010:	dd027005 	.word	0xdd027005
    a014:	03000000 	.word	0x03000000
    a018:	1501bc23 	.word	0x1501bc23
    a01c:	00003145 	.word	0x00003145
    a020:	dd027105 	.word	0xdd027105
    a024:	03000000 	.word	0x03000000
    a028:	0001c423 	.word	0x0001c423
    a02c:	0005ba08 	.word	0x0005ba08
    a030:	00082500 	.word	0x00082500
    a034:	00b50900 	.word	0x00b50900
    a038:	00190000 	.word	0x00190000
    a03c:	0005ba08 	.word	0x0005ba08
    a040:	00083500 	.word	0x00083500
    a044:	00b50900 	.word	0x00b50900
    a048:	00070000 	.word	0x00070000
    a04c:	0005ba08 	.word	0x0005ba08
    a050:	00084500 	.word	0x00084500
    a054:	00b50900 	.word	0x00b50900
    a058:	00170000 	.word	0x00170000
    a05c:	7705f018 	.word	0x7705f018
    a060:	00086d02 	.word	0x00086d02
    a064:	32c51500 	.word	0x32c51500
    a068:	79050000 	.word	0x79050000
    a06c:	00086d02 	.word	0x00086d02
    a070:	00230200 	.word	0x00230200
    a074:	00343c15 	.word	0x00343c15
    a078:	027a0500 	.word	0x027a0500
    a07c:	0000087d 	.word	0x0000087d
    a080:	00782302 	.word	0x00782302
    a084:	0002ee08 	.word	0x0002ee08
    a088:	00087d00 	.word	0x00087d00
    a08c:	00b50900 	.word	0x00b50900
    a090:	001d0000 	.word	0x001d0000
    a094:	00002508 	.word	0x00002508
    a098:	00088d00 	.word	0x00088d00
    a09c:	00b50900 	.word	0x00b50900
    a0a0:	001d0000 	.word	0x001d0000
    a0a4:	5d05f019 	.word	0x5d05f019
    a0a8:	0008af02 	.word	0x0008af02
    a0ac:	33851a00 	.word	0x33851a00
    a0b0:	72050000 	.word	0x72050000
    a0b4:	0006f502 	.word	0x0006f502
    a0b8:	345f1a00 	.word	0x345f1a00
    a0bc:	7b050000 	.word	0x7b050000
    a0c0:	00084502 	.word	0x00084502
    a0c4:	ba080000 	.word	0xba080000
    a0c8:	bf000005 	.word	0xbf000005
    a0cc:	09000008 	.word	0x09000008
    a0d0:	000000b5 	.word	0x000000b5
    a0d4:	011b0018 	.word	0x011b0018
    a0d8:	000008cb 	.word	0x000008cb
    a0dc:	00045114 	.word	0x00045114
    a0e0:	04100000 	.word	0x04100000
    a0e4:	000008bf 	.word	0x000008bf
    a0e8:	01660410 	.word	0x01660410
    a0ec:	011b0000 	.word	0x011b0000
    a0f0:	000008e3 	.word	0x000008e3
    a0f4:	00004814 	.word	0x00004814
    a0f8:	04100000 	.word	0x04100000
    a0fc:	000008e9 	.word	0x000008e9
    a100:	08d70410 	.word	0x08d70410
    a104:	57080000 	.word	0x57080000
    a108:	ff000006 	.word	0xff000006
    a10c:	09000008 	.word	0x09000008
    a110:	000000b5 	.word	0x000000b5
    a114:	011c0002 	.word	0x011c0002
    a118:	000036fa 	.word	0x000036fa
    a11c:	00011201 	.word	0x00011201
    a120:	00000000 	.word	0x00000000
    a124:	6b000000 	.word	0x6b000000
    a128:	92000030 	.word	0x92000030
    a12c:	1d000009 	.word	0x1d000009
    a130:	00003415 	.word	0x00003415
    a134:	00481001 	.word	0x00481001
    a138:	30960000 	.word	0x30960000
    a13c:	641e0000 	.word	0x641e0000
    a140:	f3100100 	.word	0xf3100100
    a144:	e5000000 	.word	0xe5000000
    a148:	1f000030 	.word	0x1f000030
    a14c:	13010070 	.word	0x13010070
    a150:	000002a7 	.word	0x000002a7
    a154:	47205601 	.word	0x47205601
    a158:	01000037 	.word	0x01000037
    a15c:	00099214 	.word	0x00099214
    a160:	31a92000 	.word	0x31a92000
    a164:	15010000 	.word	0x15010000
    a168:	00000998 	.word	0x00000998
    a16c:	01006e1f 	.word	0x01006e1f
    a170:	00004816 	.word	0x00004816
    a174:	21550100 	.word	0x21550100
    a178:	17010069 	.word	0x17010069
    a17c:	00000048 	.word	0x00000048
    a180:	006e6622 	.word	0x006e6622
    a184:	02bf1801 	.word	0x02bf1801
    a188:	31030000 	.word	0x31030000
    a18c:	4d230000 	.word	0x4d230000
    a190:	01000037 	.word	0x01000037
    a194:	02382449 	.word	0x02382449
    a198:	691f0000 	.word	0x691f0000
    a19c:	0100646e 	.word	0x0100646e
    a1a0:	00004827 	.word	0x00004827
    a1a4:	00580100 	.word	0x00580100
    a1a8:	a7041000 	.word	0xa7041000
    a1ac:	10000002 	.word	0x10000002
    a1b0:	00020704 	.word	0x00020704
    a1b4:	33f02500 	.word	0x33f02500
    a1b8:	28050000 	.word	0x28050000
    a1bc:	0009ac03 	.word	0x0009ac03
    a1c0:	16010100 	.word	0x16010100
    a1c4:	00000451 	.word	0x00000451
    a1c8:	00004900 	.word	0x00004900
    a1cc:	92000200 	.word	0x92000200
    a1d0:	04000022 	.word	0x04000022
    a1d4:	0021be01 	.word	0x0021be01
    a1d8:	00025800 	.word	0x00025800
    a1dc:	74726300 	.word	0x74726300
    a1e0:	73612e6e 	.word	0x73612e6e
    a1e4:	3a63006d 	.word	0x3a63006d
    a1e8:	6e69775c 	.word	0x6e69775c
    a1ec:	736d7261 	.word	0x736d7261
    a1f0:	6975625c 	.word	0x6975625c
    a1f4:	675c646c 	.word	0x675c646c
    a1f8:	622d6363 	.word	0x622d6363
    a1fc:	646c6975 	.word	0x646c6975
    a200:	6363675c 	.word	0x6363675c
    a204:	554e4700 	.word	0x554e4700
    a208:	20534120 	.word	0x20534120
    a20c:	38312e32 	.word	0x38312e32
    a210:	0030352e 	.word	0x0030352e
    a214:	Address 0x0000a214 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	0b20053b 	bleq	8015a8 <__Stack_Size+0x8011a8>
      b8:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
      bc:	030c3f00 	movweq	r3, #52992	; 0xcf00
      c0:	3b0b3a0e 	blcc	2ce900 <__Stack_Size+0x2ce500>
      c4:	110c2705 	tstne	ip, r5, lsl #14
      c8:	40011201 	andmi	r1, r1, r1, lsl #4
      cc:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
      d0:	1331002e 	teqne	r1, #46	; 0x2e
      d4:	01120111 	tsteq	r2, r1, lsl r1
      d8:	00000a40 	andeq	r0, r0, r0, asr #20
      dc:	3f002e0f 	svccc	0x00002e0f
      e0:	3a0e030c 	bcc	380d18 <__Stack_Size+0x380918>
      e4:	110b3b0b 	tstne	fp, fp, lsl #22
      e8:	40011201 	andmi	r1, r1, r1, lsl #4
      ec:	10000006 	andne	r0, r0, r6
      f0:	0c3f012e 	ldfeqs	f0, [pc], #-184
      f4:	0b3a0e03 	bleq	e83908 <__Stack_Size+0xe83508>
      f8:	0c270b3b 	stceq	11, cr0, [r7], #-236
      fc:	01111349 	tsteq	r1, r9, asr #6
     100:	06400112 	undefined
     104:	00001301 	andeq	r1, r0, r1, lsl #6
     108:	03003411 	movweq	r3, #1041	; 0x411
     10c:	3b0b3a08 	blcc	2ce934 <__Stack_Size+0x2ce534>
     110:	0013490b 	andseq	r4, r3, fp, lsl #18
     114:	00341200 	eorseq	r1, r4, r0, lsl #4
     118:	0b3a0e03 	bleq	e8392c <__Stack_Size+0xe8352c>
     11c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     120:	34130000 	ldrcc	r0, [r3]
     124:	3a080300 	bcc	200d2c <__Stack_Size+0x20092c>
     128:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     12c:	00060213 	andeq	r0, r6, r3, lsl r2
     130:	00341400 	eorseq	r1, r4, r0, lsl #8
     134:	0b3a0803 	bleq	e82148 <__Stack_Size+0xe81d48>
     138:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     13c:	00000a02 	andeq	r0, r0, r2, lsl #20
     140:	31001d15 	tstcc	r0, r5, lsl sp
     144:	58065513 	stmdapl	r6, {r0, r1, r4, r8, sl, ip, lr}
     148:	000b590b 	andeq	r5, fp, fp, lsl #18
     14c:	00241600 	eoreq	r1, r4, r0, lsl #12
     150:	0b3e0b0b 	bleq	f82d84 <__Stack_Size+0xf82984>
     154:	00000803 	andeq	r0, r0, r3, lsl #16
     158:	03003417 	movweq	r3, #1047	; 0x417
     15c:	3b0b3a0e 	blcc	2ce99c <__Stack_Size+0x2ce59c>
     160:	3f13490b 	svccc	0x0013490b
     164:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     168:	01011800 	tsteq	r1, r0, lsl #16
     16c:	13011349 	movwne	r1, #4937	; 0x1349
     170:	21190000 	tstcs	r9, r0
     174:	2f134900 	svccs	0x00134900
     178:	1a00000b 	bne	1ac <_Minimum_Stack_Size+0xac>
     17c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     180:	0b3b0b3a 	bleq	ec2e70 <__Stack_Size+0xec2a70>
     184:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     188:	00000a02 	andeq	r0, r0, r2, lsl #20
     18c:	01110100 	tsteq	r1, r0, lsl #2
     190:	0b130e25 	bleq	4c3a2c <__Stack_Size+0x4c362c>
     194:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     198:	01120111 	tsteq	r2, r1, lsl r1
     19c:	00000610 	andeq	r0, r0, r0, lsl r6
     1a0:	0b002402 	bleq	91b0 <__Stack_Size+0x8db0>
     1a4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     1a8:	0300000e 	movweq	r0, #14	; 0xe
     1ac:	0b0b0024 	bleq	2c0244 <__Stack_Size+0x2bfe44>
     1b0:	00000b3e 	andeq	r0, r0, lr, lsr fp
     1b4:	3f002e04 	svccc	0x00002e04
     1b8:	3a0e030c 	bcc	380df0 <__Stack_Size+0x3809f0>
     1bc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     1c0:	1201110c 	andne	r1, r1, #3	; 0x3
     1c4:	000a4001 	andeq	r4, sl, r1
     1c8:	002e0500 	eoreq	r0, lr, r0, lsl #10
     1cc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     1d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     1d4:	01110c27 	tsteq	r1, r7, lsr #24
     1d8:	0a400112 	beq	1000628 <__Stack_Size+0x1000228>
     1dc:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     1e0:	030c3f00 	movweq	r3, #52992	; 0xcf00
     1e4:	3b0b3a0e 	blcc	2cea24 <__Stack_Size+0x2ce624>
     1e8:	110c2705 	tstne	ip, r5, lsl #14
     1ec:	40011201 	andmi	r1, r1, r1, lsl #4
     1f0:	07000006 	streq	r0, [r0, -r6]
     1f4:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     1f8:	0b3a0e03 	bleq	e83a0c <__Stack_Size+0xe8360c>
     1fc:	0c270b3b 	stceq	11, cr0, [r7], #-236
     200:	01120111 	tsteq	r2, r1, lsl r1
     204:	00000640 	andeq	r0, r0, r0, asr #12
     208:	01110100 	tsteq	r1, r0, lsl #2
     20c:	0b130e25 	bleq	4c3aa8 <__Stack_Size+0x4c36a8>
     210:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     214:	01120111 	tsteq	r2, r1, lsl r1
     218:	00000610 	andeq	r0, r0, r0, lsl r6
     21c:	0b002402 	bleq	922c <__Stack_Size+0x8e2c>
     220:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     224:	0300000e 	movweq	r0, #14	; 0xe
     228:	08030016 	stmdaeq	r3, {r1, r2, r4}
     22c:	0b3b0b3a 	bleq	ec2f1c <__Stack_Size+0xec2b1c>
     230:	00001349 	andeq	r1, r0, r9, asr #6
     234:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     238:	05000013 	streq	r0, [r0, #-19]
     23c:	0b0b0104 	bleq	2c0654 <__Stack_Size+0x2c0254>
     240:	0b3b0b3a 	bleq	ec2f30 <__Stack_Size+0xec2b30>
     244:	00001301 	andeq	r1, r0, r1, lsl #6
     248:	03002806 	movweq	r2, #2054	; 0x806
     24c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     250:	00280700 	eoreq	r0, r8, r0, lsl #14
     254:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     258:	16080000 	strne	r0, [r8], -r0
     25c:	3a0e0300 	bcc	380e64 <__Stack_Size+0x380a64>
     260:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     264:	09000013 	stmdbeq	r0, {r0, r1, r4}
     268:	0b0b0024 	bleq	2c0300 <__Stack_Size+0x2bff00>
     26c:	00000b3e 	andeq	r0, r0, lr, lsr fp
     270:	0b01130a 	bleq	44ea0 <__Stack_Size+0x44aa0>
     274:	3b0b3a0b 	blcc	2ceaa8 <__Stack_Size+0x2ce6a8>
     278:	00130105 	andseq	r0, r3, r5, lsl #2
     27c:	000d0b00 	andeq	r0, sp, r0, lsl #22
     280:	0b3a0803 	bleq	e82294 <__Stack_Size+0xe81e94>
     284:	1349053b 	movtne	r0, #38203	; 0x953b
     288:	00000a38 	andeq	r0, r0, r8, lsr sl
     28c:	03000d0c 	movweq	r0, #3340	; 0xd0c
     290:	3b0b3a0e 	blcc	2cead0 <__Stack_Size+0x2ce6d0>
     294:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     298:	0d00000a 	stceq	0, cr0, [r0, #-40]
     29c:	0b0b0113 	bleq	2c06f0 <__Stack_Size+0x2c02f0>
     2a0:	0b3b0b3a 	bleq	ec2f90 <__Stack_Size+0xec2b90>
     2a4:	00001301 	andeq	r1, r0, r1, lsl #6
     2a8:	03000d0e 	movweq	r0, #3342	; 0xd0e
     2ac:	3b0b3a0e 	blcc	2ceaec <__Stack_Size+0x2ce6ec>
     2b0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     2b4:	0f00000a 	svceq	0x0000000a
     2b8:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     2bc:	0b3a0e03 	bleq	e83ad0 <__Stack_Size+0xe836d0>
     2c0:	01110b3b 	tsteq	r1, fp, lsr fp
     2c4:	0a400112 	beq	1000714 <__Stack_Size+0x1000314>
     2c8:	2e100000 	wxorcs	wr0, wr0, wr0
     2cc:	030c3f00 	movweq	r3, #52992	; 0xcf00
     2d0:	3b0b3a0e 	blcc	2ceb10 <__Stack_Size+0x2ce710>
     2d4:	110c270b 	tstne	ip, fp, lsl #14
     2d8:	40011201 	andmi	r1, r1, r1, lsl #4
     2dc:	11000006 	tstne	r0, r6
     2e0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     2e4:	0b3a0e03 	bleq	e83af8 <__Stack_Size+0xe836f8>
     2e8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     2ec:	01120111 	tsteq	r2, r1, lsl r1
     2f0:	13010640 	movwne	r0, #5696	; 0x1640
     2f4:	34120000 	ldrcc	r0, [r2]
     2f8:	3a0e0300 	bcc	380f00 <__Stack_Size+0x380b00>
     2fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     300:	000a0213 	andeq	r0, sl, r3, lsl r2
     304:	012e1300 	teqeq	lr, r0, lsl #6
     308:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     30c:	0b3b0b3a 	bleq	ec2ffc <__Stack_Size+0xec2bfc>
     310:	01110c27 	tsteq	r1, r7, lsr #24
     314:	06400112 	undefined
     318:	34140000 	ldrcc	r0, [r4]
     31c:	3a0e0300 	bcc	380f24 <__Stack_Size+0x380b24>
     320:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     324:	00000013 	andeq	r0, r0, r3, lsl r0
     328:	25011101 	strcs	r1, [r1, #-257]
     32c:	030b130e 	movweq	r1, #45838	; 0xb30e
     330:	110e1b0e 	tstne	lr, lr, lsl #22
     334:	10011201 	andne	r1, r1, r1, lsl #4
     338:	02000006 	andeq	r0, r0, #6	; 0x6
     33c:	0b0b0024 	bleq	2c03d4 <__Stack_Size+0x2bffd4>
     340:	0e030b3e 	vmoveq.16	d3[0], r0
     344:	16030000 	strne	r0, [r3], -r0
     348:	3a080300 	bcc	200f50 <__Stack_Size+0x200b50>
     34c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     350:	04000013 	streq	r0, [r0], #-19
     354:	13490035 	movtne	r0, #36917	; 0x9035
     358:	04050000 	streq	r0, [r5]
     35c:	3a0b0b01 	bcc	2c2f68 <__Stack_Size+0x2c2b68>
     360:	010b3b0b 	tsteq	fp, fp, lsl #22
     364:	06000013 	undefined
     368:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     36c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     370:	03002807 	movweq	r2, #2055	; 0x807
     374:	000d1c08 	andeq	r1, sp, r8, lsl #24
     378:	00240800 	eoreq	r0, r4, r0, lsl #16
     37c:	0b3e0b0b 	bleq	f82fb0 <__Stack_Size+0xf82bb0>
     380:	13090000 	movwne	r0, #36864	; 0x9000
     384:	3a0b0b01 	bcc	2c2f90 <__Stack_Size+0x2c2b90>
     388:	01053b0b 	tsteq	r5, fp, lsl #22
     38c:	0a000013 	beq	3e0 <_Minimum_Stack_Size+0x2e0>
     390:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     394:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     398:	0a381349 	beq	e050c4 <__Stack_Size+0xe04cc4>
     39c:	0d0b0000 	stceq	0, cr0, [fp]
     3a0:	3a0e0300 	bcc	380fa8 <__Stack_Size+0x380ba8>
     3a4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     3a8:	000a3813 	andeq	r3, sl, r3, lsl r8
     3ac:	01130c00 	tsteq	r3, r0, lsl #24
     3b0:	0b3a0b0b 	bleq	e82fe4 <__Stack_Size+0xe82be4>
     3b4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     3b8:	0d0d0000 	stceq	0, cr0, [sp]
     3bc:	3a0e0300 	bcc	380fc4 <__Stack_Size+0x380bc4>
     3c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3c4:	000a3813 	andeq	r3, sl, r3, lsl r8
     3c8:	00160e00 	andseq	r0, r6, r0, lsl #28
     3cc:	0b3a0e03 	bleq	e83be0 <__Stack_Size+0xe837e0>
     3d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3d4:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     3d8:	030c3f00 	movweq	r3, #52992	; 0xcf00
     3dc:	3b0b3a0e 	blcc	2cec1c <__Stack_Size+0x2ce81c>
     3e0:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     3e4:	00064001 	andeq	r4, r6, r1
     3e8:	012e1000 	teqeq	lr, r0
     3ec:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     3f0:	0b3b0b3a 	bleq	ec30e0 <__Stack_Size+0xec2ce0>
     3f4:	01110c27 	tsteq	r1, r7, lsr #24
     3f8:	06400112 	undefined
     3fc:	00001301 	andeq	r1, r0, r1, lsl #6
     400:	03000511 	movweq	r0, #1297	; 0x511
     404:	3b0b3a0e 	blcc	2cec44 <__Stack_Size+0x2ce844>
     408:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     40c:	12000006 	andne	r0, r0, #6	; 0x6
     410:	08030005 	stmdaeq	r3, {r0, r2}
     414:	0b3b0b3a 	bleq	ec3104 <__Stack_Size+0xec2d04>
     418:	06021349 	streq	r1, [r2], -r9, asr #6
     41c:	34130000 	ldrcc	r0, [r3]
     420:	3a080300 	bcc	201028 <__Stack_Size+0x200c28>
     424:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     428:	000a0213 	andeq	r0, sl, r3, lsl r2
     42c:	000f1400 	andeq	r1, pc, r0, lsl #8
     430:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     434:	24150000 	ldrcs	r0, [r5]
     438:	3e0b0b00 	fmacdcc	d0, d11, d0
     43c:	0008030b 	andeq	r0, r8, fp, lsl #6
     440:	00341600 	eorseq	r1, r4, r0, lsl #12
     444:	0b3a0e03 	bleq	e83c58 <__Stack_Size+0xe83858>
     448:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     44c:	00000a02 	andeq	r0, r0, r2, lsl #20
     450:	03003417 	movweq	r3, #1047	; 0x417
     454:	3b0b3a0e 	blcc	2cec94 <__Stack_Size+0x2ce894>
     458:	3f13490b 	svccc	0x0013490b
     45c:	000a020c 	andeq	r0, sl, ip, lsl #4
     460:	01011800 	tsteq	r1, r0, lsl #16
     464:	13011349 	movwne	r1, #4937	; 0x1349
     468:	21190000 	tstcs	r9, r0
     46c:	2f134900 	svccs	0x00134900
     470:	0000000b 	andeq	r0, r0, fp
     474:	25011101 	strcs	r1, [r1, #-257]
     478:	030b130e 	movweq	r1, #45838	; 0xb30e
     47c:	110e1b0e 	tstne	lr, lr, lsl #22
     480:	10011201 	andne	r1, r1, r1, lsl #4
     484:	02000006 	andeq	r0, r0, #6	; 0x6
     488:	0b0b0024 	bleq	2c0520 <__Stack_Size+0x2c0120>
     48c:	0e030b3e 	vmoveq.16	d3[0], r0
     490:	16030000 	strne	r0, [r3], -r0
     494:	3a080300 	bcc	20109c <__Stack_Size+0x200c9c>
     498:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     49c:	04000013 	streq	r0, [r0], #-19
     4a0:	13490035 	movtne	r0, #36917	; 0x9035
     4a4:	04050000 	streq	r0, [r5]
     4a8:	3a0b0b01 	bcc	2c30b4 <__Stack_Size+0x2c2cb4>
     4ac:	010b3b0b 	tsteq	fp, fp, lsl #22
     4b0:	06000013 	undefined
     4b4:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     4b8:	00000d1c 	andeq	r0, r0, ip, lsl sp
     4bc:	03002807 	movweq	r2, #2055	; 0x807
     4c0:	000d1c08 	andeq	r1, sp, r8, lsl #24
     4c4:	00240800 	eoreq	r0, r4, r0, lsl #16
     4c8:	0b3e0b0b 	bleq	f830fc <__Stack_Size+0xf82cfc>
     4cc:	13090000 	movwne	r0, #36864	; 0x9000
     4d0:	3a0b0b01 	bcc	2c30dc <__Stack_Size+0x2c2cdc>
     4d4:	01053b0b 	tsteq	r5, fp, lsl #22
     4d8:	0a000013 	beq	52c <__Stack_Size+0x12c>
     4dc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     4e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     4e4:	0a381349 	beq	e05210 <__Stack_Size+0xe04e10>
     4e8:	0d0b0000 	stceq	0, cr0, [fp]
     4ec:	3a0e0300 	bcc	3810f4 <__Stack_Size+0x380cf4>
     4f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4f4:	000a3813 	andeq	r3, sl, r3, lsl r8
     4f8:	01130c00 	tsteq	r3, r0, lsl #24
     4fc:	0b3a0b0b 	bleq	e83130 <__Stack_Size+0xe82d30>
     500:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     504:	0d0d0000 	stceq	0, cr0, [sp]
     508:	3a0e0300 	bcc	381110 <__Stack_Size+0x380d10>
     50c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     510:	000a3813 	andeq	r3, sl, r3, lsl r8
     514:	00160e00 	andseq	r0, r6, r0, lsl #28
     518:	0b3a0e03 	bleq	e83d2c <__Stack_Size+0xe8392c>
     51c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     520:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     524:	030c3f01 	movweq	r3, #52993	; 0xcf01
     528:	3b0b3a0e 	blcc	2ced68 <__Stack_Size+0x2ce968>
     52c:	110c270b 	tstne	ip, fp, lsl #14
     530:	40011201 	andmi	r1, r1, r1, lsl #4
     534:	00130106 	andseq	r0, r3, r6, lsl #2
     538:	00051000 	andeq	r1, r5, r0
     53c:	0b3a0e03 	bleq	e83d50 <__Stack_Size+0xe83950>
     540:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     544:	00000602 	andeq	r0, r0, r2, lsl #12
     548:	03003411 	movweq	r3, #1041	; 0x411
     54c:	3b0b3a0e 	blcc	2ced8c <__Stack_Size+0x2ce98c>
     550:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     554:	1200000a 	andne	r0, r0, #10	; 0xa
     558:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     55c:	0b3a0e03 	bleq	e83d70 <__Stack_Size+0xe83970>
     560:	0c270b3b 	stceq	11, cr0, [r7], #-236
     564:	01120111 	tsteq	r2, r1, lsl r1
     568:	00000640 	andeq	r0, r0, r0, asr #12
     56c:	03000513 	movweq	r0, #1299	; 0x513
     570:	3b0b3a08 	blcc	2ced98 <__Stack_Size+0x2ce998>
     574:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     578:	14000006 	strne	r0, [r0], #-6
     57c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     580:	0b3b0b3a 	bleq	ec3270 <__Stack_Size+0xec2e70>
     584:	06021349 	streq	r1, [r2], -r9, asr #6
     588:	34150000 	ldrcc	r0, [r5]
     58c:	3a0e0300 	bcc	381194 <__Stack_Size+0x380d94>
     590:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     594:	00060213 	andeq	r0, r6, r3, lsl r2
     598:	01011600 	tsteq	r1, r0, lsl #12
     59c:	13011349 	movwne	r1, #4937	; 0x1349
     5a0:	21170000 	tstcs	r7, r0
     5a4:	2f134900 	svccs	0x00134900
     5a8:	1800000b 	stmdane	r0, {r0, r1, r3}
     5ac:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     5b0:	0b3b0b3a 	bleq	ec32a0 <__Stack_Size+0xec2ea0>
     5b4:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     5b8:	00000a02 	andeq	r0, r0, r2, lsl #20
     5bc:	01110100 	tsteq	r1, r0, lsl #2
     5c0:	0b130e25 	bleq	4c3e5c <__Stack_Size+0x4c3a5c>
     5c4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     5c8:	01120111 	tsteq	r2, r1, lsl r1
     5cc:	00000610 	andeq	r0, r0, r0, lsl r6
     5d0:	0b002402 	bleq	95e0 <__Stack_Size+0x91e0>
     5d4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5d8:	0300000e 	movweq	r0, #14	; 0xe
     5dc:	08030016 	stmdaeq	r3, {r1, r2, r4}
     5e0:	0b3b0b3a 	bleq	ec32d0 <__Stack_Size+0xec2ed0>
     5e4:	00001349 	andeq	r1, r0, r9, asr #6
     5e8:	0b002404 	bleq	9600 <__Stack_Size+0x9200>
     5ec:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     5f0:	002e0500 	eoreq	r0, lr, r0, lsl #10
     5f4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     5f8:	0b3b0b3a 	bleq	ec32e8 <__Stack_Size+0xec2ee8>
     5fc:	01120111 	tsteq	r2, r1, lsl r1
     600:	00000a40 	andeq	r0, r0, r0, asr #20
     604:	3f012e06 	svccc	0x00012e06
     608:	3a0e030c 	bcc	381240 <__Stack_Size+0x380e40>
     60c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     610:	1201110c 	andne	r1, r1, #3	; 0x3
     614:	01064001 	tsteq	r6, r1
     618:	07000013 	smladeq	r0, r3, r0, r0
     61c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     620:	0b3b0b3a 	bleq	ec3310 <__Stack_Size+0xec2f10>
     624:	06021349 	streq	r1, [r2], -r9, asr #6
     628:	34080000 	strcc	r0, [r8]
     62c:	3a0e0300 	bcc	381234 <__Stack_Size+0x380e34>
     630:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     634:	09000013 	stmdbeq	r0, {r0, r1, r4}
     638:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     63c:	0b3b0b3a 	bleq	ec332c <__Stack_Size+0xec2f2c>
     640:	06021349 	streq	r1, [r2], -r9, asr #6
     644:	050a0000 	streq	r0, [sl]
     648:	3a080300 	bcc	201250 <__Stack_Size+0x200e50>
     64c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     650:	00060213 	andeq	r0, r6, r3, lsl r2
     654:	00340b00 	eorseq	r0, r4, r0, lsl #22
     658:	0b3a0e03 	bleq	e83e6c <__Stack_Size+0xe83a6c>
     65c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     660:	0a020c3f 	beq	83764 <__Stack_Size+0x83364>
     664:	01000000 	tsteq	r0, r0
     668:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     66c:	0e030b13 	vmoveq.32	d3[0], r0
     670:	01110e1b 	tsteq	r1, fp, lsl lr
     674:	06100112 	undefined
     678:	24020000 	strcs	r0, [r2]
     67c:	3e0b0b00 	fmacdcc	d0, d11, d0
     680:	000e030b 	andeq	r0, lr, fp, lsl #6
     684:	00160300 	andseq	r0, r6, r0, lsl #6
     688:	0b3a0803 	bleq	e8269c <__Stack_Size+0xe8229c>
     68c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     690:	35040000 	strcc	r0, [r4]
     694:	00134900 	andseq	r4, r3, r0, lsl #18
     698:	01040500 	tsteq	r4, r0, lsl #10
     69c:	0b3a0b0b 	bleq	e832d0 <__Stack_Size+0xe82ed0>
     6a0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     6a4:	28060000 	stmdacs	r6, {}
     6a8:	1c0e0300 	stcne	3, cr0, [lr], {0}
     6ac:	0700000d 	streq	r0, [r0, -sp]
     6b0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     6b4:	0b3b0b3a 	bleq	ec33a4 <__Stack_Size+0xec2fa4>
     6b8:	00001349 	andeq	r1, r0, r9, asr #6
     6bc:	0b011308 	bleq	452e4 <__Stack_Size+0x44ee4>
     6c0:	3b0b3a0b 	blcc	2ceef4 <__Stack_Size+0x2ceaf4>
     6c4:	0013010b 	andseq	r0, r3, fp, lsl #2
     6c8:	000d0900 	andeq	r0, sp, r0, lsl #18
     6cc:	0b3a0803 	bleq	e826e0 <__Stack_Size+0xe822e0>
     6d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6d4:	00000a38 	andeq	r0, r0, r8, lsr sl
     6d8:	03000d0a 	movweq	r0, #3338	; 0xd0a
     6dc:	3b0b3a0e 	blcc	2cef1c <__Stack_Size+0x2ceb1c>
     6e0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     6e4:	0b00000a 	bleq	714 <__Stack_Size+0x314>
     6e8:	0b0b0024 	bleq	2c0780 <__Stack_Size+0x2c0380>
     6ec:	00000b3e 	andeq	r0, r0, lr, lsr fp
     6f0:	0b01130c 	bleq	45328 <__Stack_Size+0x44f28>
     6f4:	3b0b3a0b 	blcc	2cef28 <__Stack_Size+0x2ceb28>
     6f8:	00130105 	andseq	r0, r3, r5, lsl #2
     6fc:	000d0d00 	andeq	r0, sp, r0, lsl #26
     700:	0b3a0803 	bleq	e82714 <__Stack_Size+0xe82314>
     704:	1349053b 	movtne	r0, #38203	; 0x953b
     708:	00000a38 	andeq	r0, r0, r8, lsr sl
     70c:	03000d0e 	movweq	r0, #3342	; 0xd0e
     710:	3b0b3a0e 	blcc	2cef50 <__Stack_Size+0x2ceb50>
     714:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     718:	0f00000a 	svceq	0x0000000a
     71c:	0c3f012e 	ldfeqs	f0, [pc], #-184
     720:	0b3a0e03 	bleq	e83f34 <__Stack_Size+0xe83b34>
     724:	0c270b3b 	stceq	11, cr0, [r7], #-236
     728:	0b201349 	bleq	805454 <__Stack_Size+0x805054>
     72c:	00001301 	andeq	r1, r0, r1, lsl #6
     730:	03000510 	movweq	r0, #1296	; 0x510
     734:	3b0b3a0e 	blcc	2cef74 <__Stack_Size+0x2ceb74>
     738:	0013490b 	andseq	r4, r3, fp, lsl #18
     73c:	012e1100 	teqeq	lr, r0, lsl #2
     740:	01111331 	tsteq	r1, r1, lsr r3
     744:	0a400112 	beq	1000b94 <__Stack_Size+0x1000794>
     748:	00001301 	andeq	r1, r0, r1, lsl #6
     74c:	31000512 	tstcc	r0, r2, lsl r5
     750:	00060213 	andeq	r0, r6, r3, lsl r2
     754:	012e1300 	teqeq	lr, r0, lsl #6
     758:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     75c:	0b3b0b3a 	bleq	ec344c <__Stack_Size+0xec304c>
     760:	01120111 	tsteq	r2, r1, lsl r1
     764:	13010640 	movwne	r0, #5696	; 0x1640
     768:	34140000 	ldrcc	r0, [r4]
     76c:	3a0e0300 	bcc	381374 <__Stack_Size+0x380f74>
     770:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     774:	000a0213 	andeq	r0, sl, r3, lsl r2
     778:	012e1500 	teqeq	lr, r0, lsl #10
     77c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     780:	0b3b0b3a 	bleq	ec3470 <__Stack_Size+0xec3070>
     784:	13490c27 	movtne	r0, #39975	; 0x9c27
     788:	01120111 	tsteq	r2, r1, lsl r1
     78c:	00000640 	andeq	r0, r0, r0, asr #12
     790:	03000516 	movweq	r0, #1302	; 0x516
     794:	3b0b3a0e 	blcc	2cefd4 <__Stack_Size+0x2cebd4>
     798:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     79c:	17000006 	strne	r0, [r0, -r6]
     7a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     7a4:	0b3b0b3a 	bleq	ec3494 <__Stack_Size+0xec3094>
     7a8:	06021349 	streq	r1, [r2], -r9, asr #6
     7ac:	1d180000 	ldcne	0, cr0, [r8]
     7b0:	11133101 	tstne	r3, r1, lsl #2
     7b4:	58011201 	stmdapl	r1, {r0, r9, ip}
     7b8:	010b590b 	tsteq	fp, fp, lsl #18
     7bc:	19000013 	stmdbne	r0, {r0, r1, r4}
     7c0:	13310005 	teqne	r1, #5	; 0x5
     7c4:	1d1a0000 	ldcne	0, cr0, [sl]
     7c8:	55133101 	ldrpl	r3, [r3, #-257]
     7cc:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     7d0:	0000000b 	andeq	r0, r0, fp
     7d4:	25011101 	strcs	r1, [r1, #-257]
     7d8:	030b130e 	movweq	r1, #45838	; 0xb30e
     7dc:	110e1b0e 	tstne	lr, lr, lsl #22
     7e0:	10011201 	andne	r1, r1, r1, lsl #4
     7e4:	02000006 	andeq	r0, r0, #6	; 0x6
     7e8:	0b0b0024 	bleq	2c0880 <__Stack_Size+0x2c0480>
     7ec:	0e030b3e 	vmoveq.16	d3[0], r0
     7f0:	16030000 	strne	r0, [r3], -r0
     7f4:	3a080300 	bcc	2013fc <__Stack_Size+0x200ffc>
     7f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7fc:	04000013 	streq	r0, [r0], #-19
     800:	13490035 	movtne	r0, #36917	; 0x9035
     804:	04050000 	streq	r0, [r5]
     808:	3a0b0b01 	bcc	2c3414 <__Stack_Size+0x2c3014>
     80c:	010b3b0b 	tsteq	fp, fp, lsl #22
     810:	06000013 	undefined
     814:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     818:	00000d1c 	andeq	r0, r0, ip, lsl sp
     81c:	03002807 	movweq	r2, #2055	; 0x807
     820:	000d1c08 	andeq	r1, sp, r8, lsl #24
     824:	00160800 	andseq	r0, r6, r0, lsl #16
     828:	0b3a0e03 	bleq	e8403c <__Stack_Size+0xe83c3c>
     82c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     830:	13090000 	movwne	r0, #36864	; 0x9000
     834:	3a0b0b01 	bcc	2c3440 <__Stack_Size+0x2c3040>
     838:	010b3b0b 	tsteq	fp, fp, lsl #22
     83c:	0a000013 	beq	890 <__Stack_Size+0x490>
     840:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     844:	0b3b0b3a 	bleq	ec3534 <__Stack_Size+0xec3134>
     848:	0a381349 	beq	e05574 <__Stack_Size+0xe05174>
     84c:	0d0b0000 	stceq	0, cr0, [fp]
     850:	3a0e0300 	bcc	381458 <__Stack_Size+0x381058>
     854:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     858:	000a3813 	andeq	r3, sl, r3, lsl r8
     85c:	00240c00 	eoreq	r0, r4, r0, lsl #24
     860:	0b3e0b0b 	bleq	f83494 <__Stack_Size+0xf83094>
     864:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     868:	030c3f01 	movweq	r3, #52993	; 0xcf01
     86c:	3b0b3a0e 	blcc	2cf0ac <__Stack_Size+0x2cecac>
     870:	110c270b 	tstne	ip, fp, lsl #14
     874:	40011201 	andmi	r1, r1, r1, lsl #4
     878:	0013010a 	andseq	r0, r3, sl, lsl #2
     87c:	00050e00 	andeq	r0, r5, r0, lsl #28
     880:	0b3a0e03 	bleq	e84094 <__Stack_Size+0xe83c94>
     884:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     888:	00000a02 	andeq	r0, r0, r2, lsl #20
     88c:	0300340f 	movweq	r3, #1039	; 0x40f
     890:	3b0b3a0e 	blcc	2cf0d0 <__Stack_Size+0x2cecd0>
     894:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     898:	10000006 	andne	r0, r0, r6
     89c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8a0:	0b3b0b3a 	bleq	ec3590 <__Stack_Size+0xec3190>
     8a4:	00001349 	andeq	r1, r0, r9, asr #6
     8a8:	0b000f11 	bleq	44f4 <__Stack_Size+0x40f4>
     8ac:	0013490b 	andseq	r4, r3, fp, lsl #18
     8b0:	012e1200 	teqeq	lr, r0, lsl #4
     8b4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     8b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8bc:	01110c27 	tsteq	r1, r7, lsr #24
     8c0:	0a400112 	beq	1000d10 <__Stack_Size+0x1000910>
     8c4:	00001301 	andeq	r1, r0, r1, lsl #6
     8c8:	03000513 	movweq	r0, #1299	; 0x513
     8cc:	3b0b3a0e 	blcc	2cf10c <__Stack_Size+0x2ced0c>
     8d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     8d4:	1400000a 	strne	r0, [r0], #-10
     8d8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     8dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8e0:	06021349 	streq	r1, [r2], -r9, asr #6
     8e4:	34150000 	ldrcc	r0, [r5]
     8e8:	3a0e0300 	bcc	3814f0 <__Stack_Size+0x3810f0>
     8ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8f0:	000a0213 	andeq	r0, sl, r3, lsl r2
     8f4:	012e1600 	teqeq	lr, r0, lsl #12
     8f8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     8fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     900:	13490c27 	movtne	r0, #39975	; 0x9c27
     904:	01120111 	tsteq	r2, r1, lsl r1
     908:	13010a40 	movwne	r0, #6720	; 0x1a40
     90c:	34170000 	ldrcc	r0, [r7]
     910:	3a0e0300 	bcc	381518 <__Stack_Size+0x381118>
     914:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     918:	18000013 	stmdane	r0, {r0, r1, r4}
     91c:	0c3f012e 	ldfeqs	f0, [pc], #-184
     920:	0b3a0e03 	bleq	e84134 <__Stack_Size+0xe83d34>
     924:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     928:	01120111 	tsteq	r2, r1, lsl r1
     92c:	13010640 	movwne	r0, #5696	; 0x1640
     930:	34190000 	ldrcc	r0, [r9]
     934:	3a0e0300 	bcc	38153c <__Stack_Size+0x38113c>
     938:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     93c:	00060213 	andeq	r0, r6, r3, lsl r2
     940:	002e1a00 	eoreq	r1, lr, r0, lsl #20
     944:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     948:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     94c:	13490c27 	movtne	r0, #39975	; 0x9c27
     950:	01120111 	tsteq	r2, r1, lsl r1
     954:	00000a40 	andeq	r0, r0, r0, asr #20
     958:	3f012e1b 	svccc	0x00012e1b
     95c:	3a0e030c 	bcc	381594 <__Stack_Size+0x381194>
     960:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     964:	1113490c 	tstne	r3, ip, lsl #18
     968:	40011201 	andmi	r1, r1, r1, lsl #4
     96c:	00130106 	andseq	r0, r3, r6, lsl #2
     970:	012e1c00 	teqeq	lr, r0, lsl #24
     974:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     978:	0b3b0b3a 	bleq	ec3668 <__Stack_Size+0xec3268>
     97c:	01110c27 	tsteq	r1, r7, lsr #24
     980:	06400112 	undefined
     984:	051d0000 	ldreq	r0, [sp]
     988:	3a0e0300 	bcc	381590 <__Stack_Size+0x381190>
     98c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     990:	00060213 	andeq	r0, r6, r3, lsl r2
     994:	11010000 	tstne	r1, r0
     998:	130e2501 	movwne	r2, #58625	; 0xe501
     99c:	1b0e030b 	blne	3815d0 <__Stack_Size+0x3811d0>
     9a0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     9a4:	00061001 	andeq	r1, r6, r1
     9a8:	00240200 	eoreq	r0, r4, r0, lsl #4
     9ac:	0b3e0b0b 	bleq	f835e0 <__Stack_Size+0xf831e0>
     9b0:	00000e03 	andeq	r0, r0, r3, lsl #28
     9b4:	03001603 	movweq	r1, #1539	; 0x603
     9b8:	3b0b3a08 	blcc	2cf1e0 <__Stack_Size+0x2cede0>
     9bc:	0013490b 	andseq	r4, r3, fp, lsl #18
     9c0:	00350400 	eorseq	r0, r5, r0, lsl #8
     9c4:	00001349 	andeq	r1, r0, r9, asr #6
     9c8:	0b010405 	bleq	419e4 <__Stack_Size+0x415e4>
     9cc:	3b0b3a0b 	blcc	2cf200 <__Stack_Size+0x2cee00>
     9d0:	0013010b 	andseq	r0, r3, fp, lsl #2
     9d4:	00280600 	eoreq	r0, r8, r0, lsl #12
     9d8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     9dc:	28070000 	stmdacs	r7, {}
     9e0:	1c080300 	stcne	3, cr0, [r8], {0}
     9e4:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     9e8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     9ec:	0b3b0b3a 	bleq	ec36dc <__Stack_Size+0xec32dc>
     9f0:	00001349 	andeq	r1, r0, r9, asr #6
     9f4:	0b002409 	bleq	9a20 <__Stack_Size+0x9620>
     9f8:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     9fc:	01130a00 	tsteq	r3, r0, lsl #20
     a00:	0b3a0b0b 	bleq	e83634 <__Stack_Size+0xe83234>
     a04:	1301053b 	movwne	r0, #5435	; 0x153b
     a08:	0d0b0000 	stceq	0, cr0, [fp]
     a0c:	3a080300 	bcc	201614 <__Stack_Size+0x201214>
     a10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a14:	000a3813 	andeq	r3, sl, r3, lsl r8
     a18:	000d0c00 	andeq	r0, sp, r0, lsl #24
     a1c:	0b3a0e03 	bleq	e84230 <__Stack_Size+0xe83e30>
     a20:	1349053b 	movtne	r0, #38203	; 0x953b
     a24:	00000a38 	andeq	r0, r0, r8, lsr sl
     a28:	3f012e0d 	svccc	0x00012e0d
     a2c:	3a0e030c 	bcc	381664 <__Stack_Size+0x381264>
     a30:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a34:	2013490c 	andscs	r4, r3, ip, lsl #18
     a38:	0013010b 	andseq	r0, r3, fp, lsl #2
     a3c:	00340e00 	eorseq	r0, r4, r0, lsl #28
     a40:	0b3a0e03 	bleq	e84254 <__Stack_Size+0xe83e54>
     a44:	1349053b 	movtne	r0, #38203	; 0x953b
     a48:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     a4c:	3a0e0301 	bcc	381658 <__Stack_Size+0x381258>
     a50:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a54:	010b200c 	tsteq	fp, ip
     a58:	10000013 	andne	r0, r0, r3, lsl r0
     a5c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     a60:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a64:	00001349 	andeq	r1, r0, r9, asr #6
     a68:	3f012e11 	svccc	0x00012e11
     a6c:	3a0e030c 	bcc	3816a4 <__Stack_Size+0x3812a4>
     a70:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a74:	1201110c 	andne	r1, r1, #3	; 0x3
     a78:	010a4001 	tsteq	sl, r1
     a7c:	12000013 	andne	r0, r0, #19	; 0x13
     a80:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     a84:	0b3b0b3a 	bleq	ec3774 <__Stack_Size+0xec3374>
     a88:	06021349 	streq	r1, [r2], -r9, asr #6
     a8c:	2e130000 	wxorcs	wr0, wr3, wr0
     a90:	030c3f00 	movweq	r3, #52992	; 0xcf00
     a94:	3b0b3a0e 	blcc	2cf2d4 <__Stack_Size+0x2ceed4>
     a98:	110c270b 	tstne	ip, fp, lsl #14
     a9c:	40011201 	andmi	r1, r1, r1, lsl #4
     aa0:	1400000a 	strne	r0, [r0], #-10
     aa4:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     aa8:	0b3a0e03 	bleq	e842bc <__Stack_Size+0xe83ebc>
     aac:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     ab0:	01111349 	tsteq	r1, r9, asr #6
     ab4:	0a400112 	beq	1000f04 <__Stack_Size+0x1000b04>
     ab8:	2e150000 	wxorcs	wr0, wr5, wr0
     abc:	030c3f01 	movweq	r3, #52993	; 0xcf01
     ac0:	3b0b3a0e 	blcc	2cf300 <__Stack_Size+0x2cef00>
     ac4:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     ac8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     acc:	010a4001 	tsteq	sl, r1
     ad0:	16000013 	undefined
     ad4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ad8:	0b3a0e03 	bleq	e842ec <__Stack_Size+0xe83eec>
     adc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     ae0:	01120111 	tsteq	r2, r1, lsl r1
     ae4:	13010a40 	movwne	r0, #6720	; 0x1a40
     ae8:	05170000 	ldreq	r0, [r7]
     aec:	3a0e0300 	bcc	3816f4 <__Stack_Size+0x3812f4>
     af0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     af4:	000a0213 	andeq	r0, sl, r3, lsl r2
     af8:	00051800 	andeq	r1, r5, r0, lsl #16
     afc:	0b3a0e03 	bleq	e84310 <__Stack_Size+0xe83f10>
     b00:	1349053b 	movtne	r0, #38203	; 0x953b
     b04:	00000602 	andeq	r0, r0, r2, lsl #12
     b08:	03003419 	movweq	r3, #1049	; 0x419
     b0c:	3b0b3a0e 	blcc	2cf34c <__Stack_Size+0x2cef4c>
     b10:	02134905 	andseq	r4, r3, #81920	; 0x14000
     b14:	1a000006 	bne	b34 <__Stack_Size+0x734>
     b18:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     b1c:	01120111 	tsteq	r2, r1, lsl r1
     b20:	13010a40 	movwne	r0, #6720	; 0x1a40
     b24:	341b0000 	ldrcc	r0, [fp]
     b28:	02133100 	andseq	r3, r3, #0	; 0x0
     b2c:	1c000006 	stcne	0, cr0, [r0], {6}
     b30:	0c3f012e 	ldfeqs	f0, [pc], #-184
     b34:	0b3a0e03 	bleq	e84348 <__Stack_Size+0xe83f48>
     b38:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     b3c:	01111349 	tsteq	r1, r9, asr #6
     b40:	06400112 	undefined
     b44:	00001301 	andeq	r1, r0, r1, lsl #6
     b48:	31011d1d 	tstcc	r1, sp, lsl sp
     b4c:	58065513 	stmdapl	r6, {r0, r1, r4, r8, sl, ip, lr}
     b50:	0105590b 	tsteq	r5, fp, lsl #18
     b54:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     b58:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
     b5c:	341f0000 	ldrcc	r0, [pc], #0	; b64 <__Stack_Size+0x764>
     b60:	00133100 	andseq	r3, r3, r0, lsl #2
     b64:	011d2000 	tsteq	sp, r0
     b68:	06551331 	undefined
     b6c:	05590b58 	ldrbeq	r0, [r9, #-2904]
     b70:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     b74:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b78:	3b0b3a0e 	blcc	2cf3b8 <__Stack_Size+0x2cefb8>
     b7c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     b80:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b84:	01064001 	tsteq	r6, r1
     b88:	22000013 	andcs	r0, r0, #19	; 0x13
     b8c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b90:	0b3b0b3a 	bleq	ec3880 <__Stack_Size+0xec3480>
     b94:	06021349 	streq	r1, [r2], -r9, asr #6
     b98:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
     b9c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     ba0:	3b0b3a0e 	blcc	2cf3e0 <__Stack_Size+0x2cefe0>
     ba4:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     ba8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     bac:	00064001 	andeq	r4, r6, r1
     bb0:	11010000 	tstne	r1, r0
     bb4:	130e2501 	movwne	r2, #58625	; 0xe501
     bb8:	1b0e030b 	blne	3817ec <__Stack_Size+0x3813ec>
     bbc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     bc0:	00061001 	andeq	r1, r6, r1
     bc4:	00240200 	eoreq	r0, r4, r0, lsl #4
     bc8:	0b3e0b0b 	bleq	f837fc <__Stack_Size+0xf833fc>
     bcc:	00000e03 	andeq	r0, r0, r3, lsl #28
     bd0:	03001603 	movweq	r1, #1539	; 0x603
     bd4:	3b0b3a08 	blcc	2cf3fc <__Stack_Size+0x2ceffc>
     bd8:	0013490b 	andseq	r4, r3, fp, lsl #18
     bdc:	00350400 	eorseq	r0, r5, r0, lsl #8
     be0:	00001349 	andeq	r1, r0, r9, asr #6
     be4:	0b010405 	bleq	41c00 <__Stack_Size+0x41800>
     be8:	3b0b3a0b 	blcc	2cf41c <__Stack_Size+0x2cf01c>
     bec:	0013010b 	andseq	r0, r3, fp, lsl #2
     bf0:	00280600 	eoreq	r0, r8, r0, lsl #12
     bf4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     bf8:	16070000 	strne	r0, [r7], -r0
     bfc:	3a0e0300 	bcc	381804 <__Stack_Size+0x381404>
     c00:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c04:	08000013 	stmdaeq	r0, {r0, r1, r4}
     c08:	0b0b0024 	bleq	2c0ca0 <__Stack_Size+0x2c08a0>
     c0c:	00000b3e 	andeq	r0, r0, lr, lsr fp
     c10:	0b011309 	bleq	4583c <__Stack_Size+0x4543c>
     c14:	3b0b3a0b 	blcc	2cf448 <__Stack_Size+0x2cf048>
     c18:	00130105 	andseq	r0, r3, r5, lsl #2
     c1c:	000d0a00 	andeq	r0, sp, r0, lsl #20
     c20:	0b3a0803 	bleq	e82c34 <__Stack_Size+0xe82834>
     c24:	1349053b 	movtne	r0, #38203	; 0x953b
     c28:	00000a38 	andeq	r0, r0, r8, lsr sl
     c2c:	03000d0b 	movweq	r0, #3339	; 0xd0b
     c30:	3b0b3a0e 	blcc	2cf470 <__Stack_Size+0x2cf070>
     c34:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     c38:	0c00000a 	stceq	0, cr0, [r0], {10}
     c3c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c40:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     c44:	00001349 	andeq	r1, r0, r9, asr #6
     c48:	4901010d 	stmdbmi	r1, {r0, r2, r3, r8}
     c4c:	00130113 	andseq	r0, r3, r3, lsl r1
     c50:	00210e00 	eoreq	r0, r1, r0, lsl #28
     c54:	0b2f1349 	bleq	bc5980 <__Stack_Size+0xbc5580>
     c58:	130f0000 	movwne	r0, #61440	; 0xf000
     c5c:	3a0b0b01 	bcc	2c3868 <__Stack_Size+0x2c3468>
     c60:	010b3b0b 	tsteq	fp, fp, lsl #22
     c64:	10000013 	andne	r0, r0, r3, lsl r0
     c68:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     c6c:	0b3b0b3a 	bleq	ec395c <__Stack_Size+0xec355c>
     c70:	0a381349 	beq	e0599c <__Stack_Size+0xe0559c>
     c74:	2e110000 	wxorcs	wr0, wr1, wr0
     c78:	030c3f01 	movweq	r3, #52993	; 0xcf01
     c7c:	3b0b3a0e 	blcc	2cf4bc <__Stack_Size+0x2cf0bc>
     c80:	110c270b 	tstne	ip, fp, lsl #14
     c84:	40011201 	andmi	r1, r1, r1, lsl #4
     c88:	00130106 	andseq	r0, r3, r6, lsl #2
     c8c:	00051200 	andeq	r1, r5, r0, lsl #4
     c90:	0b3a0e03 	bleq	e844a4 <__Stack_Size+0xe840a4>
     c94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c98:	00000a02 	andeq	r0, r0, r2, lsl #20
     c9c:	03000513 	movweq	r0, #1299	; 0x513
     ca0:	3b0b3a0e 	blcc	2cf4e0 <__Stack_Size+0x2cf0e0>
     ca4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     ca8:	14000006 	strne	r0, [r0], #-6
     cac:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     cb0:	0b3b0b3a 	bleq	ec39a0 <__Stack_Size+0xec35a0>
     cb4:	0a021349 	beq	859e0 <__Stack_Size+0x855e0>
     cb8:	34150000 	ldrcc	r0, [r5]
     cbc:	3a080300 	bcc	2018c4 <__Stack_Size+0x2014c4>
     cc0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cc4:	00060213 	andeq	r0, r6, r3, lsl r2
     cc8:	00341600 	eorseq	r1, r4, r0, lsl #12
     ccc:	0b3a0e03 	bleq	e844e0 <__Stack_Size+0xe840e0>
     cd0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cd4:	0f170000 	svceq	0x00170000
     cd8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     cdc:	18000013 	stmdane	r0, {r0, r1, r4}
     ce0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ce4:	0b3a0e03 	bleq	e844f8 <__Stack_Size+0xe840f8>
     ce8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     cec:	01120111 	tsteq	r2, r1, lsl r1
     cf0:	13010a40 	movwne	r0, #6720	; 0x1a40
     cf4:	2e190000 	wxorcs	wr0, wr9, wr0
     cf8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     cfc:	3b0b3a0e 	blcc	2cf53c <__Stack_Size+0x2cf13c>
     d00:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     d04:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d08:	010a4001 	tsteq	sl, r1
     d0c:	1a000013 	bne	d60 <__Stack_Size+0x960>
     d10:	0c3f012e 	ldfeqs	f0, [pc], #-184
     d14:	0b3a0e03 	bleq	e84528 <__Stack_Size+0xe84128>
     d18:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     d1c:	01111349 	tsteq	r1, r9, asr #6
     d20:	0a400112 	beq	1001170 <__Stack_Size+0x1000d70>
     d24:	00001301 	andeq	r1, r0, r1, lsl #6
     d28:	0300051b 	movweq	r0, #1307	; 0x51b
     d2c:	3b0b3a0e 	blcc	2cf56c <__Stack_Size+0x2cf16c>
     d30:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d34:	1c000006 	stcne	0, cr0, [r0], {6}
     d38:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     d3c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d40:	0a021349 	beq	85a6c <__Stack_Size+0x8566c>
     d44:	341d0000 	ldrcc	r0, [sp]
     d48:	3a0e0300 	bcc	381950 <__Stack_Size+0x381550>
     d4c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d50:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     d54:	0c3f012e 	ldfeqs	f0, [pc], #-184
     d58:	0b3a0e03 	bleq	e8456c <__Stack_Size+0xe8416c>
     d5c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     d60:	01120111 	tsteq	r2, r1, lsl r1
     d64:	13010a40 	movwne	r0, #6720	; 0x1a40
     d68:	341f0000 	ldrcc	r0, [pc], #0	; d70 <__Stack_Size+0x970>
     d6c:	3a080300 	bcc	201974 <__Stack_Size+0x201574>
     d70:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d74:	000a0213 	andeq	r0, sl, r3, lsl r2
     d78:	00342000 	eorseq	r2, r4, r0
     d7c:	0b3a0e03 	bleq	e84590 <__Stack_Size+0xe84190>
     d80:	1349053b 	movtne	r0, #38203	; 0x953b
     d84:	00000602 	andeq	r0, r0, r2, lsl #12
     d88:	3f012e21 	svccc	0x00012e21
     d8c:	3a0e030c 	bcc	3819c4 <__Stack_Size+0x3815c4>
     d90:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d94:	1201110c 	andne	r1, r1, #3	; 0x3
     d98:	01064001 	tsteq	r6, r1
     d9c:	22000013 	andcs	r0, r0, #19	; 0x13
     da0:	08030034 	stmdaeq	r3, {r2, r4, r5}
     da4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     da8:	00001349 	andeq	r1, r0, r9, asr #6
     dac:	3f002e23 	svccc	0x00002e23
     db0:	3a0e030c 	bcc	3819e8 <__Stack_Size+0x3815e8>
     db4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     db8:	1201110c 	andne	r1, r1, #3	; 0x3
     dbc:	00064001 	andeq	r4, r6, r1
     dc0:	012e2400 	teqeq	lr, r0, lsl #8
     dc4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     dc8:	0b3b0b3a 	bleq	ec3ab8 <__Stack_Size+0xec36b8>
     dcc:	01110c27 	tsteq	r1, r7, lsr #24
     dd0:	06400112 	undefined
     dd4:	01000000 	tsteq	r0, r0
     dd8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     ddc:	0e030b13 	vmoveq.32	d3[0], r0
     de0:	01110e1b 	tsteq	r1, fp, lsl lr
     de4:	06100112 	undefined
     de8:	24020000 	strcs	r0, [r2]
     dec:	3e0b0b00 	fmacdcc	d0, d11, d0
     df0:	000e030b 	andeq	r0, lr, fp, lsl #6
     df4:	00160300 	andseq	r0, r6, r0, lsl #6
     df8:	0b3a0803 	bleq	e82e0c <__Stack_Size+0xe82a0c>
     dfc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e00:	35040000 	strcc	r0, [r4]
     e04:	00134900 	andseq	r4, r3, r0, lsl #18
     e08:	00260500 	eoreq	r0, r6, r0, lsl #10
     e0c:	00001349 	andeq	r1, r0, r9, asr #6
     e10:	0b010406 	bleq	41e30 <__Stack_Size+0x41a30>
     e14:	3b0b3a0b 	blcc	2cf648 <__Stack_Size+0x2cf248>
     e18:	0013010b 	andseq	r0, r3, fp, lsl #2
     e1c:	00280700 	eoreq	r0, r8, r0, lsl #14
     e20:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     e24:	28080000 	stmdacs	r8, {}
     e28:	1c080300 	stcne	3, cr0, [r8], {0}
     e2c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     e30:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     e34:	0b3b0b3a 	bleq	ec3b24 <__Stack_Size+0xec3724>
     e38:	00001349 	andeq	r1, r0, r9, asr #6
     e3c:	0b00240a 	bleq	9e6c <__Stack_Size+0x9a6c>
     e40:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     e44:	01130b00 	tsteq	r3, r0, lsl #22
     e48:	0b3a050b 	bleq	e8227c <__Stack_Size+0xe81e7c>
     e4c:	1301053b 	movwne	r0, #5435	; 0x153b
     e50:	0d0c0000 	stceq	0, cr0, [ip]
     e54:	3a0e0300 	bcc	381a5c <__Stack_Size+0x38165c>
     e58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e5c:	000a3813 	andeq	r3, sl, r3, lsl r8
     e60:	000d0d00 	andeq	r0, sp, r0, lsl #26
     e64:	0b3a0803 	bleq	e82e78 <__Stack_Size+0xe82a78>
     e68:	1349053b 	movtne	r0, #38203	; 0x953b
     e6c:	00000a38 	andeq	r0, r0, r8, lsr sl
     e70:	4901010e 	stmdbmi	r1, {r1, r2, r3, r8}
     e74:	00130113 	andseq	r0, r3, r3, lsl r1
     e78:	00210f00 	eoreq	r0, r1, r0, lsl #30
     e7c:	0b2f1349 	bleq	bc5ba8 <__Stack_Size+0xbc57a8>
     e80:	13100000 	tstne	r0, #0	; 0x0
     e84:	3a0b0b01 	bcc	2c3a90 <__Stack_Size+0x2c3690>
     e88:	01053b0b 	tsteq	r5, fp, lsl #22
     e8c:	11000013 	tstne	r0, r3, lsl r0
     e90:	0b0b0113 	bleq	2c12e4 <__Stack_Size+0x2c0ee4>
     e94:	0b3b0b3a 	bleq	ec3b84 <__Stack_Size+0xec3784>
     e98:	00001301 	andeq	r1, r0, r1, lsl #6
     e9c:	03000d12 	movweq	r0, #3346	; 0xd12
     ea0:	3b0b3a0e 	blcc	2cf6e0 <__Stack_Size+0x2cf2e0>
     ea4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     ea8:	1300000a 	movwne	r0, #10	; 0xa
     eac:	0c3f012e 	ldfeqs	f0, [pc], #-184
     eb0:	0b3a0e03 	bleq	e846c4 <__Stack_Size+0xe842c4>
     eb4:	0c270b3b 	stceq	11, cr0, [r7], #-236
     eb8:	01120111 	tsteq	r2, r1, lsl r1
     ebc:	13010a40 	movwne	r0, #6720	; 0x1a40
     ec0:	34140000 	ldrcc	r0, [r4]
     ec4:	3a0e0300 	bcc	381acc <__Stack_Size+0x3816cc>
     ec8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ecc:	000a0213 	andeq	r0, sl, r3, lsl r2
     ed0:	00341500 	eorseq	r1, r4, r0, lsl #10
     ed4:	0b3a0e03 	bleq	e846e8 <__Stack_Size+0xe842e8>
     ed8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     edc:	05160000 	ldreq	r0, [r6]
     ee0:	3a0e0300 	bcc	381ae8 <__Stack_Size+0x3816e8>
     ee4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ee8:	00060213 	andeq	r0, r6, r3, lsl r2
     eec:	012e1700 	teqeq	lr, r0, lsl #14
     ef0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     ef4:	0b3b0b3a 	bleq	ec3be4 <__Stack_Size+0xec37e4>
     ef8:	01110c27 	tsteq	r1, r7, lsr #24
     efc:	06400112 	undefined
     f00:	00001301 	andeq	r1, r0, r1, lsl #6
     f04:	03003418 	movweq	r3, #1048	; 0x418
     f08:	3b0b3a0e 	blcc	2cf748 <__Stack_Size+0x2cf348>
     f0c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f10:	19000006 	stmdbne	r0, {r1, r2}
     f14:	0b0b000f 	bleq	2c0f58 <__Stack_Size+0x2c0b58>
     f18:	00001349 	andeq	r1, r0, r9, asr #6
     f1c:	0300051a 	movweq	r0, #1306	; 0x51a
     f20:	3b0b3a0e 	blcc	2cf760 <__Stack_Size+0x2cf360>
     f24:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f28:	1b00000a 	blne	f58 <__Stack_Size+0xb58>
     f2c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     f30:	0b3a0e03 	bleq	e84744 <__Stack_Size+0xe84344>
     f34:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     f38:	01111349 	tsteq	r1, r9, asr #6
     f3c:	0a400112 	beq	100138c <__Stack_Size+0x1000f8c>
     f40:	2e1c0000 	wxorcs	wr0, wr12, wr0
     f44:	030c3f01 	movweq	r3, #52993	; 0xcf01
     f48:	3b0b3a0e 	blcc	2cf788 <__Stack_Size+0x2cf388>
     f4c:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     f50:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f54:	010a4001 	tsteq	sl, r1
     f58:	1d000013 	stcne	0, cr0, [r0, #-76]
     f5c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f60:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f64:	06021349 	streq	r1, [r2], -r9, asr #6
     f68:	341e0000 	ldrcc	r0, [lr]
     f6c:	3a0e0300 	bcc	381b74 <__Stack_Size+0x381774>
     f70:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f74:	1f000013 	svcne	0x00000013
     f78:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f7c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f80:	0a021349 	beq	85cac <__Stack_Size+0x858ac>
     f84:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     f88:	030c3f01 	movweq	r3, #52993	; 0xcf01
     f8c:	3b0b3a0e 	blcc	2cf7cc <__Stack_Size+0x2cf3cc>
     f90:	110c2705 	tstne	ip, r5, lsl #14
     f94:	40011201 	andmi	r1, r1, r1, lsl #4
     f98:	0013010a 	andseq	r0, r3, sl, lsl #2
     f9c:	00052100 	andeq	r2, r5, r0, lsl #2
     fa0:	0b3a0e03 	bleq	e847b4 <__Stack_Size+0xe843b4>
     fa4:	1349053b 	movtne	r0, #38203	; 0x953b
     fa8:	00000a02 	andeq	r0, r0, r2, lsl #20
     fac:	3f002e22 	svccc	0x00002e22
     fb0:	3a0e030c 	bcc	381be8 <__Stack_Size+0x3817e8>
     fb4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     fb8:	1201110c 	andne	r1, r1, #3	; 0x3
     fbc:	000a4001 	andeq	r4, sl, r1
     fc0:	00342300 	eorseq	r2, r4, r0, lsl #6
     fc4:	0b3a0e03 	bleq	e847d8 <__Stack_Size+0xe843d8>
     fc8:	1349053b 	movtne	r0, #38203	; 0x953b
     fcc:	00000a02 	andeq	r0, r0, r2, lsl #20
     fd0:	3f012e24 	svccc	0x00012e24
     fd4:	3a0e030c 	bcc	381c0c <__Stack_Size+0x38180c>
     fd8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     fdc:	1201110c 	andne	r1, r1, #3	; 0x3
     fe0:	01064001 	tsteq	r6, r1
     fe4:	25000013 	strcs	r0, [r0, #-19]
     fe8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fec:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ff0:	06021349 	streq	r1, [r2], -r9, asr #6
     ff4:	34260000 	strtcc	r0, [r6]
     ff8:	3a080300 	bcc	201c00 <__Stack_Size+0x201800>
     ffc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1000:	27000013 	smladcs	r0, r3, r0, r0
    1004:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    1008:	0b3a0e03 	bleq	e8481c <__Stack_Size+0xe8441c>
    100c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1010:	01111349 	tsteq	r1, r9, asr #6
    1014:	06400112 	undefined
    1018:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
    101c:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1020:	3b0b3a0e 	blcc	2cf860 <__Stack_Size+0x2cf460>
    1024:	110c270b 	tstne	ip, fp, lsl #14
    1028:	40011201 	andmi	r1, r1, r1, lsl #4
    102c:	00000006 	andeq	r0, r0, r6
    1030:	25011101 	strcs	r1, [r1, #-257]
    1034:	030b130e 	movweq	r1, #45838	; 0xb30e
    1038:	110e1b0e 	tstne	lr, lr, lsl #22
    103c:	10011201 	andne	r1, r1, r1, lsl #4
    1040:	02000006 	andeq	r0, r0, #6	; 0x6
    1044:	0b0b0024 	bleq	2c10dc <__Stack_Size+0x2c0cdc>
    1048:	0e030b3e 	vmoveq.16	d3[0], r0
    104c:	16030000 	strne	r0, [r3], -r0
    1050:	3a080300 	bcc	201c58 <__Stack_Size+0x201858>
    1054:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1058:	04000013 	streq	r0, [r0], #-19
    105c:	13490035 	movtne	r0, #36917	; 0x9035
    1060:	04050000 	streq	r0, [r5]
    1064:	3a0b0b01 	bcc	2c3c70 <__Stack_Size+0x2c3870>
    1068:	010b3b0b 	tsteq	fp, fp, lsl #22
    106c:	06000013 	undefined
    1070:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1074:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1078:	03002807 	movweq	r2, #2055	; 0x807
    107c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1080:	00160800 	andseq	r0, r6, r0, lsl #16
    1084:	0b3a0e03 	bleq	e84898 <__Stack_Size+0xe84498>
    1088:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    108c:	24090000 	strcs	r0, [r9]
    1090:	3e0b0b00 	fmacdcc	d0, d11, d0
    1094:	0a00000b 	beq	10c8 <__Stack_Size+0xcc8>
    1098:	0b0b0113 	bleq	2c14ec <__Stack_Size+0x2c10ec>
    109c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    10a0:	00001301 	andeq	r1, r0, r1, lsl #6
    10a4:	03000d0b 	movweq	r0, #3339	; 0xd0b
    10a8:	3b0b3a08 	blcc	2cf8d0 <__Stack_Size+0x2cf4d0>
    10ac:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    10b0:	0c00000a 	stceq	0, cr0, [r0], {10}
    10b4:	0c3f012e 	ldfeqs	f0, [pc], #-184
    10b8:	0b3a0e03 	bleq	e848cc <__Stack_Size+0xe844cc>
    10bc:	0c270b3b 	stceq	11, cr0, [r7], #-236
    10c0:	01120111 	tsteq	r2, r1, lsl r1
    10c4:	13010a40 	movwne	r0, #6720	; 0x1a40
    10c8:	050d0000 	streq	r0, [sp]
    10cc:	3a0e0300 	bcc	381cd4 <__Stack_Size+0x3818d4>
    10d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10d4:	000a0213 	andeq	r0, sl, r3, lsl r2
    10d8:	00050e00 	andeq	r0, r5, r0, lsl #28
    10dc:	0b3a0e03 	bleq	e848f0 <__Stack_Size+0xe844f0>
    10e0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10e4:	00000602 	andeq	r0, r0, r2, lsl #12
    10e8:	0300340f 	movweq	r3, #1039	; 0x40f
    10ec:	3b0b3a0e 	blcc	2cf92c <__Stack_Size+0x2cf52c>
    10f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10f4:	10000006 	andne	r0, r0, r6
    10f8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    10fc:	0b3a0e03 	bleq	e84910 <__Stack_Size+0xe84510>
    1100:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1104:	01111349 	tsteq	r1, r9, asr #6
    1108:	0a400112 	beq	1001558 <__Stack_Size+0x1001158>
    110c:	00001301 	andeq	r1, r0, r1, lsl #6
    1110:	03003411 	movweq	r3, #1041	; 0x411
    1114:	3b0b3a0e 	blcc	2cf954 <__Stack_Size+0x2cf554>
    1118:	0013490b 	andseq	r4, r3, fp, lsl #18
    111c:	012e1200 	teqeq	lr, r0, lsl #4
    1120:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1124:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1128:	01110c27 	tsteq	r1, r7, lsr #24
    112c:	0a400112 	beq	100157c <__Stack_Size+0x100117c>
    1130:	00001301 	andeq	r1, r0, r1, lsl #6
    1134:	03000513 	movweq	r0, #1299	; 0x513
    1138:	3b0b3a0e 	blcc	2cf978 <__Stack_Size+0x2cf578>
    113c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1140:	1400000a 	strne	r0, [r0], #-10
    1144:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    1148:	0b3a0e03 	bleq	e8495c <__Stack_Size+0xe8455c>
    114c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1150:	01120111 	tsteq	r2, r1, lsl r1
    1154:	00000640 	andeq	r0, r0, r0, asr #12
    1158:	3f012e15 	svccc	0x00012e15
    115c:	3a0e030c 	bcc	381d94 <__Stack_Size+0x381994>
    1160:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1164:	1201110c 	andne	r1, r1, #3	; 0x3
    1168:	01064001 	tsteq	r6, r1
    116c:	00000013 	andeq	r0, r0, r3, lsl r0
    1170:	25011101 	strcs	r1, [r1, #-257]
    1174:	030b130e 	movweq	r1, #45838	; 0xb30e
    1178:	110e1b0e 	tstne	lr, lr, lsl #22
    117c:	10011201 	andne	r1, r1, r1, lsl #4
    1180:	02000006 	andeq	r0, r0, #6	; 0x6
    1184:	0b0b0024 	bleq	2c121c <__Stack_Size+0x2c0e1c>
    1188:	0e030b3e 	vmoveq.16	d3[0], r0
    118c:	16030000 	strne	r0, [r3], -r0
    1190:	3a080300 	bcc	201d98 <__Stack_Size+0x201998>
    1194:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1198:	04000013 	streq	r0, [r0], #-19
    119c:	13490035 	movtne	r0, #36917	; 0x9035
    11a0:	04050000 	streq	r0, [r5]
    11a4:	3a0b0b01 	bcc	2c3db0 <__Stack_Size+0x2c39b0>
    11a8:	010b3b0b 	tsteq	fp, fp, lsl #22
    11ac:	06000013 	undefined
    11b0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    11b4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    11b8:	03002807 	movweq	r2, #2055	; 0x807
    11bc:	000d1c08 	andeq	r1, sp, r8, lsl #24
    11c0:	00160800 	andseq	r0, r6, r0, lsl #16
    11c4:	0b3a0e03 	bleq	e849d8 <__Stack_Size+0xe845d8>
    11c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11cc:	24090000 	strcs	r0, [r9]
    11d0:	3e0b0b00 	fmacdcc	d0, d11, d0
    11d4:	0a00000b 	beq	1208 <__Stack_Size+0xe08>
    11d8:	0b0b0113 	bleq	2c162c <__Stack_Size+0x2c122c>
    11dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    11e0:	00001301 	andeq	r1, r0, r1, lsl #6
    11e4:	03000d0b 	movweq	r0, #3339	; 0xd0b
    11e8:	3b0b3a08 	blcc	2cfa10 <__Stack_Size+0x2cf610>
    11ec:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11f0:	0c00000a 	stceq	0, cr0, [r0], {10}
    11f4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    11fc:	0a381349 	beq	e05f28 <__Stack_Size+0xe05b28>
    1200:	130d0000 	movwne	r0, #53248	; 0xd000
    1204:	3a0b0b01 	bcc	2c3e10 <__Stack_Size+0x2c3a10>
    1208:	010b3b0b 	tsteq	fp, fp, lsl #22
    120c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1210:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1214:	0b3b0b3a 	bleq	ec3f04 <__Stack_Size+0xec3b04>
    1218:	0a381349 	beq	e05f44 <__Stack_Size+0xe05b44>
    121c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    1220:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1224:	3b0b3a0e 	blcc	2cfa64 <__Stack_Size+0x2cf664>
    1228:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    122c:	010b2013 	tsteq	fp, r3, lsl r0
    1230:	10000013 	andne	r0, r0, r3, lsl r0
    1234:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1238:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    123c:	00001349 	andeq	r1, r0, r9, asr #6
    1240:	03003411 	movweq	r3, #1041	; 0x411
    1244:	3b0b3a08 	blcc	2cfa6c <__Stack_Size+0x2cf66c>
    1248:	00134905 	andseq	r4, r3, r5, lsl #18
    124c:	00341200 	eorseq	r1, r4, r0, lsl #4
    1250:	0b3a0e03 	bleq	e84a64 <__Stack_Size+0xe84664>
    1254:	1349053b 	movtne	r0, #38203	; 0x953b
    1258:	2e130000 	wxorcs	wr0, wr3, wr0
    125c:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1260:	3b0b3a0e 	blcc	2cfaa0 <__Stack_Size+0x2cf6a0>
    1264:	110c270b 	tstne	ip, fp, lsl #14
    1268:	40011201 	andmi	r1, r1, r1, lsl #4
    126c:	1400000a 	strne	r0, [r0], #-10
    1270:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1274:	0b3a0e03 	bleq	e84a88 <__Stack_Size+0xe84688>
    1278:	0c270b3b 	stceq	11, cr0, [r7], #-236
    127c:	01120111 	tsteq	r2, r1, lsl r1
    1280:	13010a40 	movwne	r0, #6720	; 0x1a40
    1284:	05150000 	ldreq	r0, [r5]
    1288:	3a0e0300 	bcc	381e90 <__Stack_Size+0x381a90>
    128c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1290:	000a0213 	andeq	r0, sl, r3, lsl r2
    1294:	012e1600 	teqeq	lr, r0, lsl #12
    1298:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    129c:	0b3b0b3a 	bleq	ec3f8c <__Stack_Size+0xec3b8c>
    12a0:	13490c27 	movtne	r0, #39975	; 0x9c27
    12a4:	01120111 	tsteq	r2, r1, lsl r1
    12a8:	13010640 	movwne	r0, #5696	; 0x1640
    12ac:	34170000 	ldrcc	r0, [r7]
    12b0:	3a0e0300 	bcc	381eb8 <__Stack_Size+0x381ab8>
    12b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12b8:	00060213 	andeq	r0, r6, r3, lsl r2
    12bc:	00341800 	eorseq	r1, r4, r0, lsl #16
    12c0:	0b3a0e03 	bleq	e84ad4 <__Stack_Size+0xe846d4>
    12c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12c8:	1d190000 	ldcne	0, cr0, [r9]
    12cc:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    12d0:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
    12d4:	010b590b 	tsteq	fp, fp, lsl #18
    12d8:	1a000013 	bne	132c <__Stack_Size+0xf2c>
    12dc:	13310005 	teqne	r1, #5	; 0x5
    12e0:	0b1b0000 	bleq	6c12e8 <__Stack_Size+0x6c0ee8>
    12e4:	00065501 	andeq	r5, r6, r1, lsl #10
    12e8:	00341c00 	eorseq	r1, r4, r0, lsl #24
    12ec:	00001331 	andeq	r1, r0, r1, lsr r3
    12f0:	3100341d 	tstcc	r0, sp, lsl r4
    12f4:	000a0213 	andeq	r0, sl, r3, lsl r2
    12f8:	011d1e00 	tsteq	sp, r0, lsl #28
    12fc:	01111331 	tsteq	r1, r1, lsr r3
    1300:	0b580112 	bleq	1601750 <__Stack_Size+0x1601350>
    1304:	00000b59 	andeq	r0, r0, r9, asr fp
    1308:	11010b1f 	tstne	r1, pc, lsl fp
    130c:	00011201 	andeq	r1, r1, r1, lsl #4
    1310:	00342000 	eorseq	r2, r4, r0
    1314:	06021331 	undefined
    1318:	34210000 	strtcc	r0, [r1]
    131c:	3a0e0300 	bcc	381f24 <__Stack_Size+0x381b24>
    1320:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1324:	000a0213 	andeq	r0, sl, r3, lsl r2
    1328:	012e2200 	teqeq	lr, r0, lsl #4
    132c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1330:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1334:	01110c27 	tsteq	r1, r7, lsr #24
    1338:	0a400112 	beq	1001788 <__Stack_Size+0x1001388>
    133c:	00001301 	andeq	r1, r0, r1, lsl #6
    1340:	03000523 	movweq	r0, #1315	; 0x523
    1344:	3b0b3a0e 	blcc	2cfb84 <__Stack_Size+0x2cf784>
    1348:	02134905 	andseq	r4, r3, #81920	; 0x14000
    134c:	2400000a 	strcs	r0, [r0], #-10
    1350:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1354:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1358:	06021349 	streq	r1, [r2], -r9, asr #6
    135c:	34250000 	strtcc	r0, [r5]
    1360:	3a0e0300 	bcc	381f68 <__Stack_Size+0x381b68>
    1364:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1368:	00060213 	andeq	r0, r6, r3, lsl r2
    136c:	002e2600 	eoreq	r2, lr, r0, lsl #12
    1370:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1374:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1378:	13490c27 	movtne	r0, #39975	; 0x9c27
    137c:	01120111 	tsteq	r2, r1, lsl r1
    1380:	00000a40 	andeq	r0, r0, r0, asr #20
    1384:	03003427 	movweq	r3, #1063	; 0x427
    1388:	3b0b3a0e 	blcc	2cfbc8 <__Stack_Size+0x2cf7c8>
    138c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1390:	2800000a 	stmdacs	r0, {r1, r3}
    1394:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1398:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    139c:	06021349 	streq	r1, [r2], -r9, asr #6
    13a0:	0f290000 	svceq	0x00290000
    13a4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    13a8:	2a000013 	bcs	13fc <__Stack_Size+0xffc>
    13ac:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    13b0:	01120111 	tsteq	r2, r1, lsl r1
    13b4:	13010a40 	movwne	r0, #6720	; 0x1a40
    13b8:	052b0000 	streq	r0, [fp]!
    13bc:	02133100 	andseq	r3, r3, #0	; 0x0
    13c0:	2c000006 	stccs	0, cr0, [r0], {6}
    13c4:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    13c8:	0b3a0e03 	bleq	e84bdc <__Stack_Size+0xe847dc>
    13cc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    13d0:	01120111 	tsteq	r2, r1, lsl r1
    13d4:	00000a40 	andeq	r0, r0, r0, asr #20
    13d8:	3f012e2d 	svccc	0x00012e2d
    13dc:	3a0e030c 	bcc	382014 <__Stack_Size+0x381c14>
    13e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    13e4:	1113490c 	tstne	r3, ip, lsl #18
    13e8:	40011201 	andmi	r1, r1, r1, lsl #4
    13ec:	0013010a 	andseq	r0, r3, sl, lsl #2
    13f0:	01012e00 	tsteq	r1, r0, lsl #28
    13f4:	13011349 	movwne	r1, #4937	; 0x1349
    13f8:	212f0000 	teqcs	pc, r0
    13fc:	2f134900 	svccs	0x00134900
    1400:	3000000b 	andcc	r0, r0, fp
    1404:	13490026 	movtne	r0, #36902	; 0x9026
    1408:	01000000 	tsteq	r0, r0
    140c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1410:	0e030b13 	vmoveq.32	d3[0], r0
    1414:	01110e1b 	tsteq	r1, fp, lsl lr
    1418:	06100112 	undefined
    141c:	24020000 	strcs	r0, [r2]
    1420:	3e0b0b00 	fmacdcc	d0, d11, d0
    1424:	000e030b 	andeq	r0, lr, fp, lsl #6
    1428:	00160300 	andseq	r0, r6, r0, lsl #6
    142c:	0b3a0803 	bleq	e83440 <__Stack_Size+0xe83040>
    1430:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1434:	35040000 	strcc	r0, [r4]
    1438:	00134900 	andseq	r4, r3, r0, lsl #18
    143c:	00260500 	eoreq	r0, r6, r0, lsl #10
    1440:	00001349 	andeq	r1, r0, r9, asr #6
    1444:	0b010406 	bleq	42464 <__Stack_Size+0x42064>
    1448:	3b0b3a0b 	blcc	2cfc7c <__Stack_Size+0x2cf87c>
    144c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1450:	00280700 	eoreq	r0, r8, r0, lsl #14
    1454:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1458:	28080000 	stmdacs	r8, {}
    145c:	1c080300 	stcne	3, cr0, [r8], {0}
    1460:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1464:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1468:	0b3b0b3a 	bleq	ec4158 <__Stack_Size+0xec3d58>
    146c:	00001349 	andeq	r1, r0, r9, asr #6
    1470:	0b00240a 	bleq	a4a0 <__Stack_Size+0xa0a0>
    1474:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1478:	01130b00 	tsteq	r3, r0, lsl #22
    147c:	0b3a0b0b 	bleq	e840b0 <__Stack_Size+0xe83cb0>
    1480:	1301053b 	movwne	r0, #5435	; 0x153b
    1484:	0d0c0000 	stceq	0, cr0, [ip]
    1488:	3a0e0300 	bcc	382090 <__Stack_Size+0x381c90>
    148c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1490:	000a3813 	andeq	r3, sl, r3, lsl r8
    1494:	000d0d00 	andeq	r0, sp, r0, lsl #26
    1498:	0b3a0803 	bleq	e834ac <__Stack_Size+0xe830ac>
    149c:	1349053b 	movtne	r0, #38203	; 0x953b
    14a0:	00000a38 	andeq	r0, r0, r8, lsr sl
    14a4:	3f012e0e 	svccc	0x00012e0e
    14a8:	3a0e030c 	bcc	3820e0 <__Stack_Size+0x381ce0>
    14ac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    14b0:	1201110c 	andne	r1, r1, #3	; 0x3
    14b4:	010a4001 	tsteq	sl, r1
    14b8:	0f000013 	svceq	0x00000013
    14bc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    14c0:	0b3b0b3a 	bleq	ec41b0 <__Stack_Size+0xec3db0>
    14c4:	0a021349 	beq	861f0 <__Stack_Size+0x85df0>
    14c8:	2e100000 	wxorcs	wr0, wr0, wr0
    14cc:	030c3f00 	movweq	r3, #52992	; 0xcf00
    14d0:	3b0b3a0e 	blcc	2cfd10 <__Stack_Size+0x2cf910>
    14d4:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    14d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14dc:	000a4001 	andeq	r4, sl, r1
    14e0:	012e1100 	teqeq	lr, r0, lsl #2
    14e4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    14e8:	0b3b0b3a 	bleq	ec41d8 <__Stack_Size+0xec3dd8>
    14ec:	13490c27 	movtne	r0, #39975	; 0x9c27
    14f0:	01120111 	tsteq	r2, r1, lsl r1
    14f4:	00000a40 	andeq	r0, r0, r0, asr #20
    14f8:	03000512 	movweq	r0, #1298	; 0x512
    14fc:	3b0b3a0e 	blcc	2cfd3c <__Stack_Size+0x2cf93c>
    1500:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1504:	13000006 	movwne	r0, #6	; 0x6
    1508:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    150c:	0b3b0b3a 	bleq	ec41fc <__Stack_Size+0xec3dfc>
    1510:	06021349 	streq	r1, [r2], -r9, asr #6
    1514:	34140000 	ldrcc	r0, [r4]
    1518:	3a080300 	bcc	202120 <__Stack_Size+0x201d20>
    151c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1520:	15000013 	strne	r0, [r0, #-19]
    1524:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1528:	0b3b0b3a 	bleq	ec4218 <__Stack_Size+0xec3e18>
    152c:	00001349 	andeq	r1, r0, r9, asr #6
    1530:	01110100 	tsteq	r1, r0, lsl #2
    1534:	0b130e25 	bleq	4c4dd0 <__Stack_Size+0x4c49d0>
    1538:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    153c:	01120111 	tsteq	r2, r1, lsl r1
    1540:	00000610 	andeq	r0, r0, r0, lsl r6
    1544:	0b002402 	bleq	a554 <__Stack_Size+0xa154>
    1548:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    154c:	0300000e 	movweq	r0, #14	; 0xe
    1550:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1554:	0b3b0b3a 	bleq	ec4244 <__Stack_Size+0xec3e44>
    1558:	00001349 	andeq	r1, r0, r9, asr #6
    155c:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    1560:	05000013 	streq	r0, [r0, #-19]
    1564:	0b0b0104 	bleq	2c197c <__Stack_Size+0x2c157c>
    1568:	0b3b0b3a 	bleq	ec4258 <__Stack_Size+0xec3e58>
    156c:	00001301 	andeq	r1, r0, r1, lsl #6
    1570:	03002806 	movweq	r2, #2054	; 0x806
    1574:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1578:	00280700 	eoreq	r0, r8, r0, lsl #14
    157c:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1580:	16080000 	strne	r0, [r8], -r0
    1584:	3a0e0300 	bcc	38218c <__Stack_Size+0x381d8c>
    1588:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    158c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1590:	0b0b0024 	bleq	2c1628 <__Stack_Size+0x2c1228>
    1594:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1598:	0b01130a 	bleq	461c8 <__Stack_Size+0x45dc8>
    159c:	3b0b3a0b 	blcc	2cfdd0 <__Stack_Size+0x2cf9d0>
    15a0:	00130105 	andseq	r0, r3, r5, lsl #2
    15a4:	000d0b00 	andeq	r0, sp, r0, lsl #22
    15a8:	0b3a0803 	bleq	e835bc <__Stack_Size+0xe831bc>
    15ac:	1349053b 	movtne	r0, #38203	; 0x953b
    15b0:	00000a38 	andeq	r0, r0, r8, lsr sl
    15b4:	03000d0c 	movweq	r0, #3340	; 0xd0c
    15b8:	3b0b3a0e 	blcc	2cfdf8 <__Stack_Size+0x2cf9f8>
    15bc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    15c0:	0d00000a 	stceq	0, cr0, [r0, #-40]
    15c4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    15c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    15cc:	00001349 	andeq	r1, r0, r9, asr #6
    15d0:	0b01130e 	bleq	46210 <__Stack_Size+0x45e10>
    15d4:	3b0b3a0b 	blcc	2cfe08 <__Stack_Size+0x2cfa08>
    15d8:	0013010b 	andseq	r0, r3, fp, lsl #2
    15dc:	000d0f00 	andeq	r0, sp, r0, lsl #30
    15e0:	0b3a0e03 	bleq	e84df4 <__Stack_Size+0xe849f4>
    15e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    15e8:	00000a38 	andeq	r0, r0, r8, lsr sl
    15ec:	3f012e10 	svccc	0x00012e10
    15f0:	3a0e030c 	bcc	382228 <__Stack_Size+0x381e28>
    15f4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    15f8:	010b200c 	tsteq	fp, ip
    15fc:	11000013 	tstne	r0, r3, lsl r0
    1600:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1604:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1608:	00001349 	andeq	r1, r0, r9, asr #6
    160c:	03003412 	movweq	r3, #1042	; 0x412
    1610:	3b0b3a0e 	blcc	2cfe50 <__Stack_Size+0x2cfa50>
    1614:	00134905 	andseq	r4, r3, r5, lsl #18
    1618:	000f1300 	andeq	r1, pc, r0, lsl #6
    161c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1620:	2e140000 	wxorcs	wr0, wr4, wr0
    1624:	3a0e0301 	bcc	382230 <__Stack_Size+0x381e30>
    1628:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    162c:	010b200c 	tsteq	fp, ip
    1630:	15000013 	strne	r0, [r0, #-19]
    1634:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1638:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    163c:	00001349 	andeq	r1, r0, r9, asr #6
    1640:	3f012e16 	svccc	0x00012e16
    1644:	3a0e030c 	bcc	38227c <__Stack_Size+0x381e7c>
    1648:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    164c:	1201110c 	andne	r1, r1, #3	; 0x3
    1650:	01064001 	tsteq	r6, r1
    1654:	17000013 	smladne	r0, r3, r0, r0
    1658:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    165c:	0b3b0b3a 	bleq	ec434c <__Stack_Size+0xec3f4c>
    1660:	06021349 	streq	r1, [r2], -r9, asr #6
    1664:	34180000 	ldrcc	r0, [r8]
    1668:	3a0e0300 	bcc	382270 <__Stack_Size+0x381e70>
    166c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1670:	00060213 	andeq	r0, r6, r3, lsl r2
    1674:	012e1900 	teqeq	lr, r0, lsl #18
    1678:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    167c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1680:	01110c27 	tsteq	r1, r7, lsr #24
    1684:	06400112 	undefined
    1688:	00001301 	andeq	r1, r0, r1, lsl #6
    168c:	0300051a 	movweq	r0, #1306	; 0x51a
    1690:	3b0b3a0e 	blcc	2cfed0 <__Stack_Size+0x2cfad0>
    1694:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1698:	1b000006 	blne	16b8 <__Stack_Size+0x12b8>
    169c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    16a4:	06021349 	streq	r1, [r2], -r9, asr #6
    16a8:	1d1c0000 	ldcne	0, cr0, [ip]
    16ac:	55133101 	ldrpl	r3, [r3, #-257]
    16b0:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    16b4:	00130105 	andseq	r0, r3, r5, lsl #2
    16b8:	00051d00 	andeq	r1, r5, r0, lsl #26
    16bc:	00001331 	andeq	r1, r0, r1, lsr r3
    16c0:	55010b1e 	strpl	r0, [r1, #-2846]
    16c4:	1f000006 	svcne	0x00000006
    16c8:	13310034 	teqne	r1, #52	; 0x34
    16cc:	00000602 	andeq	r0, r0, r2, lsl #12
    16d0:	31011d20 	tstcc	r1, r0, lsr #26
    16d4:	55015213 	strpl	r5, [r1, #-531]
    16d8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    16dc:	00130105 	andseq	r0, r3, r5, lsl #2
    16e0:	00342100 	eorseq	r2, r4, r0, lsl #2
    16e4:	00001331 	andeq	r1, r0, r1, lsr r3
    16e8:	31011d22 	tstcc	r1, r2, lsr #26
    16ec:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    16f0:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    16f4:	00130105 	andseq	r0, r3, r5, lsl #2
    16f8:	010b2300 	tsteq	fp, r0, lsl #6
    16fc:	01120111 	tsteq	r2, r1, lsl r1
    1700:	1d240000 	stcne	0, cr0, [r4]
    1704:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1708:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
    170c:	0005590b 	andeq	r5, r5, fp, lsl #18
    1710:	00052500 	andeq	r2, r5, r0, lsl #10
    1714:	0b3a0e03 	bleq	e84f28 <__Stack_Size+0xe84b28>
    1718:	1349053b 	movtne	r0, #38203	; 0x953b
    171c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1720:	03003426 	movweq	r3, #1062	; 0x426
    1724:	3b0b3a0e 	blcc	2cff64 <__Stack_Size+0x2cfb64>
    1728:	02134905 	andseq	r4, r3, #81920	; 0x14000
    172c:	2700000a 	strcs	r0, [r0, -sl]
    1730:	13310034 	teqne	r1, #52	; 0x34
    1734:	00000a02 	andeq	r0, r0, r2, lsl #20
    1738:	31011d28 	tstcc	r1, r8, lsr #26
    173c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1740:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    1744:	29000005 	stmdbcs	r0, {r0, r2}
    1748:	0c3f012e 	ldfeqs	f0, [pc], #-184
    174c:	0b3a0e03 	bleq	e84f60 <__Stack_Size+0xe84b60>
    1750:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1754:	01120111 	tsteq	r2, r1, lsl r1
    1758:	13010a40 	movwne	r0, #6720	; 0x1a40
    175c:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    1760:	11133101 	tstne	r3, r1, lsl #2
    1764:	40011201 	andmi	r1, r1, r1, lsl #4
    1768:	0013010a 	andseq	r0, r3, sl, lsl #2
    176c:	00052b00 	andeq	r2, r5, r0, lsl #22
    1770:	0a021331 	beq	8643c <__Stack_Size+0x8603c>
    1774:	052c0000 	streq	r0, [ip]!
    1778:	02133100 	andseq	r3, r3, #0	; 0x0
    177c:	2d000006 	stccs	0, cr0, [r0, #-24]
    1780:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1784:	0b3a0e03 	bleq	e84f98 <__Stack_Size+0xe84b98>
    1788:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    178c:	01111349 	tsteq	r1, r9, asr #6
    1790:	0a400112 	beq	1001be0 <__Stack_Size+0x10017e0>
    1794:	00001301 	andeq	r1, r0, r1, lsl #6
    1798:	3f012e2e 	svccc	0x00012e2e
    179c:	3a0e030c 	bcc	3823d4 <__Stack_Size+0x381fd4>
    17a0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    17a4:	1201110c 	andne	r1, r1, #3	; 0x3
    17a8:	00064001 	andeq	r4, r6, r1
    17ac:	11010000 	tstne	r1, r0
    17b0:	130e2501 	movwne	r2, #58625	; 0xe501
    17b4:	1b0e030b 	blne	3823e8 <__Stack_Size+0x381fe8>
    17b8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    17bc:	00061001 	andeq	r1, r6, r1
    17c0:	00240200 	eoreq	r0, r4, r0, lsl #4
    17c4:	0b3e0b0b 	bleq	f843f8 <__Stack_Size+0xf83ff8>
    17c8:	00000e03 	andeq	r0, r0, r3, lsl #28
    17cc:	03001603 	movweq	r1, #1539	; 0x603
    17d0:	3b0b3a08 	blcc	2cfff8 <__Stack_Size+0x2cfbf8>
    17d4:	0013490b 	andseq	r4, r3, fp, lsl #18
    17d8:	00350400 	eorseq	r0, r5, r0, lsl #8
    17dc:	00001349 	andeq	r1, r0, r9, asr #6
    17e0:	0b010405 	bleq	427fc <__Stack_Size+0x423fc>
    17e4:	3b0b3a0b 	blcc	2d0018 <__Stack_Size+0x2cfc18>
    17e8:	0013010b 	andseq	r0, r3, fp, lsl #2
    17ec:	00280600 	eoreq	r0, r8, r0, lsl #12
    17f0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    17f4:	28070000 	stmdacs	r7, {}
    17f8:	1c080300 	stcne	3, cr0, [r8], {0}
    17fc:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1800:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1804:	0b3b0b3a 	bleq	ec44f4 <__Stack_Size+0xec40f4>
    1808:	00001349 	andeq	r1, r0, r9, asr #6
    180c:	0b002409 	bleq	a838 <__Stack_Size+0xa438>
    1810:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1814:	01130a00 	tsteq	r3, r0, lsl #20
    1818:	0b3a0b0b 	bleq	e8444c <__Stack_Size+0xe8404c>
    181c:	1301053b 	movwne	r0, #5435	; 0x153b
    1820:	0d0b0000 	stceq	0, cr0, [fp]
    1824:	3a080300 	bcc	20242c <__Stack_Size+0x20202c>
    1828:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    182c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1830:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1834:	0b3a0e03 	bleq	e85048 <__Stack_Size+0xe84c48>
    1838:	1349053b 	movtne	r0, #38203	; 0x953b
    183c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1840:	0300160d 	movweq	r1, #1549	; 0x60d
    1844:	3b0b3a0e 	blcc	2d0084 <__Stack_Size+0x2cfc84>
    1848:	00134905 	andseq	r4, r3, r5, lsl #18
    184c:	01130e00 	tsteq	r3, r0, lsl #28
    1850:	0b3a0b0b 	bleq	e84484 <__Stack_Size+0xe84084>
    1854:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1858:	0d0f0000 	stceq	0, cr0, [pc]
    185c:	3a0e0300 	bcc	382464 <__Stack_Size+0x382064>
    1860:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1864:	000a3813 	andeq	r3, sl, r3, lsl r8
    1868:	012e1000 	teqeq	lr, r0
    186c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1870:	0b3b0b3a 	bleq	ec4560 <__Stack_Size+0xec4160>
    1874:	01110c27 	tsteq	r1, r7, lsr #24
    1878:	0a400112 	beq	1001cc8 <__Stack_Size+0x10018c8>
    187c:	00001301 	andeq	r1, r0, r1, lsl #6
    1880:	03000511 	movweq	r0, #1297	; 0x511
    1884:	3b0b3a0e 	blcc	2d00c4 <__Stack_Size+0x2cfcc4>
    1888:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    188c:	1200000a 	andne	r0, r0, #10	; 0xa
    1890:	0b0b000f 	bleq	2c18d4 <__Stack_Size+0x2c14d4>
    1894:	00001349 	andeq	r1, r0, r9, asr #6
    1898:	3f012e13 	svccc	0x00012e13
    189c:	3a0e030c 	bcc	3824d4 <__Stack_Size+0x3820d4>
    18a0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    18a4:	1201110c 	andne	r1, r1, #3	; 0x3
    18a8:	010a4001 	tsteq	sl, r1
    18ac:	14000013 	strne	r0, [r0], #-19
    18b0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    18b4:	0b3b0b3a 	bleq	ec45a4 <__Stack_Size+0xec41a4>
    18b8:	06021349 	streq	r1, [r2], -r9, asr #6
    18bc:	34150000 	ldrcc	r0, [r5]
    18c0:	3a0e0300 	bcc	3824c8 <__Stack_Size+0x3820c8>
    18c4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18c8:	000a0213 	andeq	r0, sl, r3, lsl r2
    18cc:	00051600 	andeq	r1, r5, r0, lsl #12
    18d0:	0b3a0e03 	bleq	e850e4 <__Stack_Size+0xe84ce4>
    18d4:	1349053b 	movtne	r0, #38203	; 0x953b
    18d8:	00000a02 	andeq	r0, r0, r2, lsl #20
    18dc:	3f012e17 	svccc	0x00012e17
    18e0:	3a0e030c 	bcc	382518 <__Stack_Size+0x382118>
    18e4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    18e8:	1201110c 	andne	r1, r1, #3	; 0x3
    18ec:	01064001 	tsteq	r6, r1
    18f0:	18000013 	stmdane	r0, {r0, r1, r4}
    18f4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    18f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    18fc:	06021349 	streq	r1, [r2], -r9, asr #6
    1900:	34190000 	ldrcc	r0, [r9]
    1904:	3a0e0300 	bcc	38250c <__Stack_Size+0x38210c>
    1908:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    190c:	1a000013 	bne	1960 <__Stack_Size+0x1560>
    1910:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1914:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1918:	06021349 	streq	r1, [r2], -r9, asr #6
    191c:	2e1b0000 	wxorcs	wr0, wr11, wr0
    1920:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1924:	3b0b3a0e 	blcc	2d0164 <__Stack_Size+0x2cfd64>
    1928:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    192c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1930:	010a4001 	tsteq	sl, r1
    1934:	1c000013 	stcne	0, cr0, [r0], {19}
    1938:	0c3f012e 	ldfeqs	f0, [pc], #-184
    193c:	0b3a0e03 	bleq	e85150 <__Stack_Size+0xe84d50>
    1940:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1944:	01120111 	tsteq	r2, r1, lsl r1
    1948:	13010640 	movwne	r0, #5696	; 0x1640
    194c:	341d0000 	ldrcc	r0, [sp]
    1950:	3a0e0300 	bcc	382558 <__Stack_Size+0x382158>
    1954:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1958:	00060213 	andeq	r0, r6, r3, lsl r2
    195c:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1960:	0b3a0e03 	bleq	e85174 <__Stack_Size+0xe84d74>
    1964:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1968:	00000a02 	andeq	r0, r0, r2, lsl #20
    196c:	0300341f 	movweq	r3, #1055	; 0x41f
    1970:	3b0b3a0e 	blcc	2d01b0 <__Stack_Size+0x2cfdb0>
    1974:	0013490b 	andseq	r4, r3, fp, lsl #18
    1978:	012e2000 	teqeq	lr, r0
    197c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1980:	0b3b0b3a 	bleq	ec4670 <__Stack_Size+0xec4270>
    1984:	01110c27 	tsteq	r1, r7, lsr #24
    1988:	06400112 	undefined
    198c:	01000000 	tsteq	r0, r0
    1990:	06100011 	undefined
    1994:	01120111 	tsteq	r2, r1, lsl r1
    1998:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    199c:	05130825 	ldreq	r0, [r3, #-2085]
    19a0:	01000000 	tsteq	r0, r0
    19a4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    19a8:	0e030b13 	vmoveq.32	d3[0], r0
    19ac:	01110e1b 	tsteq	r1, fp, lsl lr
    19b0:	06100112 	undefined
    19b4:	24020000 	strcs	r0, [r2]
    19b8:	3e0b0b00 	fmacdcc	d0, d11, d0
    19bc:	000e030b 	andeq	r0, lr, fp, lsl #6
    19c0:	00240300 	eoreq	r0, r4, r0, lsl #6
    19c4:	0b3e0b0b 	bleq	f845f8 <__Stack_Size+0xf841f8>
    19c8:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    19cc:	030c3f01 	movweq	r3, #52993	; 0xcf01
    19d0:	3b0b3a0e 	blcc	2d0210 <__Stack_Size+0x2cfe10>
    19d4:	110c270b 	tstne	ip, fp, lsl #14
    19d8:	40011201 	andmi	r1, r1, r1, lsl #4
    19dc:	00130106 	andseq	r0, r3, r6, lsl #2
    19e0:	00340500 	eorseq	r0, r4, r0, lsl #10
    19e4:	0b3a0e03 	bleq	e851f8 <__Stack_Size+0xe84df8>
    19e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    19ec:	34060000 	strcc	r0, [r6]
    19f0:	3a0e0300 	bcc	3825f8 <__Stack_Size+0x3821f8>
    19f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    19f8:	00060213 	andeq	r0, r6, r3, lsl r2
    19fc:	000f0700 	andeq	r0, pc, r0, lsl #14
    1a00:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1a04:	34080000 	strcc	r0, [r8]
    1a08:	3a0e0300 	bcc	382610 <__Stack_Size+0x382210>
    1a0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a10:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1a14:	0900000c 	stmdbeq	r0, {r2, r3}
    1a18:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1a1c:	0b3b0b3a 	bleq	ec470c <__Stack_Size+0xec430c>
    1a20:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    1a24:	010a0000 	tsteq	sl, r0
    1a28:	01134901 	tsteq	r3, r1, lsl #18
    1a2c:	0b000013 	bleq	1a80 <__Stack_Size+0x1680>
    1a30:	13490021 	movtne	r0, #36897	; 0x9021
    1a34:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1a38:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
    1a3c:	0d00000c 	stceq	0, cr0, [r0, #-48]
    1a40:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1a44:	0b3b0b3a 	bleq	ec4734 <__Stack_Size+0xec4334>
    1a48:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1a4c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1a50:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
    1a54:	00000013 	andeq	r0, r0, r3, lsl r0
    1a58:	25011101 	strcs	r1, [r1, #-257]
    1a5c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1a60:	110e1b0e 	tstne	lr, lr, lsl #22
    1a64:	10011201 	andne	r1, r1, r1, lsl #4
    1a68:	02000006 	andeq	r0, r0, #6	; 0x6
    1a6c:	0b0b0024 	bleq	2c1b04 <__Stack_Size+0x2c1704>
    1a70:	0e030b3e 	vmoveq.16	d3[0], r0
    1a74:	24030000 	strcs	r0, [r3]
    1a78:	3e0b0b00 	fmacdcc	d0, d11, d0
    1a7c:	0008030b 	andeq	r0, r8, fp, lsl #6
    1a80:	00240400 	eoreq	r0, r4, r0, lsl #8
    1a84:	0b3e0b0b 	bleq	f846b8 <__Stack_Size+0xf842b8>
    1a88:	15050000 	strne	r0, [r5]
    1a8c:	000c2700 	andeq	r2, ip, r0, lsl #14
    1a90:	000f0600 	andeq	r0, pc, r0, lsl #12
    1a94:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1a98:	04070000 	streq	r0, [r7]
    1a9c:	0b0e0301 	bleq	3826a8 <__Stack_Size+0x3822a8>
    1aa0:	3b0b3a0b 	blcc	2d02d4 <__Stack_Size+0x2cfed4>
    1aa4:	0013010b 	andseq	r0, r3, fp, lsl #2
    1aa8:	00280800 	eoreq	r0, r8, r0, lsl #16
    1aac:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1ab0:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
    1ab4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1ab8:	3b0b3a0e 	blcc	2d02f8 <__Stack_Size+0x2cfef8>
    1abc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1ac0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1ac4:	00064001 	andeq	r4, r6, r1
    1ac8:	00050a00 	andeq	r0, r5, r0, lsl #20
    1acc:	0b3a0803 	bleq	e83ae0 <__Stack_Size+0xe836e0>
    1ad0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ad4:	00000602 	andeq	r0, r0, r2, lsl #12
    1ad8:	01110100 	tsteq	r1, r0, lsl #2
    1adc:	0b130e25 	bleq	4c5378 <__Stack_Size+0x4c4f78>
    1ae0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1ae4:	01120111 	tsteq	r2, r1, lsl r1
    1ae8:	00000610 	andeq	r0, r0, r0, lsl r6
    1aec:	0b002402 	bleq	aafc <__Stack_Size+0xa6fc>
    1af0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1af4:	0300000e 	movweq	r0, #14	; 0xe
    1af8:	0b0b0024 	bleq	2c1b90 <__Stack_Size+0x2c1790>
    1afc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1b00:	16040000 	strne	r0, [r4], -r0
    1b04:	3a0e0300 	bcc	38270c <__Stack_Size+0x38230c>
    1b08:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b0c:	05000013 	streq	r0, [r0, #-19]
    1b10:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1b14:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1b18:	00001349 	andeq	r1, r0, r9, asr #6
    1b1c:	0b011706 	bleq	4773c <__Stack_Size+0x4733c>
    1b20:	3b0b3a0b 	blcc	2d0354 <__Stack_Size+0x2cff54>
    1b24:	0013010b 	andseq	r0, r3, fp, lsl #2
    1b28:	000d0700 	andeq	r0, sp, r0, lsl #14
    1b2c:	0b3a0e03 	bleq	e85340 <__Stack_Size+0xe84f40>
    1b30:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b34:	01080000 	tsteq	r8, r0
    1b38:	01134901 	tsteq	r3, r1, lsl #18
    1b3c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1b40:	13490021 	movtne	r0, #36897	; 0x9021
    1b44:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1b48:	0b00240a 	bleq	ab78 <__Stack_Size+0xa778>
    1b4c:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1b50:	01130b00 	tsteq	r3, r0, lsl #22
    1b54:	0b3a0b0b 	bleq	e84788 <__Stack_Size+0xe84388>
    1b58:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1b5c:	0d0c0000 	stceq	0, cr0, [ip]
    1b60:	3a0e0300 	bcc	382768 <__Stack_Size+0x382368>
    1b64:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b68:	000a3813 	andeq	r3, sl, r3, lsl r8
    1b6c:	000f0d00 	andeq	r0, pc, r0, lsl #26
    1b70:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1b74:	0301130e 	movweq	r1, #4878	; 0x130e
    1b78:	3a0b0b0e 	bcc	2c47b8 <__Stack_Size+0x2c43b8>
    1b7c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1b80:	0f000013 	svceq	0x00000013
    1b84:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1b88:	0b3b0b3a 	bleq	ec4878 <__Stack_Size+0xec4478>
    1b8c:	0a381349 	beq	e068b8 <__Stack_Size+0xe064b8>
    1b90:	0f100000 	svceq	0x00100000
    1b94:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1b98:	11000013 	tstne	r0, r3, lsl r0
    1b9c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1ba0:	0b3a050b 	bleq	e82fd4 <__Stack_Size+0xe82bd4>
    1ba4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ba8:	15120000 	ldrne	r0, [r2]
    1bac:	000c2700 	andeq	r2, ip, r0, lsl #14
    1bb0:	01151300 	tsteq	r5, r0, lsl #6
    1bb4:	13490c27 	movtne	r0, #39975	; 0x9c27
    1bb8:	00001301 	andeq	r1, r0, r1, lsl #6
    1bbc:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    1bc0:	15000013 	strne	r0, [r0, #-19]
    1bc4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1bc8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1bcc:	0a381349 	beq	e068f8 <__Stack_Size+0xe064f8>
    1bd0:	26160000 	ldrcs	r0, [r6], -r0
    1bd4:	00134900 	andseq	r4, r3, r0, lsl #18
    1bd8:	01131700 	tsteq	r3, r0, lsl #14
    1bdc:	0b0b0e03 	bleq	2c53f0 <__Stack_Size+0x2c4ff0>
    1be0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1be4:	00001301 	andeq	r1, r0, r1, lsl #6
    1be8:	0b011318 	bleq	46850 <__Stack_Size+0x46450>
    1bec:	3b0b3a0b 	blcc	2d0420 <__Stack_Size+0x2d0020>
    1bf0:	00130105 	andseq	r0, r3, r5, lsl #2
    1bf4:	01171900 	tsteq	r7, r0, lsl #18
    1bf8:	0b3a0b0b 	bleq	e8482c <__Stack_Size+0xe8442c>
    1bfc:	1301053b 	movwne	r0, #5435	; 0x153b
    1c00:	0d1a0000 	ldceq	0, cr0, [sl]
    1c04:	3a0e0300 	bcc	38280c <__Stack_Size+0x38240c>
    1c08:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c0c:	1b000013 	blne	1c60 <__Stack_Size+0x1860>
    1c10:	0c270115 	stfeqs	f0, [r7], #-84
    1c14:	00001301 	andeq	r1, r0, r1, lsl #6
    1c18:	3f012e1c 	svccc	0x00012e1c
    1c1c:	3a0e030c 	bcc	382854 <__Stack_Size+0x382454>
    1c20:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1c24:	1201110c 	andne	r1, r1, #3	; 0x3
    1c28:	010a4001 	tsteq	sl, r1
    1c2c:	1d000013 	stcne	0, cr0, [r0, #-76]
    1c30:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1c34:	0b3b0b3a 	bleq	ec4924 <__Stack_Size+0xec4524>
    1c38:	06021349 	streq	r1, [r2], -r9, asr #6
    1c3c:	341e0000 	ldrcc	r0, [lr]
    1c40:	3a0e0300 	bcc	382848 <__Stack_Size+0x382448>
    1c44:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c48:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1c4c:	0000000c 	andeq	r0, r0, ip
    1c50:	25011101 	strcs	r1, [r1, #-257]
    1c54:	030b130e 	movweq	r1, #45838	; 0xb30e
    1c58:	110e1b0e 	tstne	lr, lr, lsl #22
    1c5c:	10011201 	andne	r1, r1, r1, lsl #4
    1c60:	02000006 	andeq	r0, r0, #6	; 0x6
    1c64:	0b0b0024 	bleq	2c1cfc <__Stack_Size+0x2c18fc>
    1c68:	0e030b3e 	vmoveq.16	d3[0], r0
    1c6c:	24030000 	strcs	r0, [r3]
    1c70:	3e0b0b00 	fmacdcc	d0, d11, d0
    1c74:	0008030b 	andeq	r0, r8, fp, lsl #6
    1c78:	00160400 	andseq	r0, r6, r0, lsl #8
    1c7c:	0b3a0e03 	bleq	e85490 <__Stack_Size+0xe85090>
    1c80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c84:	16050000 	strne	r0, [r5], -r0
    1c88:	3a0e0300 	bcc	382890 <__Stack_Size+0x382490>
    1c8c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c90:	06000013 	undefined
    1c94:	0b0b0117 	bleq	2c20f8 <__Stack_Size+0x2c1cf8>
    1c98:	0b3b0b3a 	bleq	ec4988 <__Stack_Size+0xec4588>
    1c9c:	00001301 	andeq	r1, r0, r1, lsl #6
    1ca0:	03000d07 	movweq	r0, #3335	; 0xd07
    1ca4:	3b0b3a0e 	blcc	2d04e4 <__Stack_Size+0x2d00e4>
    1ca8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1cac:	01010800 	tsteq	r1, r0, lsl #16
    1cb0:	13011349 	movwne	r1, #4937	; 0x1349
    1cb4:	21090000 	tstcs	r9, r0
    1cb8:	2f134900 	svccs	0x00134900
    1cbc:	0a00000b 	beq	1cf0 <__Stack_Size+0x18f0>
    1cc0:	0b0b0024 	bleq	2c1d58 <__Stack_Size+0x2c1958>
    1cc4:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1cc8:	0b01130b 	bleq	468fc <__Stack_Size+0x464fc>
    1ccc:	3b0b3a0b 	blcc	2d0500 <__Stack_Size+0x2d0100>
    1cd0:	0013010b 	andseq	r0, r3, fp, lsl #2
    1cd4:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1cd8:	0b3a0e03 	bleq	e854ec <__Stack_Size+0xe850ec>
    1cdc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ce0:	00000a38 	andeq	r0, r0, r8, lsr sl
    1ce4:	0b000f0d 	bleq	5920 <__Stack_Size+0x5520>
    1ce8:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1cec:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1cf0:	0b3a0b0b 	bleq	e84924 <__Stack_Size+0xe84524>
    1cf4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1cf8:	0d0f0000 	stceq	0, cr0, [pc]
    1cfc:	3a080300 	bcc	202904 <__Stack_Size+0x202504>
    1d00:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d04:	000a3813 	andeq	r3, sl, r3, lsl r8
    1d08:	000f1000 	andeq	r1, pc, r0
    1d0c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1d10:	13110000 	tstne	r1, #0	; 0x0
    1d14:	0b0e0301 	bleq	382920 <__Stack_Size+0x382520>
    1d18:	3b0b3a05 	blcc	2d0534 <__Stack_Size+0x2d0134>
    1d1c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1d20:	00151200 	andseq	r1, r5, r0, lsl #4
    1d24:	00000c27 	andeq	r0, r0, r7, lsr #24
    1d28:	27011513 	smladcs	r1, r3, r5, r1
    1d2c:	0113490c 	tsteq	r3, ip, lsl #18
    1d30:	14000013 	strne	r0, [r0], #-19
    1d34:	13490005 	movtne	r0, #36869	; 0x9005
    1d38:	0d150000 	ldceq	0, cr0, [r5]
    1d3c:	3a0e0300 	bcc	382944 <__Stack_Size+0x382544>
    1d40:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d44:	000a3813 	andeq	r3, sl, r3, lsl r8
    1d48:	00261600 	eoreq	r1, r6, r0, lsl #12
    1d4c:	00001349 	andeq	r1, r0, r9, asr #6
    1d50:	03011317 	movweq	r1, #4887	; 0x1317
    1d54:	3a0b0b0e 	bcc	2c4994 <__Stack_Size+0x2c4594>
    1d58:	01053b0b 	tsteq	r5, fp, lsl #22
    1d5c:	18000013 	stmdane	r0, {r0, r1, r4}
    1d60:	0b0b0113 	bleq	2c21b4 <__Stack_Size+0x2c1db4>
    1d64:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1d68:	00001301 	andeq	r1, r0, r1, lsl #6
    1d6c:	0b011719 	bleq	479d8 <__Stack_Size+0x475d8>
    1d70:	3b0b3a0b 	blcc	2d05a4 <__Stack_Size+0x2d01a4>
    1d74:	00130105 	andseq	r0, r3, r5, lsl #2
    1d78:	000d1a00 	andeq	r1, sp, r0, lsl #20
    1d7c:	0b3a0e03 	bleq	e85590 <__Stack_Size+0xe85190>
    1d80:	1349053b 	movtne	r0, #38203	; 0x953b
    1d84:	151b0000 	ldrne	r0, [fp]
    1d88:	010c2701 	tsteq	ip, r1, lsl #14
    1d8c:	1c000013 	stcne	0, cr0, [r0], {19}
    1d90:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d94:	0b3b0b3a 	bleq	ec4a84 <__Stack_Size+0xec4684>
    1d98:	0a021349 	beq	86ac4 <__Stack_Size+0x866c4>
    1d9c:	341d0000 	ldrcc	r0, [sp]
    1da0:	3a0e0300 	bcc	3829a8 <__Stack_Size+0x3825a8>
    1da4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1da8:	020c3f13 	andeq	r3, ip, #76	; 0x4c
    1dac:	0000000a 	andeq	r0, r0, sl
    1db0:	25011101 	strcs	r1, [r1, #-257]
    1db4:	030b130e 	movweq	r1, #45838	; 0xb30e
    1db8:	110e1b0e 	tstne	lr, lr, lsl #22
    1dbc:	10011201 	andne	r1, r1, r1, lsl #4
    1dc0:	02000006 	andeq	r0, r0, #6	; 0x6
    1dc4:	0b0b0024 	bleq	2c1e5c <__Stack_Size+0x2c1a5c>
    1dc8:	0e030b3e 	vmoveq.16	d3[0], r0
    1dcc:	24030000 	strcs	r0, [r3]
    1dd0:	3e0b0b00 	fmacdcc	d0, d11, d0
    1dd4:	0008030b 	andeq	r0, r8, fp, lsl #6
    1dd8:	00240400 	eoreq	r0, r4, r0, lsl #8
    1ddc:	0b3e0b0b 	bleq	f84a10 <__Stack_Size+0xf84610>
    1de0:	16050000 	strne	r0, [r5], -r0
    1de4:	3a0e0300 	bcc	3829ec <__Stack_Size+0x3825ec>
    1de8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1dec:	06000013 	undefined
    1df0:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1df4:	0b3a0e03 	bleq	e85608 <__Stack_Size+0xe85208>
    1df8:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1dfc:	01120111 	tsteq	r2, r1, lsl r1
    1e00:	13010640 	movwne	r0, #5696	; 0x1640
    1e04:	34070000 	strcc	r0, [r7]
    1e08:	3a0e0300 	bcc	382a10 <__Stack_Size+0x382610>
    1e0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e10:	000a0213 	andeq	r0, sl, r3, lsl r2
    1e14:	00340800 	eorseq	r0, r4, r0, lsl #16
    1e18:	0b3a0803 	bleq	e83e2c <__Stack_Size+0xe83a2c>
    1e1c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e20:	00000a02 	andeq	r0, r0, r2, lsl #20
    1e24:	49010109 	stmdbmi	r1, {r0, r3, r8}
    1e28:	00130113 	andseq	r0, r3, r3, lsl r1
    1e2c:	00210a00 	eoreq	r0, r1, r0, lsl #20
    1e30:	150b0000 	strne	r0, [fp]
    1e34:	000c2700 	andeq	r2, ip, r0, lsl #14
    1e38:	000f0c00 	andeq	r0, pc, r0, lsl #24
    1e3c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1e40:	340d0000 	strcc	r0, [sp]
    1e44:	3a0e0300 	bcc	382a4c <__Stack_Size+0x38264c>
    1e48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e4c:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	25011101 	strcs	r1, [r1, #-257]
    1e58:	030b130e 	movweq	r1, #45838	; 0xb30e
    1e5c:	110e1b0e 	tstne	lr, lr, lsl #22
    1e60:	10011201 	andne	r1, r1, r1, lsl #4
    1e64:	02000006 	andeq	r0, r0, #6	; 0x6
    1e68:	0b0b0024 	bleq	2c1f00 <__Stack_Size+0x2c1b00>
    1e6c:	0e030b3e 	vmoveq.16	d3[0], r0
    1e70:	24030000 	strcs	r0, [r3]
    1e74:	3e0b0b00 	fmacdcc	d0, d11, d0
    1e78:	0008030b 	andeq	r0, r8, fp, lsl #6
    1e7c:	00240400 	eoreq	r0, r4, r0, lsl #8
    1e80:	0b3e0b0b 	bleq	f84ab4 <__Stack_Size+0xf846b4>
    1e84:	0f050000 	svceq	0x00050000
    1e88:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1e8c:	000f0600 	andeq	r0, pc, r0, lsl #12
    1e90:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1e94:	16070000 	strne	r0, [r7], -r0
    1e98:	3a0e0300 	bcc	382aa0 <__Stack_Size+0x3826a0>
    1e9c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ea0:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1ea4:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1ea8:	0b3a0e03 	bleq	e856bc <__Stack_Size+0xe852bc>
    1eac:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1eb0:	01111349 	tsteq	r1, r9, asr #6
    1eb4:	06400112 	undefined
    1eb8:	00001301 	andeq	r1, r0, r1, lsl #6
    1ebc:	03000509 	movweq	r0, #1289	; 0x509
    1ec0:	3b0b3a08 	blcc	2d06e8 <__Stack_Size+0x2d02e8>
    1ec4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1ec8:	0a000006 	beq	1ee8 <__Stack_Size+0x1ae8>
    1ecc:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1ed0:	0b3b0b3a 	bleq	ec4bc0 <__Stack_Size+0xec47c0>
    1ed4:	06021349 	streq	r1, [r2], -r9, asr #6
    1ed8:	340b0000 	strcc	r0, [fp]
    1edc:	3a080300 	bcc	202ae4 <__Stack_Size+0x2026e4>
    1ee0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ee4:	0c000013 	stceq	0, cr0, [r0], {19}
    1ee8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1eec:	0b3b0b3a 	bleq	ec4bdc <__Stack_Size+0xec47dc>
    1ef0:	06021349 	streq	r1, [r2], -r9, asr #6
    1ef4:	340d0000 	strcc	r0, [sp]
    1ef8:	3a080300 	bcc	202b00 <__Stack_Size+0x202700>
    1efc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f00:	000a0213 	andeq	r0, sl, r3, lsl r2
    1f04:	11010000 	tstne	r1, r0
    1f08:	130e2501 	movwne	r2, #58625	; 0xe501
    1f0c:	1b0e030b 	blne	382b40 <__Stack_Size+0x382740>
    1f10:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1f14:	00061001 	andeq	r1, r6, r1
    1f18:	00240200 	eoreq	r0, r4, r0, lsl #4
    1f1c:	0b3e0b0b 	bleq	f84b50 <__Stack_Size+0xf84750>
    1f20:	00000803 	andeq	r0, r0, r3, lsl #16
    1f24:	0b002403 	bleq	af38 <__Stack_Size+0xab38>
    1f28:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1f2c:	0400000e 	streq	r0, [r0], #-14
    1f30:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1f34:	0b3b0b3a 	bleq	ec4c24 <__Stack_Size+0xec4824>
    1f38:	00001349 	andeq	r1, r0, r9, asr #6
    1f3c:	03001605 	movweq	r1, #1541	; 0x605
    1f40:	3b0b3a0e 	blcc	2d0780 <__Stack_Size+0x2d0380>
    1f44:	00134905 	andseq	r4, r3, r5, lsl #18
    1f48:	01170600 	tsteq	r7, r0, lsl #12
    1f4c:	0b3a0b0b 	bleq	e84b80 <__Stack_Size+0xe84780>
    1f50:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f54:	0d070000 	stceq	0, cr0, [r7]
    1f58:	3a0e0300 	bcc	382b60 <__Stack_Size+0x382760>
    1f5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f60:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1f64:	13490101 	movtne	r0, #37121	; 0x9101
    1f68:	00001301 	andeq	r1, r0, r1, lsl #6
    1f6c:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    1f70:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1f74:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1f78:	0b3e0b0b 	bleq	f84bac <__Stack_Size+0xf847ac>
    1f7c:	130b0000 	movwne	r0, #45056	; 0xb000
    1f80:	3a0b0b01 	bcc	2c4b8c <__Stack_Size+0x2c478c>
    1f84:	010b3b0b 	tsteq	fp, fp, lsl #22
    1f88:	0c000013 	stceq	0, cr0, [r0], {19}
    1f8c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1f90:	0b3b0b3a 	bleq	ec4c80 <__Stack_Size+0xec4880>
    1f94:	0a381349 	beq	e06cc0 <__Stack_Size+0xe068c0>
    1f98:	0f0d0000 	svceq	0x000d0000
    1f9c:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1fa0:	01130e00 	tsteq	r3, r0, lsl #28
    1fa4:	0b0b0e03 	bleq	2c57b8 <__Stack_Size+0x2c53b8>
    1fa8:	0b3b0b3a 	bleq	ec4c98 <__Stack_Size+0xec4898>
    1fac:	00001301 	andeq	r1, r0, r1, lsl #6
    1fb0:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1fb4:	3b0b3a08 	blcc	2d07dc <__Stack_Size+0x2d03dc>
    1fb8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1fbc:	1000000a 	andne	r0, r0, sl
    1fc0:	0b0b000f 	bleq	2c2004 <__Stack_Size+0x2c1c04>
    1fc4:	00001349 	andeq	r1, r0, r9, asr #6
    1fc8:	03011311 	movweq	r1, #4881	; 0x1311
    1fcc:	3a050b0e 	bcc	144c0c <__Stack_Size+0x14480c>
    1fd0:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fd4:	12000013 	andne	r0, r0, #19	; 0x13
    1fd8:	0c270015 	stceq	0, cr0, [r7], #-84
    1fdc:	15130000 	ldrne	r0, [r3]
    1fe0:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    1fe4:	00130113 	andseq	r0, r3, r3, lsl r1
    1fe8:	00051400 	andeq	r1, r5, r0, lsl #8
    1fec:	00001349 	andeq	r1, r0, r9, asr #6
    1ff0:	03000d15 	movweq	r0, #3349	; 0xd15
    1ff4:	3b0b3a0e 	blcc	2d0834 <__Stack_Size+0x2d0434>
    1ff8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1ffc:	1600000a 	strne	r0, [r0], -sl
    2000:	13490026 	movtne	r0, #36902	; 0x9026
    2004:	13170000 	tstne	r7, #0	; 0x0
    2008:	0b0e0301 	bleq	382c14 <__Stack_Size+0x382814>
    200c:	3b0b3a0b 	blcc	2d0840 <__Stack_Size+0x2d0440>
    2010:	00130105 	andseq	r0, r3, r5, lsl #2
    2014:	01131800 	tsteq	r3, r0, lsl #16
    2018:	0b3a0b0b 	bleq	e84c4c <__Stack_Size+0xe8484c>
    201c:	1301053b 	movwne	r0, #5435	; 0x153b
    2020:	17190000 	ldrne	r0, [r9, -r0]
    2024:	3a0b0b01 	bcc	2c4c30 <__Stack_Size+0x2c4830>
    2028:	01053b0b 	tsteq	r5, fp, lsl #22
    202c:	1a000013 	bne	2080 <__Stack_Size+0x1c80>
    2030:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2034:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2038:	00001349 	andeq	r1, r0, r9, asr #6
    203c:	2701151b 	smladcs	r1, fp, r5, r1
    2040:	0013010c 	andseq	r0, r3, ip, lsl #2
    2044:	01041c00 	tsteq	r4, r0, lsl #24
    2048:	0b0b0e03 	bleq	2c585c <__Stack_Size+0x2c545c>
    204c:	0b3b0b3a 	bleq	ec4d3c <__Stack_Size+0xec493c>
    2050:	00001301 	andeq	r1, r0, r1, lsl #6
    2054:	0300281d 	movweq	r2, #2077	; 0x81d
    2058:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    205c:	012e1e00 	teqeq	lr, r0, lsl #28
    2060:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2064:	0b3b0b3a 	bleq	ec4d54 <__Stack_Size+0xec4954>
    2068:	13490c27 	movtne	r0, #39975	; 0x9c27
    206c:	01120111 	tsteq	r2, r1, lsl r1
    2070:	13010640 	movwne	r0, #5696	; 0x1640
    2074:	051f0000 	ldreq	r0, [pc, #0]	; 207c <__Stack_Size+0x1c7c>
    2078:	3a0e0300 	bcc	382c80 <__Stack_Size+0x382880>
    207c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2080:	00060213 	andeq	r0, r6, r3, lsl r2
    2084:	00052000 	andeq	r2, r5, r0
    2088:	0b3a0803 	bleq	e8409c <__Stack_Size+0xe83c9c>
    208c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2090:	00000602 	andeq	r0, r0, r2, lsl #12
    2094:	03003421 	movweq	r3, #1057	; 0x421
    2098:	3b0b3a0e 	blcc	2d08d8 <__Stack_Size+0x2d04d8>
    209c:	0013490b 	andseq	r4, r3, fp, lsl #18
    20a0:	00342200 	eorseq	r2, r4, r0, lsl #4
    20a4:	0b3a0803 	bleq	e840b8 <__Stack_Size+0xe83cb8>
    20a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20ac:	00000a02 	andeq	r0, r0, r2, lsl #20
    20b0:	03003423 	movweq	r3, #1059	; 0x423
    20b4:	3b0b3a0e 	blcc	2d08f4 <__Stack_Size+0x2d04f4>
    20b8:	3f134905 	svccc	0x00134905
    20bc:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    20c0:	11010000 	tstne	r1, r0
    20c4:	130e2501 	movwne	r2, #58625	; 0xe501
    20c8:	1b0e030b 	blne	382cfc <__Stack_Size+0x3828fc>
    20cc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    20d0:	00061001 	andeq	r1, r6, r1
    20d4:	00240200 	eoreq	r0, r4, r0, lsl #4
    20d8:	0b3e0b0b 	bleq	f84d0c <__Stack_Size+0xf8490c>
    20dc:	00000e03 	andeq	r0, r0, r3, lsl #28
    20e0:	0b002403 	bleq	b0f4 <__Stack_Size+0xacf4>
    20e4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    20e8:	04000008 	streq	r0, [r0], #-8
    20ec:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    20f0:	0b3b0b3a 	bleq	ec4de0 <__Stack_Size+0xec49e0>
    20f4:	00001349 	andeq	r1, r0, r9, asr #6
    20f8:	03001605 	movweq	r1, #1541	; 0x605
    20fc:	3b0b3a0e 	blcc	2d093c <__Stack_Size+0x2d053c>
    2100:	00134905 	andseq	r4, r3, r5, lsl #18
    2104:	01170600 	tsteq	r7, r0, lsl #12
    2108:	0b3a0b0b 	bleq	e84d3c <__Stack_Size+0xe8493c>
    210c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2110:	0d070000 	stceq	0, cr0, [r7]
    2114:	3a0e0300 	bcc	382d1c <__Stack_Size+0x38291c>
    2118:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    211c:	08000013 	stmdaeq	r0, {r0, r1, r4}
    2120:	13490101 	movtne	r0, #37121	; 0x9101
    2124:	00001301 	andeq	r1, r0, r1, lsl #6
    2128:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    212c:	000b2f13 	andeq	r2, fp, r3, lsl pc
    2130:	00240a00 	eoreq	r0, r4, r0, lsl #20
    2134:	0b3e0b0b 	bleq	f84d68 <__Stack_Size+0xf84968>
    2138:	130b0000 	movwne	r0, #45056	; 0xb000
    213c:	3a0b0b01 	bcc	2c4d48 <__Stack_Size+0x2c4948>
    2140:	010b3b0b 	tsteq	fp, fp, lsl #22
    2144:	0c000013 	stceq	0, cr0, [r0], {19}
    2148:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    214c:	0b3b0b3a 	bleq	ec4e3c <__Stack_Size+0xec4a3c>
    2150:	0a381349 	beq	e06e7c <__Stack_Size+0xe06a7c>
    2154:	0f0d0000 	svceq	0x000d0000
    2158:	000b0b00 	andeq	r0, fp, r0, lsl #22
    215c:	01130e00 	tsteq	r3, r0, lsl #28
    2160:	0b0b0e03 	bleq	2c5974 <__Stack_Size+0x2c5574>
    2164:	0b3b0b3a 	bleq	ec4e54 <__Stack_Size+0xec4a54>
    2168:	00001301 	andeq	r1, r0, r1, lsl #6
    216c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    2170:	3b0b3a08 	blcc	2d0998 <__Stack_Size+0x2d0598>
    2174:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2178:	1000000a 	andne	r0, r0, sl
    217c:	0b0b000f 	bleq	2c21c0 <__Stack_Size+0x2c1dc0>
    2180:	00001349 	andeq	r1, r0, r9, asr #6
    2184:	03011311 	movweq	r1, #4881	; 0x1311
    2188:	3a050b0e 	bcc	144dc8 <__Stack_Size+0x1449c8>
    218c:	010b3b0b 	tsteq	fp, fp, lsl #22
    2190:	12000013 	andne	r0, r0, #19	; 0x13
    2194:	0c270015 	stceq	0, cr0, [r7], #-84
    2198:	15130000 	ldrne	r0, [r3]
    219c:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    21a0:	00130113 	andseq	r0, r3, r3, lsl r1
    21a4:	00051400 	andeq	r1, r5, r0, lsl #8
    21a8:	00001349 	andeq	r1, r0, r9, asr #6
    21ac:	03000d15 	movweq	r0, #3349	; 0xd15
    21b0:	3b0b3a0e 	blcc	2d09f0 <__Stack_Size+0x2d05f0>
    21b4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    21b8:	1600000a 	strne	r0, [r0], -sl
    21bc:	13490026 	movtne	r0, #36902	; 0x9026
    21c0:	13170000 	tstne	r7, #0	; 0x0
    21c4:	0b0e0301 	bleq	382dd0 <__Stack_Size+0x3829d0>
    21c8:	3b0b3a0b 	blcc	2d09fc <__Stack_Size+0x2d05fc>
    21cc:	00130105 	andseq	r0, r3, r5, lsl #2
    21d0:	01131800 	tsteq	r3, r0, lsl #16
    21d4:	0b3a0b0b 	bleq	e84e08 <__Stack_Size+0xe84a08>
    21d8:	1301053b 	movwne	r0, #5435	; 0x153b
    21dc:	17190000 	ldrne	r0, [r9, -r0]
    21e0:	3a0b0b01 	bcc	2c4dec <__Stack_Size+0x2c49ec>
    21e4:	01053b0b 	tsteq	r5, fp, lsl #22
    21e8:	1a000013 	bne	223c <__Stack_Size+0x1e3c>
    21ec:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    21f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    21f4:	00001349 	andeq	r1, r0, r9, asr #6
    21f8:	2701151b 	smladcs	r1, fp, r5, r1
    21fc:	0013010c 	andseq	r0, r3, ip, lsl #2
    2200:	012e1c00 	teqeq	lr, r0, lsl #24
    2204:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2208:	0b3b0b3a 	bleq	ec4ef8 <__Stack_Size+0xec4af8>
    220c:	01110c27 	tsteq	r1, r7, lsr #24
    2210:	06400112 	undefined
    2214:	00001301 	andeq	r1, r0, r1, lsl #6
    2218:	0300051d 	movweq	r0, #1309	; 0x51d
    221c:	3b0b3a0e 	blcc	2d0a5c <__Stack_Size+0x2d065c>
    2220:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2224:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    2228:	08030005 	stmdaeq	r3, {r0, r2}
    222c:	0b3b0b3a 	bleq	ec4f1c <__Stack_Size+0xec4b1c>
    2230:	06021349 	streq	r1, [r2], -r9, asr #6
    2234:	341f0000 	ldrcc	r0, [pc], #0	; 223c <__Stack_Size+0x1e3c>
    2238:	3a080300 	bcc	202e40 <__Stack_Size+0x202a40>
    223c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2240:	000a0213 	andeq	r0, sl, r3, lsl r2
    2244:	00342000 	eorseq	r2, r4, r0
    2248:	0b3a0e03 	bleq	e85a5c <__Stack_Size+0xe8565c>
    224c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2250:	34210000 	strtcc	r0, [r1]
    2254:	3a080300 	bcc	202e5c <__Stack_Size+0x202a5c>
    2258:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    225c:	22000013 	andcs	r0, r0, #19	; 0x13
    2260:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2264:	0b3b0b3a 	bleq	ec4f54 <__Stack_Size+0xec4b54>
    2268:	06021349 	streq	r1, [r2], -r9, asr #6
    226c:	0a230000 	beq	8c2274 <__Stack_Size+0x8c1e74>
    2270:	3a0e0300 	bcc	382e78 <__Stack_Size+0x382a78>
    2274:	000b3b0b 	andeq	r3, fp, fp, lsl #22
    2278:	010b2400 	tsteq	fp, r0, lsl #8
    227c:	00000655 	andeq	r0, r0, r5, asr r6
    2280:	03003425 	movweq	r3, #1061	; 0x425
    2284:	3b0b3a0e 	blcc	2d0ac4 <__Stack_Size+0x2d06c4>
    2288:	3f134905 	svccc	0x00134905
    228c:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    2290:	11010000 	tstne	r1, r0
    2294:	55061000 	strpl	r1, [r6]
    2298:	1b080306 	blne	202eb8 <__Stack_Size+0x202ab8>
    229c:	13082508 	movwne	r2, #34056	; 0x8508
    22a0:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	ed010100 	stfs	f0, [r1]
      e4:	02000000 	andeq	r0, r0, #0	; 0x0
      e8:	00007b00 	andeq	r7, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	50410100 	subpl	r0, r1, r0, lsl #2
     100:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     104:	74730063 	ldrbtvc	r0, [r3], #-99
     108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     10c:	5f783031 	svcpl	0x00783031
     110:	2f62696c 	svccs	0x0062696c
     114:	00636e69 	rsbeq	r6, r3, r9, ror #28
     118:	2f505041 	svccs	0x00505041
     11c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     120:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     124:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     128:	73000001 	movwvc	r0, #1	; 0x1
     12c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     134:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     138:	00682e65 	rsbeq	r2, r8, r5, ror #28
     13c:	73000002 	movwvc	r0, #2	; 0x2
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     14c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     150:	43500000 	cmpmi	r0, #0	; 0x0
     154:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     158:	0300682e 	movweq	r6, #2094	; 0x82e
     15c:	58440000 	stmdapl	r4, {}^
     160:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     164:	00000003 	andeq	r0, r0, r3
     168:	34020500 	strcc	r0, [r2], #-1280
     16c:	03080031 	movweq	r0, #32817	; 0x8031
     170:	130102a7 	movwne	r0, #4775	; 0x12a7
     174:	144c3d3d 	strbne	r3, [ip], #-3389
     178:	2e0e033d 	mcrcs	3, 0, r0, cr14, cr13, {1}
     17c:	be033e3d 	mcrlt	14, 0, r3, cr3, cr13, {1}
     180:	2d21587f 	stccs	8, cr5, [r1, #-508]!
     184:	03286a21 	teqeq	r8, #135168	; 0x21000
     188:	674b2078 	smlsldxvs	r2, fp, r8, r0
     18c:	4b4c5b42 	blmi	1316e9c <__Stack_Size+0x1316a9c>
     190:	1d3f4b40 	vldmdbne	pc!, {d4-<overflow reg d35>}
     194:	3d678423 	cfstrdcc	mvd8, [r7, #-140]!
     198:	7e8d035e 	mcrvc	3, 4, r0, cr13, cr14, {2}
     19c:	313127ba 	ldrhcc	r2, [r1, -sl]!
     1a0:	5a3e3031 	bpl	f8c26c <__Stack_Size+0xf8be6c>
     1a4:	303e3d30 	eorscc	r3, lr, r0, lsr sp
     1a8:	01e00359 	mvneq	r0, r9, asr r3
     1ac:	212d2158 	teqcs	sp, r8, asr r1
     1b0:	207edf03 	rsbscs	sp, lr, r3, lsl #30
     1b4:	2001a103 	andcs	sl, r1, r3, lsl #2
     1b8:	3d200e03 	stccc	14, cr0, [r0, #-12]!
     1bc:	3c7ed103 	ldfccp	f5, [lr], #-12
     1c0:	412e6303 	teqmi	lr, r3, lsl #6
     1c4:	3d3c1703 	ldccc	7, cr1, [ip, #-12]!
     1c8:	3c5c033d 	mrrccc	3, 3, r0, ip, cr13
     1cc:	024a2703 	subeq	r2, sl, #786432	; 0xc0000
     1d0:	01010019 	tsteq	r1, r9, lsl r0
     1d4:	0000015a 	andeq	r0, r0, sl, asr r1
     1d8:	002d0002 	eoreq	r0, sp, r2
     1dc:	01020000 	tsteq	r2, r0
     1e0:	000d0efb 	strdeq	r0, [sp], -fp
     1e4:	01010101 	tsteq	r1, r1, lsl #2
     1e8:	01000000 	tsteq	r0, r0
     1ec:	41010000 	tstmi	r1, r0
     1f0:	732f5050 	teqvc	pc, #80	; 0x50
     1f4:	00006372 	andeq	r6, r0, r2, ror r3
     1f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     1fc:	30316632 	eorscc	r6, r1, r2, lsr r6
     200:	74695f78 	strbtvc	r5, [r9], #-3960
     204:	0100632e 	tsteq	r0, lr, lsr #6
     208:	00000000 	andeq	r0, r0, r0
     20c:	32d00205 	sbcscc	r0, r0, #1342177280	; 0x50000000
     210:	24030800 	strcs	r0, [r3], #-2048
     214:	0a031301 	beq	c4e20 <__Stack_Size+0xc4a20>
     218:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     21c:	032e0f03 	teqeq	lr, #12	; 0xc
     220:	0f032e0f 	svceq	0x00032e0f
     224:	0a03132e 	beq	c4ee4 <__Stack_Size+0xc4ae4>
     228:	0a03132e 	beq	c4ee8 <__Stack_Size+0xc4ae8>
     22c:	1603132e 	strne	r1, [r3], -lr, lsr #6
     230:	0a03132e 	beq	c4ef0 <__Stack_Size+0xc4af0>
     234:	0a03132e 	beq	c4ef4 <__Stack_Size+0xc4af4>
     238:	0a03132e 	beq	c4ef8 <__Stack_Size+0xc4af8>
     23c:	0a03132e 	beq	c4efc <__Stack_Size+0xc4afc>
     240:	0a03132e 	beq	c4f00 <__Stack_Size+0xc4b00>
     244:	0a03132e 	beq	c4f04 <__Stack_Size+0xc4b04>
     248:	0a03132e 	beq	c4f08 <__Stack_Size+0xc4b08>
     24c:	0a03132e 	beq	c4f0c <__Stack_Size+0xc4b0c>
     250:	0a03132e 	beq	c4f10 <__Stack_Size+0xc4b10>
     254:	0a03132e 	beq	c4f14 <__Stack_Size+0xc4b14>
     258:	0a03132e 	beq	c4f18 <__Stack_Size+0xc4b18>
     25c:	0a03132e 	beq	c4f1c <__Stack_Size+0xc4b1c>
     260:	0a03132e 	beq	c4f20 <__Stack_Size+0xc4b20>
     264:	0a03132e 	beq	c4f24 <__Stack_Size+0xc4b24>
     268:	0a03132e 	beq	c4f28 <__Stack_Size+0xc4b28>
     26c:	0a03132e 	beq	c4f2c <__Stack_Size+0xc4b2c>
     270:	0a03132e 	beq	c4f30 <__Stack_Size+0xc4b30>
     274:	1803132e 	stmdane	r3, {r1, r2, r3, r5, r8, r9, ip}
     278:	0b03132e 	bleq	c4f38 <__Stack_Size+0xc4b38>
     27c:	0a03132e 	beq	c4f3c <__Stack_Size+0xc4b3c>
     280:	0a03132e 	beq	c4f40 <__Stack_Size+0xc4b40>
     284:	0a03132e 	beq	c4f44 <__Stack_Size+0xc4b44>
     288:	0a03132e 	beq	c4f48 <__Stack_Size+0xc4b48>
     28c:	0b03132e 	bleq	c4f4c <__Stack_Size+0xc4b4c>
     290:	0b03132e 	bleq	c4f50 <__Stack_Size+0xc4b50>
     294:	0a03132e 	beq	c4f54 <__Stack_Size+0xc4b54>
     298:	1603132e 	strne	r1, [r3], -lr, lsr #6
     29c:	0a03132e 	beq	c4f5c <__Stack_Size+0xc4b5c>
     2a0:	0a03132e 	beq	c4f60 <__Stack_Size+0xc4b60>
     2a4:	0a03132e 	beq	c4f64 <__Stack_Size+0xc4b64>
     2a8:	0a03132e 	beq	c4f68 <__Stack_Size+0xc4b68>
     2ac:	0a03132e 	beq	c4f6c <__Stack_Size+0xc4b6c>
     2b0:	0a03132e 	beq	c4f70 <__Stack_Size+0xc4b70>
     2b4:	0a03132e 	beq	c4f74 <__Stack_Size+0xc4b74>
     2b8:	1703132e 	strne	r1, [r3, -lr, lsr #6]
     2bc:	1603132e 	strne	r1, [r3], -lr, lsr #6
     2c0:	0a03132e 	beq	c4f80 <__Stack_Size+0xc4b80>
     2c4:	0a03132e 	beq	c4f84 <__Stack_Size+0xc4b84>
     2c8:	0a03132e 	beq	c4f88 <__Stack_Size+0xc4b88>
     2cc:	0b03132e 	bleq	c4f8c <__Stack_Size+0xc4b8c>
     2d0:	0b03132e 	bleq	c4f90 <__Stack_Size+0xc4b90>
     2d4:	0a03132e 	beq	c4f94 <__Stack_Size+0xc4b94>
     2d8:	0a03132e 	beq	c4f98 <__Stack_Size+0xc4b98>
     2dc:	0a03132e 	beq	c4f9c <__Stack_Size+0xc4b9c>
     2e0:	0a03132e 	beq	c4fa0 <__Stack_Size+0xc4ba0>
     2e4:	0a03132e 	beq	c4fa4 <__Stack_Size+0xc4ba4>
     2e8:	0a03132e 	beq	c4fa8 <__Stack_Size+0xc4ba8>
     2ec:	0a03132e 	beq	c4fac <__Stack_Size+0xc4bac>
     2f0:	0a03132e 	beq	c4fb0 <__Stack_Size+0xc4bb0>
     2f4:	0a03132e 	beq	c4fb4 <__Stack_Size+0xc4bb4>
     2f8:	0a03132e 	beq	c4fb8 <__Stack_Size+0xc4bb8>
     2fc:	0a03132e 	beq	c4fbc <__Stack_Size+0xc4bbc>
     300:	0a03132e 	beq	c4fc0 <__Stack_Size+0xc4bc0>
     304:	0a03132e 	beq	c4fc4 <__Stack_Size+0xc4bc4>
     308:	0b03132e 	bleq	c4fc8 <__Stack_Size+0xc4bc8>
     30c:	9f03132e 	svcls	0x0003132e
     310:	2f2f2e7e 	svccs	0x002f2e7e
     314:	302e6603 	eorcc	r6, lr, r3, lsl #12
     318:	7f99032f 	svcvc	0x0099032f
     31c:	032f2f2e 	teqeq	pc, #184	; 0xb8
     320:	212e7f8b 	smlawbcs	lr, fp, pc, r7
     324:	032f211f 	teqeq	pc, #-1073741817	; 0xc0000007
     328:	2f587eab 	svccs	0x00587eab
     32c:	0002022f 	andeq	r0, r2, pc, lsr #4
     330:	01290101 	teqeq	r9, r1, lsl #2
     334:	00020000 	andeq	r0, r2, r0
     338:	0000008a 	andeq	r0, r0, sl, lsl #1
     33c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     340:	0101000d 	tsteq	r1, sp
     344:	00000101 	andeq	r0, r0, r1, lsl #2
     348:	00000100 	andeq	r0, r0, r0, lsl #2
     34c:	50504101 	subspl	r4, r0, r1, lsl #2
     350:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     354:	6d747300 	ldclvs	3, cr7, [r4]
     358:	31663233 	cmncc	r6, r3, lsr r2
     35c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     360:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     364:	0000636e 	andeq	r6, r0, lr, ror #6
     368:	5f737973 	svcpl	0x00737973
     36c:	74696e69 	strbtvc	r6, [r9], #-3689
     370:	0100632e 	tsteq	r0, lr, lsr #6
     374:	74730000 	ldrbtvc	r0, [r3]
     378:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     37c:	5f783031 	svcpl	0x00783031
     380:	65707974 	ldrbvs	r7, [r0, #-2420]!
     384:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     388:	74730000 	ldrbtvc	r0, [r3]
     38c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     390:	5f783031 	svcpl	0x00783031
     394:	2e70616d 	rpwcssz	f6, f0, #5.0
     398:	00020068 	andeq	r0, r2, r8, rrx
     39c:	6d747300 	ldclvs	3, cr7, [r4]
     3a0:	31663233 	cmncc	r6, r3, lsr r2
     3a4:	675f7830 	smmlarvs	pc, r0, r8, r7
     3a8:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     3ac:	00020068 	andeq	r0, r2, r8, rrx
     3b0:	6d747300 	ldclvs	3, cr7, [r4]
     3b4:	31663233 	cmncc	r6, r3, lsr r2
     3b8:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     3bc:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     3c0:	00020068 	andeq	r0, r2, r8, rrx
     3c4:	05000000 	streq	r0, [r0]
     3c8:	00341402 	eorseq	r1, r4, r2, lsl #8
     3cc:	01bc0308 	undefined instruction 0x01bc0308
     3d0:	3d591301 	ldclcc	3, cr1, [r9, #-4]
     3d4:	3d3d3d3e 	ldccc	13, cr3, [sp, #-248]!
     3d8:	206d033e 	rsbcs	r0, sp, lr, lsr r3
     3dc:	31221e22 	teqcc	r2, r2, lsr #28
     3e0:	2e46033d 	mcrcs	3, 2, r0, cr6, cr13, {1}
     3e4:	200d0330 	andcs	r0, sp, r0, lsr r3
     3e8:	41207303 	teqmi	r0, r3, lsl #6
     3ec:	2b311e21 	blcs	c47c78 <__Stack_Size+0xc47878>
     3f0:	312f2f2f 	teqcc	pc, pc, lsr #30
     3f4:	2f2f2b31 	svccs	0x002f2b31
     3f8:	1f4c302f 	svcne	0x004c302f
     3fc:	302f1f21 	eorcc	r1, pc, r1, lsr #30
     400:	1f211f4d 	svcne	0x00211f4d
     404:	4b30302d 	blmi	c0c4c0 <__Stack_Size+0xc0c0c0>
     408:	304e4b4c 	subcc	r4, lr, ip, asr #22
     40c:	352b3171 	strcc	r3, [fp, #-369]!
     410:	30312f1b 	eorscc	r2, r1, fp, lsl pc
     414:	302f2f2c 	eorcc	r2, pc, ip, lsr #30
     418:	2f2f2c30 	svccs	0x002f2c30
     41c:	7fa40331 	svcvc	0x00a40331
     420:	78032890 	stmdavc	r3, {r4, r7, fp, sp}
     424:	0b03282e 	bleq	ca4e4 <__Stack_Size+0xca0e4>
     428:	2079034a 	rsbscs	r0, r9, sl, asr #6
     42c:	241f1e50 	ldrcs	r1, [pc], #3664	; 434 <__Stack_Size+0x34>
     430:	2f2f2f1c 	svccs	0x002f2f1c
     434:	1c24312f 	stfnes	f3, [r4], #-188
     438:	2f2f2f2f 	svccs	0x002f2f2f
     43c:	2f1c2431 	svccs	0x001c2431
     440:	2f2f2f2f 	svccs	0x002f2f2f
     444:	3c7f9a03 	ldclcc	10, cr9, [pc], #-12
     448:	304d3131 	subcc	r3, sp, r1, lsr r1
     44c:	3f3f3f31 	svccc	0x003f3f31
     450:	3f694d3f 	svccc	0x00694d3f
     454:	5c523f5d 	mrrcpl	15, 5, r3, r2, cr13
     458:	05023d4c 	streq	r3, [r2, #-3404]
     45c:	ed010100 	stfs	f0, [r1]
     460:	02000000 	andeq	r0, r0, #0	; 0x0
     464:	00007500 	andeq	r7, r0, r0, lsl #10
     468:	fb010200 	blx	40c72 <__Stack_Size+0x40872>
     46c:	01000d0e 	tsteq	r0, lr, lsl #26
     470:	00010101 	andeq	r0, r1, r1, lsl #2
     474:	00010000 	andeq	r0, r1, r0
     478:	50410100 	subpl	r0, r1, r0, lsl #2
     47c:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     480:	74730063 	ldrbtvc	r0, [r3], #-99
     484:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     488:	5f783031 	svcpl	0x00783031
     48c:	2f62696c 	svccs	0x0062696c
     490:	00636e69 	rsbeq	r6, r3, r9, ror #28
     494:	5f435000 	svcpl	0x00435000
     498:	2e6d6f43 	cdpcs	15, 6, cr6, cr13, cr3, {2}
     49c:	00010063 	andeq	r0, r1, r3, rrx
     4a0:	6d747300 	ldclvs	3, cr7, [r4]
     4a4:	31663233 	cmncc	r6, r3, lsr r2
     4a8:	745f7830 	ldrbvc	r7, [pc], #2096	; 4b0 <__Stack_Size+0xb0>
     4ac:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     4b0:	00020068 	andeq	r0, r2, r8, rrx
     4b4:	6d747300 	ldclvs	3, cr7, [r4]
     4b8:	31663233 	cmncc	r6, r3, lsr r2
     4bc:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     4c0:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     4c4:	00000200 	andeq	r0, r0, r0, lsl #4
     4c8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     4cc:	30316632 	eorscc	r6, r1, r2, lsr r6
     4d0:	73755f78 	cmnvc	r5, #480	; 0x1e0
     4d4:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     4d8:	00020068 	andeq	r0, r2, r8, rrx
     4dc:	05000000 	streq	r0, [r0]
     4e0:	00363c02 	eorseq	r3, r6, r2, lsl #24
     4e4:	01810308 	orreq	r0, r1, r8, lsl #6
     4e8:	83682101 	cmnhi	r8, #1073741824	; 0x40000000
     4ec:	9e690340 	cdpls	3, 6, cr0, cr9, cr0, {2}
     4f0:	303e2220 	eorscc	r2, lr, r0, lsr #4
     4f4:	033d4c4d 	teqeq	sp, #19712	; 0x4d00
     4f8:	49214a6f 	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r9, fp, lr}
     4fc:	78033d21 	stmdavc	r3, {r0, r5, r8, sl, fp, ip, sp}
     500:	211f213c 	tstcs	pc, ip, lsr r1
     504:	6c03673d 	stcvs	7, cr6, [r3], {61}
     508:	1f22204a 	svcne	0x0022204a
     50c:	25223d3d 	strcs	r3, [r2, #-3389]!
     510:	0321251b 	teqeq	r1, #113246208	; 0x6c00000
     514:	3a42207a 	bcc	1088704 <__Stack_Size+0x1088304>
     518:	1b4b3d3d 	blne	12cfa14 <__Stack_Size+0x12cf614>
     51c:	03352925 	teqeq	r5, #606208	; 0x94000
     520:	4e20746a 	cdpmi	4, 2, cr7, cr0, cr10, {3}
     524:	7503403a 	strvc	r4, [r3, #-58]
     528:	2d303c20 	ldccs	12, cr3, [r0, #-128]!
     52c:	3c4d034c 	mcrrcc	3, 4, r0, sp, cr12
     530:	241c242e 	ldrcs	r2, [ip], #-1070
     534:	2f2f4b32 	svccs	0x002f4b32
     538:	2e78032f 	cdpcs	3, 7, cr0, cr8, cr15, {1}
     53c:	22312523 	eorscs	r2, r1, #146800640	; 0x8c00000
     540:	6a4d3e3d 	bvs	134fe3c <__Stack_Size+0x134fa3c>
     544:	3e3d3031 	mrccc	0, 1, r3, cr13, cr1, {1}
     548:	024c6a4d 	subeq	r6, ip, #315392	; 0x4d000
     54c:	01010006 	tsteq	r1, r6
     550:	000000fe 	strdeq	r0, [r0], -lr
     554:	00720002 	rsbseq	r0, r2, r2
     558:	01020000 	tsteq	r2, r0
     55c:	000d0efb 	strdeq	r0, [sp], -fp
     560:	01010101 	tsteq	r1, r1, lsl #2
     564:	01000000 	tsteq	r0, r0
     568:	41010000 	tstmi	r1, r0
     56c:	732f5050 	teqvc	pc, #80	; 0x50
     570:	73006372 	movwvc	r6, #882	; 0x372
     574:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     578:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     57c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     580:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     584:	58440000 	stmdapl	r4, {}^
     588:	00632e4c 	rsbeq	r2, r3, ip, asr #28
     58c:	73000001 	movwvc	r0, #1	; 0x1
     590:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     594:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     598:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     59c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     5a0:	73000002 	movwvc	r0, #2	; 0x2
     5a4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     5a8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5ac:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     5b0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     5b4:	74730000 	ldrbtvc	r0, [r3]
     5b8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     5bc:	5f783031 	svcpl	0x00783031
     5c0:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     5c4:	00682e74 	rsbeq	r2, r8, r4, ror lr
     5c8:	00000002 	andeq	r0, r0, r2
     5cc:	f0020500 	undefined instruction 0xf0020500
     5d0:	03080037 	movweq	r0, #32823	; 0x8037
     5d4:	2e0101b8 	mcrcs	1, 0, r0, cr1, cr8, {5}
     5d8:	03283f24 	teqeq	r8, #144	; 0x90
     5dc:	2f4b2079 	svccs	0x004b2079
     5e0:	4d1d322f 	lfmmi	f3, 4, [sp, #-188]
     5e4:	6a4d3e2f 	bvs	134fea8 <__Stack_Size+0x134faa8>
     5e8:	032e6b03 	teqeq	lr, #3072	; 0xc00
     5ec:	03302015 	teqeq	r0, #21	; 0x15
     5f0:	2f587ed4 	svccs	0x00587ed4
     5f4:	0183032f 	orreq	r0, r3, pc, lsr #6
     5f8:	211f212e 	tstcs	pc, lr, lsr #2
     5fc:	033e835a 	teqeq	lr, #1744830465	; 0x68000001
     600:	22907fb1 	addscs	r7, r0, #708	; 0x2c4
     604:	1c41221e 	sfmne	f2, 2, [r1], {30}
     608:	4b6a4b4e 	blmi	1a93348 <__Stack_Size+0x1a92f48>
     60c:	2b155f4c 	blcs	558344 <__Stack_Size+0x557f44>
     610:	244b2223 	strbcs	r2, [fp], #-547
     614:	79033130 	stmdbvc	r3, {r4, r5, r8, ip, sp}
     618:	72032620 	andvc	r2, r3, #33554432	; 0x2000000
     61c:	200f0320 	andcs	r0, pc, r0, lsr #6
     620:	6b565a25 	blvs	1596ebc <__Stack_Size+0x1596abc>
     624:	323f1d50 	eorscc	r1, pc, #5120	; 0x1400
     628:	0a033356 	beq	cd388 <__Stack_Size+0xccf88>
     62c:	7f86033c 	svcvc	0x0086033c
     630:	34672366 	strbtcc	r2, [r7], #-870
     634:	1e262944 	cdpne	9, 2, cr2, cr6, cr4, {2}
     638:	2e6d0330 	mcrcs	3, 3, r0, cr13, cr0, {1}
     63c:	0a033427 	beq	cd6e0 <__Stack_Size+0xcd2e0>
     640:	5d565a2e 	fldspl	s11, [r6, #-184]
     644:	32311d42 	eorscc	r1, r1, #4224	; 0x1080
     648:	1e304156 	mrcne	1, 1, r4, cr0, cr6, {2}
     64c:	0007024f 	andeq	r0, r7, pc, asr #4
     650:	00aa0101 	adceq	r0, sl, r1, lsl #2
     654:	00020000 	andeq	r0, r2, r0
     658:	00000053 	andeq	r0, r0, r3, asr r0
     65c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     660:	0101000d 	tsteq	r1, sp
     664:	00000101 	andeq	r0, r0, r1, lsl #2
     668:	00000100 	andeq	r0, r0, r0, lsl #2
     66c:	50504101 	subspl	r4, r0, r1, lsl #2
     670:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     674:	6d747300 	ldclvs	3, cr7, [r4]
     678:	31663233 	cmncc	r6, r3, lsr r2
     67c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     680:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     684:	0000636e 	andeq	r6, r0, lr, ror #6
     688:	6f746f4d 	svcvs	0x00746f4d
     68c:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
     690:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
     694:	0100632e 	tsteq	r0, lr, lsr #6
     698:	74730000 	ldrbtvc	r0, [r3]
     69c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6a0:	5f783031 	svcpl	0x00783031
     6a4:	65707974 	ldrbvs	r7, [r0, #-2420]!
     6a8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     6ac:	00000000 	andeq	r0, r0, r0
     6b0:	39dc0205 	ldmibcc	ip, {r0, r2, r9}^
     6b4:	db030800 	blle	c26bc <__Stack_Size+0xc22bc>
     6b8:	03160100 	tsteq	r6, #0	; 0x0
     6bc:	03282e6e 	teqeq	r8, #1760	; 0x6e0
     6c0:	03362078 	teqeq	r6, #120	; 0x78
     6c4:	67442078 	smlsldxvs	r2, r4, r8, r0
     6c8:	3c670376 	stclcc	3, cr0, [r7], #-472
     6cc:	221e227a 	andscs	r2, lr, #-1610612729	; 0xa0000007
     6d0:	3c77032f 	ldclcc	3, cr0, [r7], #-188
     6d4:	1f200903 	svcne	0x00200903
     6d8:	66035a2f 	strvs	r5, [r3], -pc, lsr #20
     6dc:	216e204a 	cmncs	lr, sl, asr #32
     6e0:	2f2d221f 	svccs	0x002d221f
     6e4:	035a2f1f 	cmpeq	sl, #124	; 0x7c
     6e8:	6e204a65 	fnmulsvs	s8, s0, s11
     6ec:	21211f2f 	teqcs	r1, pc, lsr #30
     6f0:	6903594b 	stmdbvs	r3, {r0, r1, r3, r6, r8, fp, ip, lr}
     6f4:	7a03343c 	bvc	cd7ec <__Stack_Size+0xcd3ec>
     6f8:	0276262e 	rsbseq	r2, r6, #48234496	; 0x2e00000
     6fc:	01010002 	tsteq	r1, r2
     700:	00000124 	andeq	r0, r0, r4, lsr #2
     704:	00700002 	rsbseq	r0, r0, r2
     708:	01020000 	tsteq	r2, r0
     70c:	000d0efb 	strdeq	r0, [sp], -fp
     710:	01010101 	tsteq	r1, r1, lsl #2
     714:	01000000 	tsteq	r0, r0
     718:	41010000 	tstmi	r1, r0
     71c:	732f5050 	teqvc	pc, #80	; 0x50
     720:	73006372 	movwvc	r6, #882	; 0x372
     724:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     728:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     72c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     730:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     734:	44410000 	strbmi	r0, [r1]
     738:	00632e43 	rsbeq	r2, r3, r3, asr #28
     73c:	73000001 	movwvc	r0, #1	; 0x1
     740:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     744:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     748:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     74c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     750:	73000002 	movwvc	r0, #2	; 0x2
     754:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     758:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     75c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     760:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     764:	74730000 	ldrbtvc	r0, [r3]
     768:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     76c:	5f783031 	svcpl	0x00783031
     770:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     774:	00020068 	andeq	r0, r2, r8, rrx
     778:	05000000 	streq	r0, [r0]
     77c:	003ac802 	eorseq	ip, sl, r2, lsl #16
     780:	01f20308 	mvnseq	r0, r8, lsl #6
     784:	03421401 	movteq	r1, #9217	; 0x2401
     788:	5031204f 	eorspl	r2, r1, pc, asr #32
     78c:	1e24232b 	cdpne	3, 2, cr2, cr4, cr11, {1}
     790:	20790322 	rsbscs	r0, r9, r2, lsr #6
     794:	21302f21 	teqcs	r0, r1, lsr #30
     798:	6c673130 	stfvse	f3, [r7], #-192
     79c:	675d3d4e 	ldrbvs	r3, [sp, -lr, asr #26]
     7a0:	9d03755c 	cfstr32ls	mvfx7, [r3, #-368]
     7a4:	b124587e 	teqlt	r4, lr, ror r8
     7a8:	4c4b4c4b 	mcrrmi	12, 4, r4, fp, cr11
     7ac:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     7b0:	01c9034f 	biceq	r0, r9, pc, asr #6
     7b4:	7eb70320 	cdpvc	3, 11, cr0, cr7, cr0, {1}
     7b8:	4b433d3c 	blmi	10cfcb0 <__Stack_Size+0x10cf8b0>
     7bc:	684c4b4c 	stmdavs	ip, {r2, r3, r6, r8, r9, fp, lr}^
     7c0:	4c3e4d3f 	ldcmi	13, cr4, [lr], #-252
     7c4:	2001af03 	andcs	sl, r1, r3, lsl #30
     7c8:	3c7ed103 	ldfccp	f5, [lr], #-12
     7cc:	3c0a033d 	stccc	3, cr0, [sl], {61}
     7d0:	4c4b4c4b 	mcrrmi	12, 4, r4, fp, cr11
     7d4:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     7d8:	0192034c 	orrseq	r0, r2, ip, asr #6
     7dc:	7eee0320 	cdpvc	3, 14, cr0, cr14, cr0, {1}
     7e0:	09033d3c 	stmdbeq	r3, {r2, r3, r4, r5, r8, sl, fp, ip, sp}
     7e4:	4b5a593c 	blmi	1696cdc <__Stack_Size+0x16968dc>
     7e8:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     7ec:	f6034c3e 	undefined instruction 0xf6034c3e
     7f0:	8a032e00 	bhi	cbff8 <__Stack_Size+0xcbbf8>
     7f4:	033d3c7f 	teqeq	sp, #32512	; 0x7f00
     7f8:	5a596609 	bpl	165a024 <__Stack_Size+0x1659c24>
     7fc:	3f684c4b 	svccc	0x00684c4b
     800:	034c3e4d 	movteq	r3, #52813	; 0xce4d
     804:	032e00da 	teqeq	lr, #218	; 0xda
     808:	3d3c7fa6 	ldccc	15, cr7, [ip, #-664]!
     80c:	594a0a03 	stmdbpl	sl, {r0, r1, r9, fp}^
     810:	684c4b5a 	stmdavs	ip, {r1, r3, r4, r6, r8, r9, fp, lr}^
     814:	033e4d3f 	teqeq	lr, #4032	; 0xfc0
     818:	41033c3f 	tstmi	r3, pc, lsr ip
     81c:	203f0320 	eorscs	r0, pc, r0, lsr #6
     820:	022e5203 	eoreq	r5, lr, #805306368	; 0x30000000
     824:	0101000b 	tsteq	r1, fp
     828:	0000020d 	andeq	r0, r0, sp, lsl #4
     82c:	00840002 	addeq	r0, r4, r2
     830:	01020000 	tsteq	r2, r0
     834:	000d0efb 	strdeq	r0, [sp], -fp
     838:	01010101 	tsteq	r1, r1, lsl #2
     83c:	01000000 	tsteq	r0, r0
     840:	73010000 	movwvc	r0, #4096	; 0x1000
     844:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     848:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     84c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     850:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     854:	6d747300 	ldclvs	3, cr7, [r4]
     858:	31663233 	cmncc	r6, r3, lsr r2
     85c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     860:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     864:	0000636e 	andeq	r6, r0, lr, ror #6
     868:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     86c:	30316632 	eorscc	r6, r1, r2, lsr r6
     870:	64615f78 	strbtvs	r5, [r1], #-3960
     874:	00632e63 	rsbeq	r2, r3, r3, ror #28
     878:	73000001 	movwvc	r0, #1	; 0x1
     87c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     880:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     884:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     888:	00682e65 	rsbeq	r2, r8, r5, ror #28
     88c:	73000002 	movwvc	r0, #2	; 0x2
     890:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     894:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     898:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     89c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     8a0:	74730000 	ldrbtvc	r0, [r3]
     8a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     8a8:	5f783031 	svcpl	0x00783031
     8ac:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     8b0:	00020068 	andeq	r0, r2, r8, rrx
     8b4:	05000000 	streq	r0, [r0]
     8b8:	003dbc02 	eorseq	fp, sp, r2, lsl #24
     8bc:	01ae0308 	undefined instruction 0x01ae0308
     8c0:	010f0301 	tsteq	pc, r1, lsl #6
     8c4:	0b039226 	bleq	e5164 <__Stack_Size+0xe4d64>
     8c8:	2e790320 	cdpcs	3, 7, cr0, cr9, cr0, {1}
     8cc:	0a038535 	beq	e1da8 <__Stack_Size+0xe19a8>
     8d0:	207a0320 	rsbscs	r0, sl, r0, lsr #6
     8d4:	3e321c26 	cdpcc	12, 3, cr1, cr2, cr6, {1}
     8d8:	3c0b0321 	stccc	3, cr0, [fp], {33}
     8dc:	23233115 	teqcs	r3, #1073741829	; 0x40000005
     8e0:	032f2323 	teqeq	pc, #-1946157056	; 0x8c000000
     8e4:	23172e0c 	tstcs	r7, #192	; 0xc0
     8e8:	0d034c4f 	stceq	12, cr4, [r3, #-316]
     8ec:	4f231720 	svcmi	0x00231720
     8f0:	2012034c 	andscs	r0, r2, ip, asr #6
     8f4:	22010903 	andcs	r0, r1, #49152	; 0xc000
     8f8:	034c4f23 	movteq	r4, #53027	; 0xcf23
     8fc:	4b172e0a 	blmi	5cc12c <__Stack_Size+0x5cbd2c>
     900:	192e0a03 	stmdbne	lr!, {r0, r1, r9, fp}
     904:	034a0d03 	movteq	r0, #44291	; 0xad03
     908:	4b172e0a 	blmi	5cc138 <__Stack_Size+0x5cbd38>
     90c:	192e0a03 	stmdbne	lr!, {r0, r1, r9, fp}
     910:	034a0d03 	movteq	r0, #44291	; 0xad03
     914:	24172e0c 	ldrcs	r2, [r7], #-3596
     918:	0a034c50 	beq	d3a60 <__Stack_Size+0xd3660>
     91c:	0d031920 	stceq	9, cr1, [r3, #-128]
     920:	2e0d034a 	cdpcs	3, 0, cr0, cr13, cr10, {2}
     924:	25010903 	strcs	r0, [r1, #-2307]
     928:	2130311d 	teqcs	r0, sp, lsl r1
     92c:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     930:	034c4f23 	movteq	r4, #53027	; 0xcf23
     934:	0a03202c 	beq	c89ec <__Stack_Size+0xc85ec>
     938:	20760301 	rsbscs	r0, r6, r1, lsl #6
     93c:	580a0320 	stmdapl	sl, {r5, r8, r9}
     940:	03323025 	teqeq	r2, #37	; 0x25
     944:	32242e78 	eorcc	r2, r4, #1920	; 0x780
     948:	32223522 	eorcc	r3, r2, #142606336	; 0x8800000
     94c:	242e7803 	strtcs	r7, [lr], #-2051
     950:	41232232 	teqmi	r3, r2, lsr r2
     954:	7803323e 	stmdavc	r3, {r1, r2, r3, r4, r5, r9, ip, sp}
     958:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     95c:	32305d31 	eorscc	r5, r0, #3136	; 0xc40
     960:	242e7803 	strtcs	r7, [lr], #-2051
     964:	30362232 	eorscc	r2, r6, r2, lsr r2
     968:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     96c:	22223224 	eorcs	r3, r2, #1073741826	; 0x40000002
     970:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
     974:	034c4f23 	movteq	r4, #53027	; 0xcf23
     978:	2f17200a 	svccs	0x0017200a
     97c:	142e0903 	strtne	r0, [lr], #-2307
     980:	4a0e032f 	bmi	381644 <__Stack_Size+0x381244>
     984:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     988:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     98c:	034c4f23 	movteq	r4, #53027	; 0xcf23
     990:	221a2029 	andscs	r2, sl, #41	; 0x29
     994:	03212230 	teqeq	r1, #3	; 0x3
     998:	2317200e 	tstcs	r7, #14	; 0xe
     99c:	0e034c4f 	cdpeq	12, 0, cr4, cr3, cr15, {2}
     9a0:	50241720 	eorpl	r1, r4, r0, lsr #14
     9a4:	200a034c 	andcs	r0, sl, ip, asr #6
     9a8:	4a0d0319 	bmi	341614 <__Stack_Size+0x341214>
     9ac:	032e2c03 	teqeq	lr, #768	; 0x300
     9b0:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     9b4:	0a032020 	beq	c8a3c <__Stack_Size+0xc863c>
     9b8:	32302558 	eorscc	r2, r0, #369098752	; 0x16000000
     9bc:	242e7803 	strtcs	r7, [lr], #-2051
     9c0:	22352232 	eorscs	r2, r5, #536870915	; 0x20000003
     9c4:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     9c8:	25223224 	strcs	r3, [r2, #-548]!
     9cc:	24921e26 	ldrcs	r1, [r2], #3622
     9d0:	2122322a 	teqcs	r2, sl, lsr #4
     9d4:	032e0c03 	teqeq	lr, #768	; 0x300
     9d8:	1d250109 	stfnes	f0, [r5, #-36]!
     9dc:	03213031 	teqeq	r1, #49	; 0x31
     9e0:	21272013 	teqcs	r7, r3, lsl r0
     9e4:	202e1003 	eorcs	r1, lr, r3
     9e8:	1b033d26 	blne	cfe88 <__Stack_Size+0xcfa88>
     9ec:	4c221a3c 	stcmi	10, cr1, [r2], #-240
     9f0:	0f032122 	svceq	0x00032122
     9f4:	21221920 	teqcs	r2, r0, lsr #18
     9f8:	1a2e1f03 	bne	b8860c <__Stack_Size+0xb8820c>
     9fc:	21223022 	teqcs	r2, r2, lsr #32
     a00:	16200b03 	strtne	r0, [r0], -r3, lsl #22
     a04:	035a5d23 	cmpeq	sl, #2240	; 0x8c0
     a08:	031a3c11 	tsteq	sl, #4352	; 0x1100
     a0c:	1103580d 	tstne	r3, sp, lsl #16
     a10:	033d1820 	teqeq	sp, #2097152	; 0x200000
     a14:	0c03200f 	stceq	0, cr2, [r3], {15}
     a18:	0d032301 	stceq	3, cr2, [r3, #-4]
     a1c:	2e0f03ac 	cdpcs	3, 0, cr0, cr15, cr12, {5}
     a20:	3d010b03 	vstrcc	d0, [r1, #-12]
     a24:	20768b03 	rsbscs	r8, r6, r3, lsl #22
     a28:	1c241c24 	stcne	12, cr1, [r4], #-144
     a2c:	415a9424 	cmpmi	sl, r4, lsr #8
     a30:	5e5a415a 	mrcpl	1, 2, r4, cr10, cr10, {2}
     a34:	01000402 	tsteq	r0, r2, lsl #8
     a38:	00021f01 	andeq	r1, r2, r1, lsl #30
     a3c:	88000200 	stmdahi	r0, {r9}
     a40:	02000000 	andeq	r0, r0, #0	; 0x0
     a44:	0d0efb01 	vstreq	d15, [lr, #-4]
     a48:	01010100 	tsteq	r1, r0, lsl #2
     a4c:	00000001 	andeq	r0, r0, r1
     a50:	01000001 	tsteq	r0, r1
     a54:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a58:	30316632 	eorscc	r6, r1, r2, lsr r6
     a5c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a60:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     a64:	74730063 	ldrbtvc	r0, [r3], #-99
     a68:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a6c:	5f783031 	svcpl	0x00783031
     a70:	2f62696c 	svccs	0x0062696c
     a74:	00636e69 	rsbeq	r6, r3, r9, ror #28
     a78:	6d747300 	ldclvs	3, cr7, [r4]
     a7c:	31663233 	cmncc	r6, r3, lsr r2
     a80:	665f7830 	undefined
     a84:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     a88:	0100632e 	tsteq	r0, lr, lsr #6
     a8c:	74730000 	ldrbtvc	r0, [r3]
     a90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a94:	5f783031 	svcpl	0x00783031
     a98:	65707974 	ldrbvs	r7, [r0, #-2420]!
     a9c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     aa0:	74730000 	ldrbtvc	r0, [r3]
     aa4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     aa8:	5f783031 	svcpl	0x00783031
     aac:	2e70616d 	rpwcssz	f6, f0, #5.0
     ab0:	00020068 	andeq	r0, r2, r8, rrx
     ab4:	6d747300 	ldclvs	3, cr7, [r4]
     ab8:	31663233 	cmncc	r6, r3, lsr r2
     abc:	665f7830 	undefined
     ac0:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     ac4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     ac8:	00000000 	andeq	r0, r0, r0
     acc:	41500205 	cmpmi	r0, r5, lsl #4
     ad0:	d6030800 	strle	r0, [r3], -r0, lsl #16
     ad4:	59170100 	ldmdbpl	r7, {r8}
     ad8:	4a0d033d 	bmi	3417d4 <__Stack_Size+0x3413d4>
     adc:	033d5917 	teqeq	sp, #376832	; 0x5c000
     ae0:	59174a0d 	ldmdbpl	r7, {r0, r2, r3, r9, fp, lr}
     ae4:	4a0b033d 	bmi	2c17e0 <__Stack_Size+0x2c13e0>
     ae8:	033d3d14 	teqeq	sp, #1280	; 0x500
     aec:	5914660a 	ldmdbpl	r4, {r1, r3, r9, sl, sp, lr}
     af0:	3c03f503 	cfstr32cc	mvfx15, [r3], {3}
     af4:	0a033d14 	beq	cff4c <__Stack_Size+0xcfb4c>
     af8:	032f143c 	teqeq	pc, #1006632960	; 0x3c000000
     afc:	03154a0b 	tsteq	r5, #45056	; 0xb000
     b00:	0a035809 	beq	d6b2c <__Stack_Size+0xd672c>
     b04:	0a03153c 	beq	c5ffc <__Stack_Size+0xc5bfc>
     b08:	3c0e0358 	stccc	3, cr0, [lr], {88}
     b0c:	5a5d2317 	bpl	1749770 <__Stack_Size+0x1749370>
     b10:	183c1003 	ldmdane	ip!, {r0, r1, ip}
     b14:	580b0330 	stmdapl	fp, {r4, r5, r8, r9}
     b18:	03660b03 	cmneq	r6, #3072	; 0xc00
     b1c:	2f173c0f 	svccs	0x00173c0f
     b20:	154a0b03 	strbne	r0, [sl, #-2819]
     b24:	0c036c7a 	stceq	12, cr6, [r3], {122}
     b28:	3c0c0366 	stccc	3, cr0, [ip], {102}
     b2c:	03205c03 	teqeq	r0, #768	; 0x300
     b30:	5c032024 	stcpl	0, cr2, [r3], {36}
     b34:	20240320 	eorcs	r0, r4, r0, lsr #6
     b38:	5e205c03 	cdppl	12, 2, cr5, cr0, cr3, {0}
     b3c:	7438036c 	ldrtvc	r0, [r8], #-876
     b40:	7fba0322 	svcvc	0x00ba0322
     b44:	036c6c90 	cmneq	ip, #36864	; 0x9000
     b48:	51036623 	tstpl	r3, r3, lsr #12
     b4c:	00c4032e 	sbceq	r0, r4, lr, lsr #6
     b50:	65032220 	strvs	r2, [r3, #-544]
     b54:	0343a52e 	movteq	sl, #13614	; 0x352e
     b58:	034a7def 	movteq	r7, #44527	; 0xadef
     b5c:	77032009 	strvc	r2, [r3, -r9]
     b60:	2009032e 	andcs	r0, r9, lr, lsr #6
     b64:	2e760321 	cdpcs	3, 7, cr0, cr6, cr1, {1}
     b68:	23200a03 	teqcs	r0, #12288	; 0x3000
     b6c:	03207303 	teqeq	r0, #201326592	; 0xc000000
     b70:	31302e0d 	teqcc	r0, sp, lsl #28
     b74:	773e1e22 	ldrvc	r1, [lr, -r2, lsr #28]!
     b78:	036b233e 	cmneq	fp, #-134217728	; 0xf8000000
     b7c:	42827f8e 	addmi	r7, r2, #568	; 0x238
     b80:	0335314c 	teqeq	r5, #19	; 0x13
     b84:	3e212e79 	mcrcc	14, 1, r2, cr1, cr9, {3}
     b88:	4d3d1c24 	ldcmi	12, cr1, [sp, #-144]!
     b8c:	4c693130 	stfmie	f3, [r9], #-192
     b90:	4c4e4e22 	mcrrmi	14, 2, r4, lr, cr2
     b94:	6c238731 	stcvs	7, cr8, [r3], #-196
     b98:	827ef803 	rsbshi	pc, lr, #196608	; 0x30000
     b9c:	200f0320 	andcs	r0, pc, r0, lsr #6
     ba0:	7403313e 	strvc	r3, [r3], #-318
     ba4:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
     ba8:	73033d21 	movwvc	r3, #15649	; 0x3d21
     bac:	200d0320 	andcs	r0, sp, r0, lsr #6
     bb0:	22221e30 	eorcs	r1, r2, #768	; 0x300
     bb4:	03231d23 	teqeq	r3, #2240	; 0x8c0
     bb8:	15032e6d 	strne	r2, [r3, #-3693]
     bbc:	1d23a03c 	stcne	0, cr10, [r3, #-240]!
     bc0:	2e670323 	cdpcs	3, 6, cr0, cr7, cr3, {1}
     bc4:	a03c1c03 	eorsge	r1, ip, r3, lsl #24
     bc8:	03231d23 	teqeq	r3, #2240	; 0x8c0
     bcc:	23032e60 	movwcs	r2, #15968	; 0x3e60
     bd0:	1d23a020 	stcne	0, cr10, [r3, #-128]!
     bd4:	87233123 	strhi	r3, [r3, -r3, lsr #2]!
     bd8:	827f9003 	rsbshi	r9, pc, #3	; 0x3
     bdc:	7a032620 	bvc	ca464 <__Stack_Size+0xca064>
     be0:	31302620 	teqcc	r0, r0, lsr #12
     be4:	20780336 	rsbscs	r0, r8, r6, lsr r3
     be8:	234b3f21 	movtcs	r3, #48929	; 0xbf21
     bec:	036b2330 	cmneq	fp, #-1073741824	; 0xc0000000
     bf0:	20587fbb 	ldrhcs	r7, [r8], #-251
     bf4:	20790327 	rsbscs	r0, r9, r7, lsr #6
     bf8:	24313027 	ldrtcs	r3, [r1], #-39
     bfc:	30224c1c 	eorcc	r4, r2, ip, lsl ip
     c00:	ab036b23 	blge	db894 <__Stack_Size+0xdb494>
     c04:	27204a7f 	undefined
     c08:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     c0c:	1b253230 	blne	94d4d4 <__Stack_Size+0x94d0d4>
     c10:	3230314c 	eorscc	r3, r0, #19	; 0x13
     c14:	3c0a0331 	stccc	3, cr0, [sl], {49}
     c18:	93036c23 	movwls	r6, #15395	; 0x3c23
     c1c:	4c244a7f 	stcmi	10, cr4, [r4], #-508
     c20:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
     c24:	243f212e 	ldrtcs	r2, [pc], #302	; c2c <__Stack_Size+0x82c>
     c28:	304d3d1c 	subcc	r3, sp, ip, lsl sp
     c2c:	2b236931 	blcs	8db0f8 <__Stack_Size+0x8dacf8>
     c30:	231d233f 	tstcs	sp, #-67108864	; 0xfc000000
     c34:	232e0a03 	teqcs	lr, #12288	; 0x3000
     c38:	7fab036c 	svcvc	0x00ab036c
     c3c:	314c2482 	smlalbbcc	r2, ip, r2, r4
     c40:	3f2b234b 	svccc	0x002b234b
     c44:	036b233e 	cmneq	fp, #-134217728	; 0xf8000000
     c48:	4c433c42 	mcrrmi	12, 4, r3, r3, cr2
     c4c:	25292531 	strcs	r2, [r9, #-1329]!
     c50:	4d213d1b 	stcmi	13, cr3, [r1, #-108]!
     c54:	026b2330 	rsbeq	r2, fp, #-1073741824	; 0xc0000000
     c58:	01010005 	tsteq	r1, r5
     c5c:	00000174 	andeq	r0, r0, r4, ror r1
     c60:	00860002 	addeq	r0, r6, r2
     c64:	01020000 	tsteq	r2, r0
     c68:	000d0efb 	strdeq	r0, [sp], -fp
     c6c:	01010101 	tsteq	r1, r1, lsl #2
     c70:	01000000 	tsteq	r0, r0
     c74:	73010000 	movwvc	r0, #4096	; 0x1000
     c78:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     c7c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c80:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     c84:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     c88:	6d747300 	ldclvs	3, cr7, [r4]
     c8c:	31663233 	cmncc	r6, r3, lsr r2
     c90:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     c94:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     c98:	0000636e 	andeq	r6, r0, lr, ror #6
     c9c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ca0:	30316632 	eorscc	r6, r1, r2, lsr r6
     ca4:	70675f78 	rsbvc	r5, r7, r8, ror pc
     ca8:	632e6f69 	teqvs	lr, #420	; 0x1a4
     cac:	00000100 	andeq	r0, r0, r0, lsl #2
     cb0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     cb4:	30316632 	eorscc	r6, r1, r2, lsr r6
     cb8:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     cbc:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     cc0:	00000200 	andeq	r0, r0, r0, lsl #4
     cc4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     cc8:	30316632 	eorscc	r6, r1, r2, lsr r6
     ccc:	616d5f78 	smcvs	54776
     cd0:	00682e70 	rsbeq	r2, r8, r0, ror lr
     cd4:	73000002 	movwvc	r0, #2	; 0x2
     cd8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     cdc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     ce0:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     ce4:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     ce8:	00000002 	andeq	r0, r0, r2
     cec:	78020500 	stmdavc	r2, {r8, sl}
     cf0:	03080046 	movweq	r0, #32838	; 0x8046
     cf4:	030100fc 	movweq	r0, #4348	; 0x10fc
     cf8:	0c03200a 	stceq	0, cr2, [r3], {10}
     cfc:	20760320 	rsbscs	r0, r6, r0, lsr #6
     d00:	2e790333 	mrccs	3, 3, r0, cr9, cr3, {1}
     d04:	6a033335 	bvs	cd9e0 <__Stack_Size+0xcd5e0>
     d08:	2016032e 	andscs	r0, r6, lr, lsr #6
     d0c:	303e3222 	eorscc	r3, lr, r2, lsr #4
     d10:	2b312132 	blcs	c491e0 <__Stack_Size+0xc48de0>
     d14:	7a032331 	bvc	c99e0 <__Stack_Size+0xc95e0>
     d18:	273a2820 	ldrcs	r2, [sl, -r0, lsr #16]!
     d1c:	3c660322 	stclcc	3, cr0, [r6], #-136
     d20:	253c1f03 	ldrcs	r1, [ip, #-3843]!
     d24:	2f5a3130 	svccs	0x005a3130
     d28:	2b312132 	blcs	c491f8 <__Stack_Size+0xc48df8>
     d2c:	7a032331 	bvc	c99f8 <__Stack_Size+0xc95f8>
     d30:	253a2820 	ldrcs	r2, [sl, #-2080]!
     d34:	3c690322 	stclcc	3, cr0, [r9], #-136
     d38:	223c1b03 	eorscs	r1, ip, #3072	; 0xc00
     d3c:	143c0b03 	ldrtne	r0, [ip], #-2819
     d40:	032f2f3d 	teqeq	pc, #244	; 0xf4
     d44:	0319200c 	tsteq	r9, #12	; 0xc
     d48:	0a035809 	beq	d6d74 <__Stack_Size+0xd6974>
     d4c:	032f1620 	teqeq	pc, #33554432	; 0x2000000
     d50:	03192e0c 	tsteq	r9, #192	; 0xc0
     d54:	0a035809 	beq	d6d80 <__Stack_Size+0xd6980>
     d58:	032f1620 	teqeq	pc, #33554432	; 0x2000000
     d5c:	21172e0d 	tstcs	r7, sp, lsl #28
     d60:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
     d64:	20100321 	andscs	r0, r0, r1, lsr #6
     d68:	22322218 	eorscs	r2, r2, #-2147483647	; 0x80000001
     d6c:	162e0c03 	strtne	r0, [lr], -r3, lsl #24
     d70:	200d0321 	andcs	r0, sp, r1, lsr #6
     d74:	22223019 	eorcs	r3, r2, #25	; 0x19
     d78:	03212222 	teqeq	r1, #536870914	; 0x20000002
     d7c:	3019200f 	andscc	r2, r9, pc
     d80:	302d312c 	eorcc	r3, sp, ip, lsr #2
     d84:	0b032f22 	bleq	cca14 <__Stack_Size+0xcc614>
     d88:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
     d8c:	0c034a26 	stceq	10, cr4, [r3], {38}
     d90:	76032c20 	strvc	r2, [r3], -r0, lsr #24
     d94:	22232720 	eorcs	r2, r3, #8388608	; 0x800000
     d98:	1f233329 	svcne	0x00233329
     d9c:	6b3f4c2f 	blvs	fd3e60 <__Stack_Size+0xfd3a60>
     da0:	5b223167 	blpl	88d344 <__Stack_Size+0x88cf44>
     da4:	4a0f032f 	bmi	3c1a68 <__Stack_Size+0x3c1668>
     da8:	1f2f3e27 	svcne	0x002f3e27
     dac:	a703599f 	undefined
     db0:	2d214a7c 	fstmdbscs	r1!, {s8-s131}
     db4:	034b2f21 	movteq	r2, #48929	; 0xbf21
     db8:	1c242e45 	stcne	14, cr2, [r4], #-276
     dbc:	08241c24 	stmdaeq	r4!, {r2, r5, sl, fp, ip}
     dc0:	4b324ba1 	blmi	c93c4c <__Stack_Size+0xc9384c>
     dc4:	4b324b32 	blmi	c93a94 <__Stack_Size+0xc93694>
     dc8:	4b324b32 	blmi	c93a98 <__Stack_Size+0xc93698>
     dcc:	025e5932 	subseq	r5, lr, #819200	; 0xc8000
     dd0:	01010006 	tsteq	r1, r6
     dd4:	000001a6 	andeq	r0, r0, r6, lsr #3
     dd8:	00860002 	addeq	r0, r6, r2
     ddc:	01020000 	tsteq	r2, r0
     de0:	000d0efb 	strdeq	r0, [sp], -fp
     de4:	01010101 	tsteq	r1, r1, lsl #2
     de8:	01000000 	tsteq	r0, r0
     dec:	73010000 	movwvc	r0, #4096	; 0x1000
     df0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     df4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     df8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     dfc:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     e00:	6d747300 	ldclvs	3, cr7, [r4]
     e04:	31663233 	cmncc	r6, r3, lsr r2
     e08:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     e0c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     e10:	0000636e 	andeq	r6, r0, lr, ror #6
     e14:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e18:	30316632 	eorscc	r6, r1, r2, lsr r6
     e1c:	766e5f78 	uqsub16vc	r5, lr, r8
     e20:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
     e24:	00000100 	andeq	r0, r0, r0, lsl #2
     e28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e2c:	30316632 	eorscc	r6, r1, r2, lsr r6
     e30:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     e34:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     e38:	00000200 	andeq	r0, r0, r0, lsl #4
     e3c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e40:	30316632 	eorscc	r6, r1, r2, lsr r6
     e44:	616d5f78 	smcvs	54776
     e48:	00682e70 	rsbeq	r2, r8, r0, ror lr
     e4c:	73000002 	movwvc	r0, #2	; 0x2
     e50:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     e54:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     e58:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     e5c:	00682e63 	rsbeq	r2, r8, r3, ror #28
     e60:	00000002 	andeq	r0, r0, r2
     e64:	00020500 	andeq	r0, r2, r0, lsl #10
     e68:	03080049 	movweq	r0, #32841	; 0x8049
     e6c:	3d150124 	ldfccs	f0, [r5, #-144]
     e70:	7a03352d 	bvc	ce32c <__Stack_Size+0xcdf2c>
     e74:	322f2f20 	eorcc	r2, pc, #128	; 0x80
     e78:	302c241c 	eorcc	r2, ip, ip, lsl r4
     e7c:	0b03242c 	bleq	c9f34 <__Stack_Size+0xc9b34>
     e80:	1e3e153c 	mrcne	5, 1, r1, cr14, cr12, {1}
     e84:	21212f21 	teqcs	r1, r1, lsr #30
     e88:	2f213e23 	svccs	0x00213e23
     e8c:	16032121 	strne	r2, [r3], -r1, lsr #2
     e90:	03671766 	cmneq	r7, #26738688	; 0x1980000
     e94:	0a034a0d 	beq	d36d0 <__Stack_Size+0xd32d0>
     e98:	1c243f20 	stcne	15, cr3, [r4], #-128
     e9c:	03200a03 	teqeq	r0, #12288	; 0x3000
     ea0:	3d5c2076 	ldclcc	0, cr2, [ip, #-472]
     ea4:	1f312b3f 	svcne	0x00312b3f
     ea8:	6a222b24 	bvs	88bb40 <__Stack_Size+0x88b740>
     eac:	3122301e 	teqcc	r2, lr, lsl r0
     eb0:	0b039388 	bleq	e5cd8 <__Stack_Size+0xe58d8>
     eb4:	212f1458 	teqcs	pc, r8, asr r4
     eb8:	d7032121 	strle	r2, [r3, -r1, lsr #2]
     ebc:	67132000 	ldrvs	r2, [r3, -r0]
     ec0:	19660b03 	stmdbne	r6!, {r0, r1, r8, r9, fp}^
     ec4:	9e09034c 	cdpls	3, 0, cr0, cr9, cr12, {2}
     ec8:	164a0a03 	strbne	r0, [sl], -r3, lsl #20
     ecc:	4a0a032f 	bmi	281b90 <__Stack_Size+0x281790>
     ed0:	0b039116 	bleq	e5330 <__Stack_Size+0xe4f30>
     ed4:	034b133c 	movteq	r1, #45884	; 0xb33c
     ed8:	4c194a0b 	ldcmi	10, cr4, [r9], {11}
     edc:	039e0903 	orrseq	r0, lr, #49152	; 0xc000
     ee0:	2f134a0b 	svccs	0x00134a0b
     ee4:	174a1003 	strbne	r1, [sl, -r3]
     ee8:	3c0a0375 	stccc	3, cr0, [sl], {117}
     eec:	0a033d13 	beq	d0340 <__Stack_Size+0xcff40>
     ef0:	033d1358 	teqeq	sp, #1610612737	; 0x60000001
     ef4:	22175811 	andscs	r5, r7, #1114112	; 0x110000
     ef8:	11035a5c 	tstne	r3, ip, asr sl
     efc:	225a193c 	subscs	r1, sl, #983040	; 0xf0000
     f00:	18035a5c 	stmdane	r3, {r2, r3, r4, r6, r9, fp, ip, lr}
     f04:	2009034a 	andcs	r0, r9, sl, asr #6
     f08:	31694b78 	smccc	38072
     f0c:	2e79033f 	mrccs	3, 3, r0, cr9, cr15, {1}
     f10:	207a0328 	rsbscs	r0, sl, r8, lsr #6
     f14:	03597525 	cmpeq	r9, #155189248	; 0x9400000
     f18:	23194a10 	tstcs	r9, #65536	; 0x10000
     f1c:	820b034c 	andhi	r0, fp, #805306369	; 0x30000001
     f20:	033c0f03 	teqeq	ip, #12	; 0xc
     f24:	03830109 	orreq	r0, r3, #1073741826	; 0x40000002
     f28:	09034a0e 	stmdbeq	r3, {r1, r2, r3, r9, fp, lr}
     f2c:	14039101 	strne	r9, [r3], #-257
     f30:	010a033c 	tsteq	sl, ip, lsr r3
     f34:	820b035a 	andhi	r0, fp, #1744830465	; 0x68000001
     f38:	193c1103 	ldmdbne	ip!, {r0, r1, r8, ip}
     f3c:	303e3e23 	eorscc	r3, lr, r3, lsr #28
     f40:	28587803 	ldmdacs	r8, {r0, r1, fp, ip, sp, lr}^
     f44:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     f48:	4140224b 	cmpmi	r0, fp, asr #4
     f4c:	3c0f0331 	stccc	3, cr0, [pc], {49}
     f50:	30010903 	andcc	r0, r1, r3, lsl #18
     f54:	23241c32 	teqcs	r4, #12800	; 0x3200
     f58:	3c7c8d03 	ldclcc	13, cr8, [ip], #-12
     f5c:	6f032f2f 	svcvs	0x00032f2f
     f60:	241c242e 	ldrcs	r2, [ip], #-1070
     f64:	3c6d032f 	stclcc	3, cr0, [sp], #-188
     f68:	72032f2f 	andvc	r2, r3, #188	; 0xbc
     f6c:	032f2f2e 	teqeq	pc, #184	; 0xb8
     f70:	2f2f2e72 	svccs	0x002f2e72
     f74:	2f2e7203 	svccs	0x002e7203
     f78:	0002022f 	andeq	r0, r2, pc, lsr #4
     f7c:	00d20101 	sbcseq	r0, r2, r1, lsl #2
     f80:	00020000 	andeq	r0, r2, r0
     f84:	00000071 	andeq	r0, r0, r1, ror r0
     f88:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     f8c:	0101000d 	tsteq	r1, sp
     f90:	00000101 	andeq	r0, r0, r1, lsl #2
     f94:	00000100 	andeq	r0, r0, r0, lsl #2
     f98:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     f9c:	31663233 	cmncc	r6, r3, lsr r2
     fa0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     fa4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     fa8:	73006372 	movwvc	r6, #882	; 0x372
     fac:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     fb0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     fb4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     fb8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     fbc:	74730000 	ldrbtvc	r0, [r3]
     fc0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fc4:	5f783031 	svcpl	0x00783031
     fc8:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
     fcc:	00010063 	andeq	r0, r1, r3, rrx
     fd0:	6d747300 	ldclvs	3, cr7, [r4]
     fd4:	31663233 	cmncc	r6, r3, lsr r2
     fd8:	745f7830 	ldrbvc	r7, [pc], #2096	; fe0 <__Stack_Size+0xbe0>
     fdc:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     fe0:	00020068 	andeq	r0, r2, r8, rrx
     fe4:	6d747300 	ldclvs	3, cr7, [r4]
     fe8:	31663233 	cmncc	r6, r3, lsr r2
     fec:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     ff0:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     ff4:	00000200 	andeq	r0, r0, r0, lsl #4
     ff8:	02050000 	andeq	r0, r5, #0	; 0x0
     ffc:	08004c84 	stmdaeq	r0, {r2, r7, sl, fp, lr}
    1000:	0100d103 	tsteq	r0, r3, lsl #2
    1004:	0b032f16 	bleq	ccc64 <__Stack_Size+0xcc864>
    1008:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
    100c:	31184a14 	tstcc	r8, r4, lsl sl
    1010:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    1014:	2f164a0b 	svccs	0x00164a0b
    1018:	4a00d803 	bmi	3702c <__Stack_Size+0x36c2c>
    101c:	660b0318 	undefined
    1020:	164a0d03 	strbne	r0, [sl], -r3, lsl #26
    1024:	3c430359 	mcrrcc	3, 5, r0, r3, cr9
    1028:	1e221e14 	mcrne	14, 1, r1, cr2, cr4, {0}
    102c:	934d3f22 	movtls	r3, #57122	; 0xdf22
    1030:	4a49032f 	bmi	1241cf4 <__Stack_Size+0x12418f4>
    1034:	2078031a 	rsbscs	r0, r8, sl, lsl r3
    1038:	20780328 	rsbscs	r0, r8, r8, lsr #6
    103c:	31200b03 	teqcc	r0, r3, lsl #22
    1040:	1d692323 	stclne	3, cr2, [r9, #-140]!
    1044:	3041233f 	subcc	r2, r1, pc, lsr r3
    1048:	4a7ef503 	bmi	1fbe45c <__Stack_Size+0x1fbe05c>
    104c:	024b6721 	subeq	r6, fp, #8650752	; 0x840000
    1050:	01010001 	tsteq	r1, r1
    1054:	000001b4 	strheq	r0, [r0], -r4
    1058:	00840002 	addeq	r0, r4, r2
    105c:	01020000 	tsteq	r2, r0
    1060:	000d0efb 	strdeq	r0, [sp], -fp
    1064:	01010101 	tsteq	r1, r1, lsl #2
    1068:	01000000 	tsteq	r0, r0
    106c:	73010000 	movwvc	r0, #4096	; 0x1000
    1070:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1074:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1078:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    107c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1080:	6d747300 	ldclvs	3, cr7, [r4]
    1084:	31663233 	cmncc	r6, r3, lsr r2
    1088:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    108c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    1090:	0000636e 	andeq	r6, r0, lr, ror #6
    1094:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1098:	30316632 	eorscc	r6, r1, r2, lsr r6
    109c:	63725f78 	cmnvs	r2, #480	; 0x1e0
    10a0:	00632e63 	rsbeq	r2, r3, r3, ror #28
    10a4:	73000001 	movwvc	r0, #1	; 0x1
    10a8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    10ac:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10b0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    10b4:	00682e65 	rsbeq	r2, r8, r5, ror #28
    10b8:	73000002 	movwvc	r0, #2	; 0x2
    10bc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    10c0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10c4:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    10c8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10cc:	74730000 	ldrbtvc	r0, [r3]
    10d0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10d4:	5f783031 	svcpl	0x00783031
    10d8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    10dc:	00020068 	andeq	r0, r2, r8, rrx
    10e0:	05000000 	streq	r0, [r0]
    10e4:	004d6402 	subeq	r6, sp, r2, lsl #8
    10e8:	00fc0308 	rscseq	r0, ip, r8, lsl #6
    10ec:	5b5b1401 	blpl	16c60f8 <__Stack_Size+0x16c5cf8>
    10f0:	2f4d4d69 	svccs	0x004d4d69
    10f4:	18661103 	stmdane	r6!, {r0, r1, r8, ip}^
    10f8:	2e7a0326 	cdpcs	3, 7, cr0, cr10, cr6, {1}
    10fc:	415c4d4d 	cmpmi	ip, sp, asr #26
    1100:	3c0c0350 	stccc	3, cr0, [ip], {80}
    1104:	06a30321 	strteq	r0, [r3], r1, lsr #6
    1108:	79dd0320 	ldmibvc	sp, {r5, r8, r9}^
    110c:	06a30320 	strteq	r0, [r3], r0, lsr #6
    1110:	79e50320 	stmibvc	r5!, {r5, r8, r9}^
    1114:	212d2f20 	teqcs	sp, r0, lsr #30
    1118:	58069a03 	stmdapl	r6, {r0, r1, r9, fp, ip, pc}
    111c:	5879f303 	ldmdapl	r9!, {r0, r1, r8, r9, ip, sp, lr, pc}^
    1120:	184a0c03 	stmdane	sl, {r0, r1, sl, fp}^
    1124:	21313131 	teqcs	r1, r1, lsr r1
    1128:	163c0d03 	ldrtne	r0, [ip], -r3, lsl #26
    112c:	4a14032f 	bmi	501df0 <__Stack_Size+0x5019f0>
    1130:	214d3419 	cmpcs	sp, r9, lsl r4
    1134:	163c0c03 	ldrtne	r0, [ip], -r3, lsl #24
    1138:	4a0e032f 	bmi	381dfc <__Stack_Size+0x3819fc>
    113c:	23313118 	teqcs	r1, #6	; 0x6
    1140:	4a0e0321 	bmi	381dcc <__Stack_Size+0x3819cc>
    1144:	15034b13 	strne	r4, [r3, #-2835]
    1148:	3131184a 	teqcc	r1, sl, asr #16
    114c:	11032123 	tstne	r3, r3, lsr #2
    1150:	3131184a 	teqcc	r1, sl, asr #16
    1154:	11032123 	tstne	r3, r3, lsr #2
    1158:	3131184a 	teqcc	r1, sl, asr #16
    115c:	13032131 	movwne	r2, #12593	; 0x3131
    1160:	5d23173c 	stcpl	7, cr1, [r3, #-240]!
    1164:	3c10035a 	ldccc	3, cr0, [r0], {90}
    1168:	10032f16 	andne	r2, r3, r6, lsl pc
    116c:	3131184a 	teqcc	r1, sl, asr #16
    1170:	0f032123 	svceq	0x00032123
    1174:	0334184a 	teqeq	r4, #4849664	; 0x4a0000
    1178:	2723207a 	undefined
    117c:	3c09032a 	stccc	3, cr0, [r9], {42}
    1180:	4a0c0334 	bmi	301e58 <__Stack_Size+0x301a58>
    1184:	11032f16 	tstne	r3, r6, lsl pc
    1188:	034b174a 	movteq	r1, #46922	; 0xb74a
    118c:	2f164a0d 	svccs	0x00164a0d
    1190:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
    1194:	0322241c 	teqeq	r2, #469762048	; 0x1c000000
    1198:	4c21660c 	stcmi	6, cr6, [r1], #-48
    119c:	273a3022 	ldrcs	r3, [sl, -r2, lsr #32]!
    11a0:	267a7869 	ldrbtcs	r7, [sl], -r9, ror #16
    11a4:	34207a03 	strtcc	r7, [r0], #-2563
    11a8:	77331b25 	ldrvc	r1, [r3, -r5, lsr #22]!
    11ac:	36416941 	strbcc	r6, [r1], -r1, asr #18
    11b0:	3f207803 	svccc	0x00207803
    11b4:	15036741 	strne	r6, [r3, #-1857]
    11b8:	5c221790 	stcpl	7, cr1, [r2], #-576
    11bc:	3c14035a 	ldccc	3, cr0, [r4], {90}
    11c0:	5a5c2217 	bpl	1709a24 <__Stack_Size+0x1709624>
    11c4:	173c1503 	ldrne	r1, [ip, -r3, lsl #10]!
    11c8:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    11cc:	22173c13 	andscs	r3, r7, #4864	; 0x1300
    11d0:	14035a5c 	strne	r5, [r3], #-2652
    11d4:	5c22173c 	stcpl	7, cr1, [r2], #-240
    11d8:	3c0b035a 	stccc	3, cr0, [fp], {90}
    11dc:	0b032f16 	bleq	cce3c <__Stack_Size+0xcca3c>
    11e0:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
    11e4:	2f174a10 	svccs	0x00174a10
    11e8:	034a1603 	movteq	r1, #42499	; 0xa603
    11ec:	30220109 	eorcc	r0, r2, r9, lsl #2
    11f0:	03943092 	orrseq	r3, r4, #146	; 0x92
    11f4:	0d038211 	sfmeq	f0, 1, [r3, #-68]
    11f8:	0359143c 	cmpeq	r9, #1006632960	; 0x3c000000
    11fc:	03193c11 	tsteq	r9, #4352	; 0x1100
    1200:	1103660b 	tstne	r3, fp, lsl #12
    1204:	022f184a 	eoreq	r1, pc, #4849664	; 0x4a0000
    1208:	01010004 	tsteq	r1, r4
    120c:	000000b9 	strheq	r0, [r0], -r9
    1210:	00750002 	rsbseq	r0, r5, r2
    1214:	01020000 	tsteq	r2, r0
    1218:	000d0efb 	strdeq	r0, [sp], -fp
    121c:	01010101 	tsteq	r1, r1, lsl #2
    1220:	01000000 	tsteq	r0, r0
    1224:	73010000 	movwvc	r0, #4096	; 0x1000
    1228:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    122c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1230:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1234:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1238:	6d747300 	ldclvs	3, cr7, [r4]
    123c:	31663233 	cmncc	r6, r3, lsr r2
    1240:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1244:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    1248:	0000636e 	andeq	r6, r0, lr, ror #6
    124c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1250:	30316632 	eorscc	r6, r1, r2, lsr r6
    1254:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1258:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    125c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    1260:	73000001 	movwvc	r0, #1	; 0x1
    1264:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1268:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    126c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1270:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1274:	73000002 	movwvc	r0, #2	; 0x2
    1278:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    127c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1280:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1284:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1288:	00000000 	andeq	r0, r0, r0
    128c:	51080205 	tstpl	r8, r5, lsl #4
    1290:	2b030800 	blcs	c3298 <__Stack_Size+0xc2e98>
    1294:	4e301601 	cfmsuba32mi	mvax0, mvax1, mvfx0, mvfx1
    1298:	3c0b035a 	stccc	3, cr0, [fp], {90}
    129c:	0e032f16 	mcreq	15, 0, r2, cr3, cr6, {0}
    12a0:	4c30164a 	ldcmi	6, cr1, [r0], #-296
    12a4:	033e6a3e 	teqeq	lr, #253952	; 0x3e000
    12a8:	22164a0b 	andscs	r4, r6, #45056	; 0xb000
    12ac:	0a035a5c 	beq	d7c24 <__Stack_Size+0xd7824>
    12b0:	032f133c 	teqeq	pc, #-268435456	; 0xf0000000
    12b4:	0a034a0e 	beq	d3af4 <__Stack_Size+0xd36f4>
    12b8:	2e760301 	cdpcs	3, 7, cr0, cr6, cr1, {0}
    12bc:	22200a03 	eorcs	r0, r0, #12288	; 0x3000
    12c0:	580c0378 	stmdapl	ip, {r3, r4, r5, r6, r8, r9}
    12c4:	01000402 	tsteq	r0, r2, lsl #8
    12c8:	0005eb01 	andeq	lr, r5, r1, lsl #22
    12cc:	84000200 	strhi	r0, [r0], #-512
    12d0:	02000000 	andeq	r0, r0, #0	; 0x0
    12d4:	0d0efb01 	vstreq	d15, [lr, #-4]
    12d8:	01010100 	tsteq	r1, r0, lsl #2
    12dc:	00000001 	andeq	r0, r0, r1
    12e0:	01000001 	tsteq	r0, r1
    12e4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    12e8:	30316632 	eorscc	r6, r1, r2, lsr r6
    12ec:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    12f0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    12f4:	74730063 	ldrbtvc	r0, [r3], #-99
    12f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    12fc:	5f783031 	svcpl	0x00783031
    1300:	2f62696c 	svccs	0x0062696c
    1304:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1308:	6d747300 	ldclvs	3, cr7, [r4]
    130c:	31663233 	cmncc	r6, r3, lsr r2
    1310:	745f7830 	ldrbvc	r7, [pc], #2096	; 1318 <__Stack_Size+0xf18>
    1314:	632e6d69 	teqvs	lr, #6720	; 0x1a40
    1318:	00000100 	andeq	r0, r0, r0, lsl #2
    131c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1320:	30316632 	eorscc	r6, r1, r2, lsr r6
    1324:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1328:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    132c:	00000200 	andeq	r0, r0, r0, lsl #4
    1330:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1334:	30316632 	eorscc	r6, r1, r2, lsr r6
    1338:	616d5f78 	smcvs	54776
    133c:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1340:	73000002 	movwvc	r0, #2	; 0x2
    1344:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1348:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    134c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
    1350:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1354:	00000000 	andeq	r0, r0, r0
    1358:	51ac0205 	undefined instruction 0x51ac0205
    135c:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1360:	03190101 	tsteq	r9, #1073741824	; 0x40000000
    1364:	3d272079 	stccc	0, cr2, [r7, #-484]!
    1368:	28587803 	ldmdacs	r8, {r0, r1, fp, ip, sp, lr}^
    136c:	7803283f 	stmdavc	r3, {r0, r1, r2, r3, r4, r5, fp, sp}
    1370:	72032320 	andvc	r2, r3, #-2147483648	; 0x80000000
    1374:	200e0320 	andcs	r0, lr, r0, lsr #6
    1378:	3ea13e23 	cdpcc	14, 10, cr3, cr1, cr3, {1}
    137c:	03660f03 	cmneq	r6, #12	; 0xc
    1380:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1384:	200a0320 	andcs	r0, sl, r0, lsr #6
    1388:	7003235b 	andvc	r2, r3, fp, asr r3
    138c:	20100320 	andscs	r0, r0, r0, lsr #6
    1390:	200c0323 	andcs	r0, ip, r3, lsr #6
    1394:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    1398:	312b200c 	teqcc	fp, ip
    139c:	261d231d 	undefined
    13a0:	2e740331 	mrccs	3, 3, r0, cr4, cr1, {1}
    13a4:	222e0c03 	eorcs	r0, lr, #768	; 0x300
    13a8:	03665903 	cmneq	r6, #49152	; 0xc000
    13ac:	59032027 	stmdbpl	r3, {r0, r1, r2, r5, sp}
    13b0:	2027034a 	eorcs	r0, r7, sl, asr #6
    13b4:	3f2b4d28 	svccc	0x002b4d28
    13b8:	2a324d23 	bcs	c9484c <__Stack_Size+0xc9444c>
    13bc:	31314735 	teqcc	r1, r5, lsr r7
    13c0:	4d2e5403 	cfstrsmi	mvf5, [lr, #-12]!
    13c4:	23202c03 	teqcs	r0, #768	; 0x300
    13c8:	0f032123 	svceq	0x00032123
    13cc:	010a0374 	tsteq	sl, r4, ror r3
    13d0:	03207603 	teqeq	r0, #3145728	; 0x300000
    13d4:	235b200a 	cmpcs	fp, #10	; 0xa
    13d8:	03200c03 	teqeq	r0, #768	; 0x300
    13dc:	03232e74 	teqeq	r3, #1856	; 0x740
    13e0:	77032009 	strvc	r2, [r3, -r9]
    13e4:	200c0320 	andcs	r0, ip, r0, lsr #6
    13e8:	1d31231d 	ldcne	3, cr2, [r1, #-116]!
    13ec:	74033f23 	strvc	r3, [r3], #-3875
    13f0:	200c0320 	andcs	r0, ip, r0, lsr #6
    13f4:	66590322 	ldrbvs	r0, [r9], -r2, lsr #6
    13f8:	03202703 	teqeq	r0, #786432	; 0xc0000
    13fc:	27034a59 	smlsdcs	r3, r9, sl, r4
    1400:	2b4d282e 	blcs	134b4c0 <__Stack_Size+0x134b0c0>
    1404:	5f4d313f 	svcpl	0x004d313f
    1408:	2b314d2b 	blcs	c548bc <__Stack_Size+0xc544bc>
    140c:	3c540323 	mrrccc	3, 2, r0, r4, cr3
    1410:	3c2d034d 	stccc	3, cr0, [sp], #-308
    1414:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    1418:	0a03740f 	beq	de45c <__Stack_Size+0xde05c>
    141c:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1420:	5b200a03 	blpl	803c34 <__Stack_Size+0x803834>
    1424:	200c0323 	andcs	r0, ip, r3, lsr #6
    1428:	232e7403 	teqcs	lr, #50331648	; 0x3000000
    142c:	03200903 	teqeq	r0, #49152	; 0xc000
    1430:	0c032077 	stceq	0, cr2, [r3], {119}
    1434:	31231d20 	teqcc	r3, r0, lsr #26
    1438:	033f231d 	teqeq	pc, #1946157056	; 0x74000000
    143c:	0c032074 	stceq	0, cr2, [r3], {116}
    1440:	59032220 	stmdbpl	r3, {r5, r9, sp}
    1444:	20270366 	eorcs	r0, r7, r6, ror #6
    1448:	034a5903 	movteq	r5, #43267	; 0xa903
    144c:	4d282e27 	stcmi	14, cr2, [r8, #-156]!
    1450:	4d313f2b 	ldcmi	15, cr3, [r1, #-172]!
    1454:	314d2b5f 	cmpcc	sp, pc, asr fp
    1458:	5403232b 	strpl	r2, [r3], #-811
    145c:	2d034d3c 	stccs	13, cr4, [r3, #-240]
    1460:	21232320 	teqcs	r3, r0, lsr #6
    1464:	03740f03 	cmneq	r4, #12	; 0xc
    1468:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    146c:	200a0320 	andcs	r0, sl, r0, lsr #6
    1470:	2073035b 	rsbscs	r0, r3, fp, asr r3
    1474:	31200d03 	teqcc	r0, r3, lsl #26
    1478:	03201203 	teqeq	r0, #805306368	; 0x30000000
    147c:	2631206e 	ldrtcs	r2, [r1], -lr, rrx
    1480:	03207a03 	teqeq	r0, #12288	; 0x3000
    1484:	7a032012 	bvc	c94d4 <__Stack_Size+0xc90d4>
    1488:	1b302620 	blne	c0ad10 <__Stack_Size+0xc0a910>
    148c:	90590325 	subsls	r0, r9, r5, lsr #6
    1490:	252e2703 	strcs	r2, [lr, #-1795]!
    1494:	03231d31 	teqeq	r3, #3136	; 0xc40
    1498:	3f4d4a67 	svccc	0x004d4a67
    149c:	31201703 	teqcc	r0, r3, lsl #14
    14a0:	4d206603 	stcmi	6, cr6, [r0, #-12]!
    14a4:	03231d31 	teqeq	r3, #3136	; 0xc40
    14a8:	03213c17 	teqeq	r1, #5888	; 0x1700
    14ac:	0903740f 	stmdbeq	r3, {r0, r1, r2, r3, sl, ip, sp, lr}
    14b0:	20770301 	rsbscs	r0, r7, r1, lsl #6
    14b4:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
    14b8:	2013a003 	andscs	sl, r3, r3
    14bc:	206ce303 	rsbcs	lr, ip, r3, lsl #6
    14c0:	20139d03 	andscs	r9, r3, r3, lsl #26
    14c4:	4a6ce303 	bmi	1b3a0d8 <__Stack_Size+0x1b39cd8>
    14c8:	3c139d03 	ldccc	13, cr9, [r3], {3}
    14cc:	4d242122 	stfmis	f2, [r4, #-136]!
    14d0:	231d312b 	tstcs	sp, #-1073741814	; 0xc000000a
    14d4:	23322a21 	teqcs	r2, #135168	; 0x21000
    14d8:	7cef0321 	stclvc	3, cr0, [pc], #132
    14dc:	6fea0320 	svcvs	0x00ea0320
    14e0:	10960320 	addsne	r0, r6, r0, lsr #6
    14e4:	e9035b20 	stmdb	r3, {r5, r8, r9, fp, ip, lr}
    14e8:	c4034a6f 	strgt	r4, [r3], #-2671
    14ec:	bf032e13 	svclt	0x00032e13
    14f0:	c103206c 	tstgt	r3, ip, rrx
    14f4:	bf032e13 	svclt	0x00032e13
    14f8:	c1034a6c 	tstgt	r3, ip, ror #20
    14fc:	21222e13 	teqcs	r2, r3, lsl lr
    1500:	7a034224 	bvc	d1d98 <__Stack_Size+0xd1998>
    1504:	331b262e 	tstcc	fp, #48234496	; 0x2e00000
    1508:	322a251b 	eorcc	r2, sl, #113246208	; 0x6c00000
    150c:	2131241c 	teqcs	r1, ip, lsl r4
    1510:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    1514:	206fd803 	rsbcs	sp, pc, r3, lsl #16
    1518:	2010a803 	andscs	sl, r0, r3, lsl #16
    151c:	6fd7035b 	svcvs	0x00d7035b
    1520:	13ea0374 	mvnne	r0, #-805306367	; 0xd0000001
    1524:	25216866 	strcs	r6, [r1, #-2150]!
    1528:	1c242a32 	stcne	10, cr2, [r4], #-200
    152c:	2a321c24 	bcs	c885c4 <__Stack_Size+0xc881c4>
    1530:	31241c24 	teqcc	r4, r4, lsr #24
    1534:	7cc80321 	stclvc	3, cr0, [r8], {33}
    1538:	6fc60320 	svcvs	0x00c60320
    153c:	10ba0320 	adcsne	r0, sl, r0, lsr #6
    1540:	d4035b20 	strle	r5, [r3], #-2848
    1544:	21684a03 	cmncs	r8, r3, lsl #20
    1548:	242a4025 	strtcs	r4, [sl], #-37
    154c:	241c321c 	ldrcs	r3, [ip], #-540
    1550:	241c322a 	ldrcs	r3, [ip], #-554
    1554:	b5032131 	strlt	r2, [r3, #-305]
    1558:	b403207c 	strlt	r2, [r3], #-124
    155c:	cc03206f 	stcgt	0, cr2, [r3], {111}
    1560:	035b2010 	cmpeq	fp, #16	; 0x10
    1564:	03666fb3 	cmneq	r6, #716	; 0x2cc
    1568:	1b032010 	blne	c95b0 <__Stack_Size+0xc91b0>
    156c:	2e6d032e 	cdpcs	3, 6, cr0, cr13, cr14, {1}
    1570:	03200a03 	teqeq	r0, #12288	; 0x3000
    1574:	0a032076 	beq	c9754 <__Stack_Size+0xc9354>
    1578:	6609034a 	strvs	r0, [r9], -sl, asr #6
    157c:	2e12cd03 	cdpcs	13, 1, cr12, cr2, cr3, {0}
    1580:	69242168 	stmdbvs	r4!, {r3, r5, r6, r8, sp}
    1584:	231d232b 	tstcs	sp, #-1409286144	; 0xac000000
    1588:	03213f21 	teqeq	r1, #132	; 0x84
    158c:	03207cef 	teqeq	r0, #61184	; 0xef00
    1590:	032070bc 	teqeq	r0, #188	; 0xbc
    1594:	5b2e0fc4 	blpl	b854ac <__Stack_Size+0xb850ac>
    1598:	4a03ad03 	bmi	ec9ac <__Stack_Size+0xec5ac>
    159c:	42242168 	eormi	r2, r4, #26	; 0x1a
    15a0:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    15a4:	251b331b 	ldrcs	r3, [fp, #-795]
    15a8:	2131322a 	teqcs	r1, sl, lsr #4
    15ac:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    15b0:	03910369 	orrseq	r0, r1, #-1543503871	; 0xa4000001
    15b4:	24216866 	strtcs	r6, [r1], #-2150
    15b8:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    15bc:	1b331b26 	blne	cc825c <__Stack_Size+0xcc7e5c>
    15c0:	1c322a25 	ldcne	10, cr2, [r2], #-148
    15c4:	03213124 	teqeq	r1, #9	; 0x9
    15c8:	03207cdb 	teqeq	r0, #56064	; 0xdb00
    15cc:	032070af 	teqeq	r0, #175	; 0xaf
    15d0:	5b2e0fd1 	blpl	b8551c <__Stack_Size+0xb8511c>
    15d4:	6602e303 	strvs	lr, [r2], -r3, lsl #6
    15d8:	40242168 	eormi	r2, r4, r8, ror #2
    15dc:	321c242a 	andscc	r2, ip, #704643072	; 0x2a000000
    15e0:	242a241c 	strtcs	r2, [sl], #-1052
    15e4:	ef032123 	svc	0x00032123
    15e8:	0369207c 	cmneq	r9, #124	; 0x7c
    15ec:	034a70d0 	movteq	r7, #41168	; 0xa0d0
    15f0:	0d032e0e 	stceq	14, cr2, [r3, #-56]
    15f4:	0b03f701 	bleq	ff200 <__Stack_Size+0xfee00>
    15f8:	3d3d142e 	cfldrscc	mvf1, [sp, #-184]!
    15fc:	032f2121 	teqeq	pc, #1073741832	; 0x40000008
    1600:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    1604:	21212121 	teqcs	r1, r1, lsr #2
    1608:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    160c:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    1610:	213d3d21 	teqcs	sp, r1, lsr #26
    1614:	14200b03 	strtne	r0, [r0], #-2819
    1618:	2121213d 	teqcs	r1, sp, lsr r1
    161c:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    1620:	2317200c 	tstcs	r7, #12	; 0xc
    1624:	0c03685d 	stceq	8, cr6, [r3], {93}
    1628:	6b23172e 	blvs	8c72e8 <__Stack_Size+0x8c6ee8>
    162c:	20170368 	andscs	r0, r7, r8, ror #6
    1630:	5a5d2319 	bpl	174a29c <__Stack_Size+0x1749e9c>
    1634:	19201203 	stmdbne	r0!, {r0, r1, r9, ip}
    1638:	20170321 	andscs	r0, r7, r1, lsr #6
    163c:	15033d19 	strne	r3, [r3, #-3353]
    1640:	5d231920 	stcpl	9, cr1, [r3, #-128]!
    1644:	200b035a 	andcs	r0, fp, sl, asr r3
    1648:	10036717 	andne	r6, r3, r7, lsl r7
    164c:	0292032e 	addseq	r0, r2, #-1207959552	; 0xb8000000
    1650:	234d2301 	movtcs	r2, #54017	; 0xd301
    1654:	207dee03 	rsbscs	lr, sp, r3, lsl #28
    1658:	2e160359 	mrccs	3, 0, r0, cr6, cr9, {2}
    165c:	78032820 	stmdavc	r3, {r5, fp, sp}
    1660:	ea033620 	b	ceee8 <__Stack_Size+0xceae8>
    1664:	2168200f 	cmncs	r8, pc
    1668:	7a033424 	bvc	ce700 <__Stack_Size+0xce300>
    166c:	7a03262e 	bvc	caf2c <__Stack_Size+0xcab2c>
    1670:	331b2620 	tstcc	fp, #33554432	; 0x2000000
    1674:	242a322a 	strtcs	r3, [sl], #-554
    1678:	682e4503 	stmdavs	lr!, {r0, r1, r8, sl, lr}
    167c:	2a402421 	bcs	100a708 <__Stack_Size+0x100a308>
    1680:	1c321c24 	ldcne	12, cr1, [r2], #-144
    1684:	23242a32 	teqcs	r4, #204800	; 0x32000
    1688:	729f0321 	addsvc	r0, pc, #-2080374784	; 0x84000000
    168c:	314d2320 	cmpcc	sp, r0, lsr #6
    1690:	207e9a03 	rsbscs	r9, lr, r3, lsl #20
    1694:	2e180359 	mrccs	3, 0, r0, cr8, cr9, {2}
    1698:	0100df03 	tsteq	r0, r3, lsl #30
    169c:	a5038534 	strge	r8, [r3, #-1332]
    16a0:	4e25207f 	mcrmi	0, 1, r2, cr5, cr15, {3}
    16a4:	18032131 	stmdane	r3, {r0, r4, r5, r8, sp}
    16a8:	012d0320 	teqeq	sp, r0, lsr #6
    16ac:	55038534 	strpl	r8, [r3, #-1332]
    16b0:	18035920 	stmdane	r3, {r5, r8, fp, ip, lr}
    16b4:	0109032e 	tsteq	r9, lr, lsr #6
    16b8:	03218534 	teqeq	r1, #218103808	; 0xd000000
    16bc:	23182011 	tstcs	r8, #17	; 0x11
    16c0:	2e120321 	cdpcs	3, 1, cr0, cr2, cr1, {1}
    16c4:	234d2319 	movtcs	r2, #54041	; 0xd319
    16c8:	20150321 	andscs	r0, r5, r1, lsr #6
    16cc:	234d231a 	movtcs	r2, #54042	; 0xd31a
    16d0:	201c0321 	andscs	r0, ip, r1, lsr #6
    16d4:	03010c03 	movweq	r0, #7171	; 0x1c03
    16d8:	0f032e74 	svceq	0x00032e74
    16dc:	33272320 	teqcc	r7, #-2147483648	; 0x80000000
    16e0:	77033329 	strvc	r3, [r3, -r9, lsr #6]
    16e4:	03253220 	teqeq	r5, #2	; 0x2
    16e8:	25322077 	ldrcs	r2, [r2, #-119]!
    16ec:	33207703 	teqcc	r0, #786432	; 0xc0000
    16f0:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    16f4:	23233232 	teqcs	r3, #536870915	; 0x20000003
    16f8:	11032123 	tstne	r3, r3, lsr #2
    16fc:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    1700:	11032123 	tstne	r3, r3, lsr #2
    1704:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1708:	1103213f 	tstne	r3, pc, lsr r1
    170c:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1710:	11032123 	tstne	r3, r3, lsr #2
    1714:	4d231820 	stcmi	8, cr1, [r3, #-128]!
    1718:	0d03213f 	stfeqs	f2, [r3, #-252]
    171c:	5d231720 	stcpl	7, cr1, [r3, #-128]!
    1720:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    1724:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1728:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    172c:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1730:	23172e0d 	tstcs	r7, #208	; 0xd0
    1734:	1003685d 	andne	r6, r3, sp, asr r8
    1738:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    173c:	10032123 	andne	r2, r3, r3, lsr #2
    1740:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1744:	1003213f 	andne	r2, r3, pc, lsr r1
    1748:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    174c:	10032123 	andne	r2, r3, r3, lsr #2
    1750:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1754:	0f03213f 	svceq	0x0003213f
    1758:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    175c:	0f032123 	svceq	0x00032123
    1760:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    1764:	0f03213f 	svceq	0x0003213f
    1768:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    176c:	0f032123 	svceq	0x00032123
    1770:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    1774:	0f03213f 	svceq	0x0003213f
    1778:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    177c:	0f032123 	svceq	0x00032123
    1780:	31231920 	teqcc	r3, r0, lsr #18
    1784:	0f03213f 	svceq	0x0003213f
    1788:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    178c:	0f032123 	svceq	0x00032123
    1790:	31231920 	teqcc	r3, r0, lsr #18
    1794:	0f03213f 	svceq	0x0003213f
    1798:	4b231920 	blmi	8c7c20 <__Stack_Size+0x8c7820>
    179c:	0e032123 	adfeqsp	f2, f3, f3
    17a0:	4b231920 	blmi	8c7c28 <__Stack_Size+0x8c7828>
    17a4:	0f032123 	svceq	0x00032123
    17a8:	4b231920 	blmi	8c7c30 <__Stack_Size+0x8c7830>
    17ac:	0e03213f 	mcreq	1, 0, r2, cr3, cr15, {1}
    17b0:	4b231920 	blmi	8c7c38 <__Stack_Size+0x8c7838>
    17b4:	0f03213f 	svceq	0x0003213f
    17b8:	4b231920 	blmi	8c7c40 <__Stack_Size+0x8c7840>
    17bc:	0e03213f 	mcreq	1, 0, r2, cr3, cr15, {1}
    17c0:	4b231920 	blmi	8c7c48 <__Stack_Size+0x8c7848>
    17c4:	0f03213f 	svceq	0x0003213f
    17c8:	4b231920 	blmi	8c7c50 <__Stack_Size+0x8c7850>
    17cc:	1303213f 	movwne	r2, #12607	; 0x313f
    17d0:	1d311920 	ldcne	9, cr1, [r1, #-128]!
    17d4:	11034b85 	smlabbne	r3, r5, fp, r4
    17d8:	1d311920 	ldcne	9, cr1, [r1, #-128]!
    17dc:	1d034b85 	vstrne	d4, [r3, #-532]
    17e0:	79031920 	stmdbvc	r3, {r5, r8, fp, ip}
    17e4:	7903272e 	stmdbvc	r3, {r1, r2, r3, r5, r8, r9, sl, sp}
    17e8:	033e2720 	teqeq	lr, #8388608	; 0x800000
    17ec:	22278277 	eorcs	r8, r7, #1879048199	; 0x70000007
    17f0:	af5e9323 	svcge	0x005e9323
    17f4:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    17f8:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    17fc:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    1800:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1804:	23172e0c 	tstcs	r7, #192	; 0xc0
    1808:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    180c:	4b69182e 	blmi	1a478cc <__Stack_Size+0x1a474cc>
    1810:	192e1703 	stmdbne	lr!, {r0, r1, r8, r9, sl, ip}
    1814:	11034b69 	tstne	r3, r9, ror #22
    1818:	4b69182e 	blmi	1a478d8 <__Stack_Size+0x1a474d8>
    181c:	182e1003 	stmdane	lr!, {r0, r1, ip}
    1820:	0b034b69 	bleq	d45cc <__Stack_Size+0xd41cc>
    1824:	0321172e 	teqeq	r1, #12058624	; 0xb80000
    1828:	2117200b 	tstcs	r7, fp
    182c:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    1830:	200c0321 	andcs	r0, ip, r1, lsr #6
    1834:	0c032117 	stfeqs	f2, [r3], {23}
    1838:	03211720 	teqeq	r1, #8388608	; 0x800000
    183c:	2f17200c 	svccs	0x0017200c
    1840:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    1844:	12034b69 	andne	r4, r3, #107520	; 0x1a400
    1848:	6769182e 	strbvs	r1, [r9, -lr, lsr #16]!
    184c:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    1850:	12034b69 	andne	r4, r3, #107520	; 0x1a400
    1854:	6769182e 	strbvs	r1, [r9, -lr, lsr #16]!
    1858:	182e1003 	stmdane	lr!, {r0, r1, ip}
    185c:	0a034b3f 	beq	d4560 <__Stack_Size+0xd4160>
    1860:	032f1720 	teqeq	pc, #8388608	; 0x800000
    1864:	2f172e0b 	svccs	0x00172e0b
    1868:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    186c:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    1870:	0a033d17 	beq	d0cd4 <__Stack_Size+0xd08d4>
    1874:	032f1720 	teqeq	pc, #8388608	; 0x800000
    1878:	2f172e0a 	svccs	0x00172e0a
    187c:	1a2e1803 	bne	b87890 <__Stack_Size+0xb87490>
    1880:	03580903 	cmpeq	r8, #49152	; 0xc000
    1884:	4b182018 	blmi	6098ec <__Stack_Size+0x6094ec>
    1888:	032e1503 	teqeq	lr, #12582912	; 0xc00000
    188c:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    1890:	03900903 	orrseq	r0, r0, #49152	; 0xc000
    1894:	4b182015 	blmi	6098f0 <__Stack_Size+0x6094f0>
    1898:	2e69b203 	cdpcs	2, 6, cr11, cr9, cr3, {0}
    189c:	1c241c24 	stcne	12, cr1, [r4], #-144
    18a0:	59d90824 	ldmibpl	r9, {r2, r5, fp}^
    18a4:	4b324b40 	blmi	c945ac <__Stack_Size+0xc941ac>
    18a8:	4b324b32 	blmi	c94578 <__Stack_Size+0xc94178>
    18ac:	4b324b32 	blmi	c9457c <__Stack_Size+0xc9417c>
    18b0:	025e595c 	subseq	r5, lr, #1507328	; 0x170000
    18b4:	01010009 	tsteq	r1, r9
    18b8:	000001fa 	strdeq	r0, [r0], -sl
    18bc:	009b0002 	addseq	r0, fp, r2
    18c0:	01020000 	tsteq	r2, r0
    18c4:	000d0efb 	strdeq	r0, [sp], -fp
    18c8:	01010101 	tsteq	r1, r1, lsl #2
    18cc:	01000000 	tsteq	r0, r0
    18d0:	73010000 	movwvc	r0, #4096	; 0x1000
    18d4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    18d8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    18dc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    18e0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    18e4:	6d747300 	ldclvs	3, cr7, [r4]
    18e8:	31663233 	cmncc	r6, r3, lsr r2
    18ec:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    18f0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    18f4:	0000636e 	andeq	r6, r0, lr, ror #6
    18f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    18fc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1900:	73755f78 	cmnvc	r5, #480	; 0x1e0
    1904:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    1908:	00010063 	andeq	r0, r1, r3, rrx
    190c:	6d747300 	ldclvs	3, cr7, [r4]
    1910:	31663233 	cmncc	r6, r3, lsr r2
    1914:	745f7830 	ldrbvc	r7, [pc], #2096	; 191c <__Stack_Size+0x151c>
    1918:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    191c:	00020068 	andeq	r0, r2, r8, rrx
    1920:	6d747300 	ldclvs	3, cr7, [r4]
    1924:	31663233 	cmncc	r6, r3, lsr r2
    1928:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    192c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1930:	00000200 	andeq	r0, r0, r0, lsl #4
    1934:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1938:	30316632 	eorscc	r6, r1, r2, lsr r6
    193c:	73755f78 	cmnvc	r5, #480	; 0x1e0
    1940:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    1944:	00020068 	andeq	r0, r2, r8, rrx
    1948:	6d747300 	ldclvs	3, cr7, [r4]
    194c:	31663233 	cmncc	r6, r3, lsr r2
    1950:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    1954:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1958:	00000200 	andeq	r0, r0, r0, lsl #4
    195c:	02050000 	andeq	r0, r5, #0	; 0x0
    1960:	08005f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, ip, lr}
    1964:	0101e803 	tsteq	r1, r3, lsl #16
    1968:	213d3d14 	teqcs	sp, r4, lsl sp
    196c:	033d3d21 	teqeq	sp, #2112	; 0x840
    1970:	18032e0f 	stmdane	r3, {r0, r1, r2, r3, r9, sl, fp, sp}
    1974:	3c730301 	ldclcc	3, cr0, [r3], #-4
    1978:	03200d03 	teqeq	r0, #192	; 0xc0
    197c:	0b035875 	bleq	d7b58 <__Stack_Size+0xd7758>
    1980:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    1984:	03200b03 	teqeq	r0, #3072	; 0xc00
    1988:	0b032075 	bleq	c9b64 <__Stack_Size+0xc9764>
    198c:	0b033d20 	bleq	d0e14 <__Stack_Size+0xd0a14>
    1990:	213d1420 	teqcs	sp, r0, lsr #8
    1994:	0e032121 	adfeqsp	f2, f3, f1
    1998:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    199c:	2e1c0368 	cdpcs	3, 1, cr0, cr12, cr8, {3}
    19a0:	41010d03 	tstmi	r1, r3, lsl #26
    19a4:	033c6e03 	teqeq	ip, #48	; 0x30
    19a8:	03302012 	teqeq	r0, #18	; 0x12
    19ac:	14032e6c 	strne	r2, [r3], #-3692
    19b0:	3e302220 	cdpcc	2, 3, cr2, cr0, cr0, {1}
    19b4:	40222232 	eormi	r2, r2, r2, lsr r2
    19b8:	3c13034c 	ldccc	3, cr0, [r3], {76}
    19bc:	5a5e2418 	bpl	178aa24 <__Stack_Size+0x178a624>
    19c0:	18200d03 	stmdane	r0!, {r0, r1, r8, sl, fp}
    19c4:	10034b68 	andne	r4, r3, r8, ror #22
    19c8:	4b67172e 	blmi	19c7688 <__Stack_Size+0x19c7288>
    19cc:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    19d0:	03685d23 	cmneq	r8, #2240	; 0x8c0
    19d4:	67172e11 	undefined
    19d8:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    19dc:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    19e0:	182e0d03 	stmdane	lr!, {r0, r1, r8, sl, fp}
    19e4:	200c033d 	andcs	r0, ip, sp, lsr r3
    19e8:	0c033d17 	stceq	13, cr3, [r3], {23}
    19ec:	03591720 	cmpeq	r9, #8388608	; 0x800000
    19f0:	3e17200d 	wxorcc	wr2, wr7, wr13
    19f4:	2e0e0359 	mcrcs	3, 0, r0, cr14, cr9, {2}
    19f8:	034b4c17 	movteq	r4, #48151	; 0xbc17
    19fc:	23172e0e 	tstcs	r7, #224	; 0xe0
    1a00:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    1a04:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1a08:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    1a0c:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1a10:	172e1003 	strne	r1, [lr, -r3]!
    1a14:	0e034b67 	fnmacdeq	d4, d3, d23
    1a18:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1a1c:	2e190368 	cdpcs	3, 1, cr0, cr9, cr8, {3}
    1a20:	5809031a 	stmdapl	r9, {r1, r3, r4, r8, r9}
    1a24:	18202303 	stmdane	r0!, {r0, r1, r8, r9, sp}
    1a28:	2e1a034b 	cdpcs	3, 1, cr0, cr10, cr11, {2}
    1a2c:	41010a03 	tstmi	r1, r3, lsl #20
    1a30:	242c305a 	strtcs	r3, [ip], #-90
    1a34:	3d4f3230 	sfmcc	f3, 2, [pc, #-192]
    1a38:	9e0a0330 	mcrls	3, 0, r0, cr10, cr0, {1}
    1a3c:	032e2303 	teqeq	lr, #201326592	; 0xc000000
    1a40:	0375010b 	cmneq	r5, #-1073741822	; 0xc0000002
    1a44:	032079a6 	teqeq	r0, #2719744	; 0x298000
    1a48:	09030115 	stmdbeq	r3, {r0, r2, r4, r8}
    1a4c:	20790320 	rsbscs	r0, r9, r0, lsr #6
    1a50:	5f033151 	svcpl	0x00033151
    1a54:	202d0320 	eorcs	r0, sp, r0, lsr #6
    1a58:	03205303 	teqeq	r0, #201326592	; 0xc000000
    1a5c:	7603202d 	strvc	r2, [r3], -sp, lsr #32
    1a60:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    1a64:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1a68:	76032e0a 	strvc	r2, [r3], -sl, lsl #28
    1a6c:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    1a70:	2009033f 	andcs	r0, r9, pc, lsr r3
    1a74:	03207903 	teqeq	r0, #49152	; 0xc000
    1a78:	39034a4e 	stmdbcc	r3, {r1, r2, r3, r6, r9, fp, lr}
    1a7c:	20470320 	subcs	r0, r7, r0, lsr #6
    1a80:	03203903 	teqeq	r0, #49152	; 0xc000
    1a84:	12032047 	andne	r2, r3, #71	; 0x47
    1a88:	202b0320 	eorcs	r0, fp, r0, lsr #6
    1a8c:	200b033d 	andcs	r0, fp, sp, lsr r3
    1a90:	22207503 	eorcs	r7, r0, #12582912	; 0xc00000
    1a94:	32832432 	addcc	r2, r3, #838860800	; 0x32000000
    1a98:	4b93321c 	blmi	fe4ce310 <SCS_BASE+0x1e4c0310>
    1a9c:	667efd03 	ldrbtvs	pc, [lr], -r3, lsl #26
    1aa0:	1c241c24 	stcne	12, cr1, [r4], #-144
    1aa4:	59230824 	stmdbpl	r3!, {r2, r5, fp}
    1aa8:	5940596a 	stmdbpl	r0, {r1, r3, r5, r6, r8, fp, ip, lr}^
    1aac:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    1ab0:	0006025e 	andeq	r0, r6, lr, asr r2
    1ab4:	00a00101 	adceq	r0, r0, r1, lsl #2
    1ab8:	00020000 	andeq	r0, r2, r0
    1abc:	00000039 	andeq	r0, r0, r9, lsr r0
    1ac0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1ac4:	0101000d 	tsteq	r1, sp
    1ac8:	00000101 	andeq	r0, r0, r1, lsl #2
    1acc:	00000100 	andeq	r0, r0, r0, lsl #2
    1ad0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1ad4:	31663233 	cmncc	r6, r3, lsr r2
    1ad8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1adc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1ae0:	00006372 	andeq	r6, r0, r2, ror r3
    1ae4:	74726f63 	ldrbtvc	r6, [r2], #-3939
    1ae8:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1aec:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    1af0:	732e6f72 	teqvc	lr, #456	; 0x1c8
    1af4:	00000100 	andeq	r0, r0, r0, lsl #2
    1af8:	02050000 	andeq	r0, r5, #0	; 0x0
    1afc:	080062f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sp, lr}
    1b00:	21013403 	tstcs	r1, r3, lsl #8
    1b04:	21200b03 	teqcs	r0, r3, lsl #22
    1b08:	21200b03 	teqcs	r0, r3, lsl #22
    1b0c:	2f200b03 	svccs	0x00200b03
    1b10:	2f200b03 	svccs	0x00200b03
    1b14:	2f200b03 	svccs	0x00200b03
    1b18:	21200b03 	teqcs	r0, r3, lsl #22
    1b1c:	2f200b03 	svccs	0x00200b03
    1b20:	2f200b03 	svccs	0x00200b03
    1b24:	200a032f 	andcs	r0, sl, pc, lsr #6
    1b28:	200b032f 	andcs	r0, fp, pc, lsr #6
    1b2c:	200b032f 	andcs	r0, fp, pc, lsr #6
    1b30:	200b032f 	andcs	r0, fp, pc, lsr #6
    1b34:	200a032f 	andcs	r0, sl, pc, lsr #6
    1b38:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b3c:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b40:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b44:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b48:	200b032f 	andcs	r0, fp, pc, lsr #6
    1b4c:	200a032f 	andcs	r0, sl, pc, lsr #6
    1b50:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b54:	00010221 	andeq	r0, r1, r1, lsr #4
    1b58:	005a0101 	subseq	r0, sl, r1, lsl #2
    1b5c:	00020000 	andeq	r0, r2, r0
    1b60:	0000003b 	andeq	r0, r0, fp, lsr r0
    1b64:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1b68:	0101000d 	tsteq	r1, sp
    1b6c:	00000101 	andeq	r0, r0, r1, lsl #2
    1b70:	00000100 	andeq	r0, r0, r0, lsl #2
    1b74:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1b78:	31663233 	cmncc	r6, r3, lsr r2
    1b7c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1b80:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b84:	00006372 	andeq	r6, r0, r2, ror r3
    1b88:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1b8c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1b90:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    1b94:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1b98:	0100632e 	tsteq	r0, lr, lsr #6
    1b9c:	00000000 	andeq	r0, r0, r0
    1ba0:	63600205 	cmnvs	r0, #1342177280	; 0x50000000
    1ba4:	91030800 	tstls	r3, r0, lsl #16
    1ba8:	27580101 	ldrbcs	r0, [r8, -r1, lsl #2]
    1bac:	2260563e 	rsbcs	r5, r0, #65011712	; 0x3e00000
    1bb0:	022f3648 	eoreq	r3, pc, #75497472	; 0x4800000
    1bb4:	0101000e 	tsteq	r1, lr
    1bb8:	00000070 	andeq	r0, r0, r0, ror r0
    1bbc:	00570002 	subseq	r0, r7, r2
    1bc0:	01020000 	tsteq	r2, r0
    1bc4:	000d0efb 	strdeq	r0, [sp], -fp
    1bc8:	01010101 	tsteq	r1, r1, lsl #2
    1bcc:	01000000 	tsteq	r0, r0
    1bd0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1bd4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1bd8:	2f2e2e2f 	svccs	0x002e2e2f
    1bdc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1be0:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1be4:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1be8:	2f302e33 	svccs	0x00302e33
    1bec:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1bf0:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1bf4:	2f636269 	svccs	0x00636269
    1bf8:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1bfc:	00006269 	andeq	r6, r0, r9, ror #4
    1c00:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1c04:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1c08:	00000100 	andeq	r0, r0, r0, lsl #2
    1c0c:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1c10:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    1c14:	00000100 	andeq	r0, r0, r0, lsl #2
    1c18:	02050000 	andeq	r0, r5, #0	; 0x0
    1c1c:	00000000 	andeq	r0, r0, r0
    1c20:	4b013f03 	blmi	51834 <__Stack_Size+0x51434>
    1c24:	02672f2d 	rsbeq	r2, r7, #180	; 0xb4
    1c28:	01010006 	tsteq	r1, r6
    1c2c:	000000eb 	andeq	r0, r0, fp, ror #1
    1c30:	00d00002 	sbcseq	r0, r0, r2
    1c34:	01020000 	tsteq	r2, r0
    1c38:	000d0efb 	strdeq	r0, [sp], -fp
    1c3c:	01010101 	tsteq	r1, r1, lsl #2
    1c40:	01000000 	tsteq	r0, r0
    1c44:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1c48:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1c4c:	2f2e2e2f 	svccs	0x002e2e2f
    1c50:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1c54:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1c58:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1c5c:	2f302e33 	svccs	0x00302e33
    1c60:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1c64:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1c68:	2f636269 	svccs	0x00636269
    1c6c:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1c70:	63006269 	movwvs	r6, #617	; 0x269
    1c74:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1c78:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1c7c:	75622f73 	strbvc	r2, [r2, #-3955]!
    1c80:	2f646c69 	svccs	0x00646c69
    1c84:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1c88:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1c8c:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1c90:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1c94:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1c98:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1c9c:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1ca0:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1ca4:	3a630073 	bcc	18c1e78 <__Stack_Size+0x18c1a78>
    1ca8:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1cac:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1cb0:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1cb4:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1cb8:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1cbc:	646c6975 	strbtvs	r6, [ip], #-2421
    1cc0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1cc4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1cc8:	6564756c 	strbvs	r7, [r4, #-1388]!
    1ccc:	78650000 	stmdavc	r5!, {}^
    1cd0:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1cd4:	00000100 	andeq	r0, r0, r0, lsl #2
    1cd8:	6b636f6c 	blvs	18dda90 <__Stack_Size+0x18dd690>
    1cdc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1ce0:	745f0000 	ldrbvc	r0, [pc], #0	; 1ce8 <__Stack_Size+0x18e8>
    1ce4:	73657079 	cmnvc	r5, #121	; 0x79
    1ce8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1cec:	74730000 	ldrbtvc	r0, [r3]
    1cf0:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1cf4:	0300682e 	movweq	r6, #2094	; 0x82e
    1cf8:	65720000 	ldrbvs	r0, [r2]!
    1cfc:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    1d00:	00020068 	andeq	r0, r2, r8, rrx
    1d04:	05000000 	streq	r0, [r0]
    1d08:	00000002 	andeq	r0, r0, r2
    1d0c:	013b0300 	teqeq	fp, r0, lsl #6
    1d10:	302f2d13 	eorcc	r2, pc, r3, lsl sp
    1d14:	06024b83 	streq	r4, [r2], -r3, lsl #23
    1d18:	d7010100 	strle	r0, [r1, -r0, lsl #2]
    1d1c:	02000000 	andeq	r0, r0, #0	; 0x0
    1d20:	0000d100 	andeq	sp, r0, r0, lsl #2
    1d24:	fb010200 	blx	4252e <__Stack_Size+0x4212e>
    1d28:	01000d0e 	tsteq	r0, lr, lsl #26
    1d2c:	00010101 	andeq	r0, r1, r1, lsl #2
    1d30:	00010000 	andeq	r0, r1, r0
    1d34:	3a630100 	bcc	18c213c <__Stack_Size+0x18c1d3c>
    1d38:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1d3c:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1d40:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1d44:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1d48:	342d6363 	strtcc	r6, [sp], #-867
    1d4c:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1d50:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1d54:	2f62696c 	svccs	0x0062696c
    1d58:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1d5c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d60:	6564756c 	strbvs	r7, [r4, #-1388]!
    1d64:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    1d68:	2f3a6300 	svccs	0x003a6300
    1d6c:	616e6977 	smcvs	59031
    1d70:	2f736d72 	svccs	0x00736d72
    1d74:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1d78:	63672f64 	cmnvs	r7, #400	; 0x190
    1d7c:	75622d63 	strbvc	r2, [r2, #-3427]!
    1d80:	2f646c69 	svccs	0x00646c69
    1d84:	2f636367 	svccs	0x00636367
    1d88:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1d8c:	00656475 	rsbeq	r6, r5, r5, ror r4
    1d90:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d94:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1d98:	2f2e2e2f 	svccs	0x002e2e2f
    1d9c:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1da0:	342d6363 	strtcc	r6, [sp], #-867
    1da4:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1da8:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1dac:	2f62696c 	svccs	0x0062696c
    1db0:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1db4:	6565722f 	strbvs	r7, [r5, #-559]!
    1db8:	0000746e 	andeq	r7, r0, lr, ror #8
    1dbc:	6b636f6c 	blvs	18ddb74 <__Stack_Size+0x18dd774>
    1dc0:	0100682e 	tsteq	r0, lr, lsr #16
    1dc4:	745f0000 	ldrbvc	r0, [pc], #0	; 1dcc <__Stack_Size+0x19cc>
    1dc8:	73657079 	cmnvc	r5, #121	; 0x79
    1dcc:	0100682e 	tsteq	r0, lr, lsr #16
    1dd0:	74730000 	ldrbtvc	r0, [r3]
    1dd4:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1dd8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1ddc:	65720000 	ldrbvs	r0, [r2]!
    1de0:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    1de4:	00010068 	andeq	r0, r1, r8, rrx
    1de8:	706d6900 	rsbvc	r6, sp, r0, lsl #18
    1dec:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    1df0:	00030063 	andeq	r0, r3, r3, rrx
    1df4:	00a20000 	adceq	r0, r2, r0
    1df8:	00020000 	andeq	r0, r2, r0
    1dfc:	0000007a 	andeq	r0, r0, sl, ror r0
    1e00:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1e04:	0101000d 	tsteq	r1, sp
    1e08:	00000101 	andeq	r0, r0, r1, lsl #2
    1e0c:	00000100 	andeq	r0, r0, r0, lsl #2
    1e10:	2f2e2e01 	svccs	0x002e2e01
    1e14:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1e18:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1e1c:	2f2e2e2f 	svccs	0x002e2e2f
    1e20:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1e24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1e28:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1e2c:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1e30:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1e34:	696d2f63 	stmdbvs	sp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    1e38:	63006373 	movwvs	r6, #883	; 0x373
    1e3c:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1e40:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1e44:	75622f73 	strbvc	r2, [r2, #-3955]!
    1e48:	2f646c69 	svccs	0x00646c69
    1e4c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1e50:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1e54:	63672f64 	cmnvs	r7, #400	; 0x190
    1e58:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1e5c:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1e60:	69000065 	stmdbvs	r0, {r0, r2, r5, r6}
    1e64:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    1e68:	00010063 	andeq	r0, r1, r3, rrx
    1e6c:	64747300 	ldrbtvs	r7, [r4], #-768
    1e70:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1e74:	00020068 	andeq	r0, r2, r8, rrx
    1e78:	05000000 	streq	r0, [r0]
    1e7c:	00000002 	andeq	r0, r0, r2
    1e80:	01310300 	teqeq	r1, r0, lsl #6
    1e84:	65676732 	strbvs	r6, [r7, #-1842]!
    1e88:	65032f69 	strvs	r2, [r3, #-3945]
    1e8c:	67673282 	strbvs	r3, [r7, -r2, lsl #5]!
    1e90:	67306965 	ldrvs	r6, [r0, -r5, ror #18]!
    1e94:	02686567 	rsbeq	r6, r8, #432013312	; 0x19c00000
    1e98:	0101000c 	tsteq	r1, ip
    1e9c:	000000d8 	ldrdeq	r0, [r0], -r8
    1ea0:	007e0002 	rsbseq	r0, lr, r2
    1ea4:	01020000 	tsteq	r2, r0
    1ea8:	000d0efb 	strdeq	r0, [sp], -fp
    1eac:	01010101 	tsteq	r1, r1, lsl #2
    1eb0:	01000000 	tsteq	r0, r0
    1eb4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1eb8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1ebc:	2f2e2e2f 	svccs	0x002e2e2f
    1ec0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1ec4:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1ec8:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1ecc:	2f302e33 	svccs	0x00302e33
    1ed0:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1ed4:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1ed8:	2f636269 	svccs	0x00636269
    1edc:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1ee0:	6300676e 	movwvs	r6, #1902	; 0x76e
    1ee4:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1ee8:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1eec:	75622f73 	strbvc	r2, [r2, #-3955]!
    1ef0:	2f646c69 	svccs	0x00646c69
    1ef4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1ef8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1efc:	63672f64 	cmnvs	r7, #400	; 0x190
    1f00:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1f04:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1f08:	6d000065 	stcvs	0, cr0, [r0, #-404]
    1f0c:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    1f10:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1f14:	73000001 	movwvc	r0, #1	; 0x1
    1f18:	65646474 	strbvs	r6, [r4, #-1140]!
    1f1c:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1f20:	00000002 	andeq	r0, r0, r2
    1f24:	00020500 	andeq	r0, r2, r0, lsl #10
    1f28:	03000000 	movweq	r0, #0	; 0x0
    1f2c:	1203012e 	andne	r0, r3, #-2147483637	; 0x8000000b
    1f30:	2e6e0301 	cdpcs	3, 6, cr0, cr14, cr1, {0}
    1f34:	032e0b03 	teqeq	lr, #3072	; 0xc00
    1f38:	0f032e75 	svceq	0x00032e75
    1f3c:	1303312e 	movwne	r3, #12590	; 0x312e
    1f40:	2e760366 	cdpcs	3, 7, cr0, cr6, cr6, {3}
    1f44:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
    1f48:	2e7a036c 	cdpcs	3, 7, cr0, cr10, cr12, {3}
    1f4c:	2f2f2f30 	svccs	0x002f2f30
    1f50:	032e5603 	teqeq	lr, #3145728	; 0x300000
    1f54:	5b032e25 	blpl	cd7f0 <__Stack_Size+0xcd3f0>
    1f58:	822e032e 	eorhi	r0, lr, #-1207959552	; 0xb8000000
    1f5c:	032e5203 	teqeq	lr, #805306368	; 0x30000000
    1f60:	77032e2e 	strvc	r2, [r3, -lr, lsr #28]
    1f64:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    1f68:	66520348 	ldrbvs	r0, [r2], -r8, asr #6
    1f6c:	319e3403 	orrscc	r3, lr, r3, lsl #8
    1f70:	02514884 	subseq	r4, r1, #8650752	; 0x840000
    1f74:	01010006 	tsteq	r1, r6
    1f78:	00000123 	andeq	r0, r0, r3, lsr #2
    1f7c:	00e00002 	rsceq	r0, r0, r2
    1f80:	01020000 	tsteq	r2, r0
    1f84:	000d0efb 	strdeq	r0, [sp], -fp
    1f88:	01010101 	tsteq	r1, r1, lsl #2
    1f8c:	01000000 	tsteq	r0, r0
    1f90:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1f94:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1f98:	2f2e2e2f 	svccs	0x002e2e2f
    1f9c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1fa0:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1fa4:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1fa8:	2f302e33 	svccs	0x00302e33
    1fac:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1fb0:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1fb4:	2f636269 	svccs	0x00636269
    1fb8:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1fbc:	63006269 	movwvs	r6, #617	; 0x269
    1fc0:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1fc4:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1fc8:	75622f73 	strbvc	r2, [r2, #-3955]!
    1fcc:	2f646c69 	svccs	0x00646c69
    1fd0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1fd4:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1fd8:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1fdc:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1fe0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1fe4:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1fe8:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1fec:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1ff0:	3a630073 	bcc	18c21c4 <__Stack_Size+0x18c1dc4>
    1ff4:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1ff8:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1ffc:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    2000:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    2004:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    2008:	646c6975 	strbtvs	r6, [ip], #-2421
    200c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2010:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2014:	6564756c 	strbvs	r7, [r4, #-1388]!
    2018:	5f5f0000 	svcpl	0x005f0000
    201c:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    2020:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2024:	00000100 	andeq	r0, r0, r0, lsl #2
    2028:	6b636f6c 	blvs	18ddde0 <__Stack_Size+0x18dd9e0>
    202c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2030:	745f0000 	ldrbvc	r0, [pc], #0	; 2038 <__Stack_Size+0x1c38>
    2034:	73657079 	cmnvc	r5, #121	; 0x79
    2038:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    203c:	74730000 	ldrbtvc	r0, [r3]
    2040:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    2044:	0300682e 	movweq	r6, #2094	; 0x82e
    2048:	65720000 	ldrbvs	r0, [r2]!
    204c:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    2050:	00020068 	andeq	r0, r2, r8, rrx
    2054:	65746100 	ldrbvs	r6, [r4, #-256]!
    2058:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    205c:	00010068 	andeq	r0, r1, r8, rrx
    2060:	05000000 	streq	r0, [r0]
    2064:	00000002 	andeq	r0, r0, r2
    2068:	01160300 	tsteq	r6, r0, lsl #6
    206c:	03010a03 	movweq	r0, #6659	; 0x1a03
    2070:	0a032e76 	beq	cda50 <__Stack_Size+0xcd650>
    2074:	032f4b2e 	teqeq	pc, #47104	; 0xb800
    2078:	0d032e74 	stceq	14, cr2, [r3, #-464]
    207c:	032f2d2e 	teqeq	pc, #2944	; 0xb80
    2080:	0d032e73 	stceq	14, cr2, [r3, #-460]
    2084:	4a170366 	bmi	5c2e24 <__Stack_Size+0x5c2a24>
    2088:	a34a1b03 	movtge	r1, #43779	; 0xab03
    208c:	4c4a7603 	mcrrmi	6, 0, r7, sl, cr3
    2090:	322d2f2b 	eorcc	r2, sp, #172	; 0xac
    2094:	2c302f2b 	ldccs	15, cr2, [r0], #-172
    2098:	0602312d 	streq	r3, [r2], -sp, lsr #2
    209c:	1b010100 	blne	424a4 <__Stack_Size+0x420a4>
    20a0:	02000001 	andeq	r0, r0, #1	; 0x1
    20a4:	0000d900 	andeq	sp, r0, r0, lsl #18
    20a8:	fb010200 	blx	428b2 <__Stack_Size+0x424b2>
    20ac:	01000d0e 	tsteq	r0, lr, lsl #26
    20b0:	00010101 	andeq	r0, r1, r1, lsl #2
    20b4:	00010000 	andeq	r0, r1, r0
    20b8:	2e2e0100 	sufcse	f0, f6, f0
    20bc:	2f2e2e2f 	svccs	0x002e2e2f
    20c0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    20c4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    20c8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    20cc:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    20d0:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    20d4:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    20d8:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    20dc:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    20e0:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    20e4:	3a630062 	bcc	18c2274 <__Stack_Size+0x18c1e74>
    20e8:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    20ec:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    20f0:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    20f4:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    20f8:	342d6363 	strtcc	r6, [sp], #-867
    20fc:	302e332e 	eorcc	r3, lr, lr, lsr #6
    2100:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    2104:	2f62696c 	svccs	0x0062696c
    2108:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    210c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2110:	6564756c 	strbvs	r7, [r4, #-1388]!
    2114:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    2118:	2f3a6300 	svccs	0x003a6300
    211c:	616e6977 	smcvs	59031
    2120:	2f736d72 	svccs	0x00736d72
    2124:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2128:	63672f64 	cmnvs	r7, #400	; 0x190
    212c:	75622d63 	strbvc	r2, [r2, #-3427]!
    2130:	2f646c69 	svccs	0x00646c69
    2134:	2f636367 	svccs	0x00636367
    2138:	6c636e69 	stclvs	14, cr6, [r3], #-420
    213c:	00656475 	rsbeq	r6, r5, r5, ror r4
    2140:	635f5f00 	cmpvs	pc, #0	; 0x0
    2144:	5f6c6c61 	svcpl	0x006c6c61
    2148:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    214c:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2150:	00000100 	andeq	r0, r0, r0, lsl #2
    2154:	6b636f6c 	blvs	18ddf0c <__Stack_Size+0x18ddb0c>
    2158:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    215c:	745f0000 	ldrbvc	r0, [pc], #0	; 2164 <__Stack_Size+0x1d64>
    2160:	73657079 	cmnvc	r5, #121	; 0x79
    2164:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2168:	74730000 	ldrbtvc	r0, [r3]
    216c:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    2170:	0300682e 	movweq	r6, #2094	; 0x82e
    2174:	65720000 	ldrbvs	r0, [r2]!
    2178:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    217c:	00020068 	andeq	r0, r2, r8, rrx
    2180:	05000000 	streq	r0, [r0]
    2184:	00000002 	andeq	r0, r0, r2
    2188:	01110300 	tsteq	r1, r0, lsl #6
    218c:	032e0a03 	teqeq	lr, #12288	; 0x3000
    2190:	034a4a76 	movteq	r4, #43638	; 0xaa76
    2194:	77034a2c 	strvc	r4, [r3, -ip, lsr #20]
    2198:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
    219c:	7903c151 	stmdbvc	r3, {r0, r4, r6, r8, lr, pc}
    21a0:	663e039e 	undefined
    21a4:	2d664f03 	stclcs	15, cr4, [r6, #-12]!
    21a8:	31304b2f 	teqcc	r0, pc, lsr #22
    21ac:	30316350 	eorscc	r6, r1, r0, asr r3
    21b0:	77038967 	strvc	r8, [r3, -r7, ror #18]
    21b4:	4a09039e 	bmi	243034 <__Stack_Size+0x242c34>
    21b8:	000a02d1 	ldrdeq	r0, [sl], -r1
    21bc:	00450101 	subeq	r0, r5, r1, lsl #2
    21c0:	00020000 	andeq	r0, r2, r0
    21c4:	0000001f 	andeq	r0, r0, pc, lsl r0
    21c8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    21cc:	0101000d 	tsteq	r1, sp
    21d0:	00000101 	andeq	r0, r0, r1, lsl #2
    21d4:	00000100 	andeq	r0, r0, r0, lsl #2
    21d8:	72630001 	rsbvc	r0, r3, #1	; 0x1
    21dc:	612e6e74 	teqvs	lr, r4, ror lr
    21e0:	00006d73 	andeq	r6, r0, r3, ror sp
    21e4:	00000000 	andeq	r0, r0, r0
    21e8:	00000205 	andeq	r0, r0, r5, lsl #4
    21ec:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    21f0:	06020100 	streq	r0, [r2], -r0, lsl #2
    21f4:	00010100 	andeq	r0, r1, r0, lsl #2
    21f8:	00000205 	andeq	r0, r0, r5, lsl #4
    21fc:	d2030000 	andle	r0, r3, #0	; 0x0
    2200:	06020100 	streq	r0, [r2], -r0, lsl #2
    2204:	Address 0x00002204 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000014 	andeq	r0, r0, r4, lsl r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      2c:	00000020 	andeq	r0, r0, r0, lsr #32
      30:	00000018 	andeq	r0, r0, r8, lsl r0
      34:	00000000 	andeq	r0, r0, r0
      38:	08003168 	stmdaeq	r0, {r3, r5, r6, r8, ip, sp}
      3c:	000000a8 	andeq	r0, r0, r8, lsr #1
      40:	8e0c0e42 	cdphi	14, 0, cr0, cr12, cr2, {2}
      44:	84028501 	strhi	r8, [r2], #-1281
      48:	100e4603 	andne	r4, lr, r3, lsl #12
      4c:	00000018 	andeq	r0, r0, r8, lsl r0
      50:	00000000 	andeq	r0, r0, r0
      54:	08003210 	stmdaeq	r0, {r4, r9, ip, sp}
      58:	000000c0 	andeq	r0, r0, r0, asr #1
      5c:	8e100e42 	cdphi	14, 1, cr0, cr0, cr2, {2}
      60:	85028601 	strhi	r8, [r2, #-1537]
      64:	00048403 	andeq	r8, r4, r3, lsl #8
      68:	0000000c 	.word	0x0000000c
      6c:	ffffffff 	.word	0xffffffff
      70:	0001      	.short	0x0001
      72:	01          	.byte	0x01
      73:	7c          	.byte	0x7c
      74:	000d0c0e 	.word	0x000d0c0e
      78:	0000000c 	.word	0x0000000c
      7c:	00000068 	.word	0x00000068
      80:	080032d0 	.word	0x080032d0
      84:	00000002 	.word	0x00000002
      88:	0000000c 	.word	0x0000000c
      8c:	00000068 	.word	0x00000068
      90:	080032d4 	.word	0x080032d4
      94:	00000002 	.word	0x00000002
      98:	0000000c 	.word	0x0000000c
      9c:	00000068 	.word	0x00000068
      a0:	080032d8 	.word	0x080032d8
      a4:	00000002 	.word	0x00000002
      a8:	0000000c 	.word	0x0000000c
      ac:	00000068 	.word	0x00000068
      b0:	080032dc 	.word	0x080032dc
      b4:	00000002 	.word	0x00000002
      b8:	0000000c 	.word	0x0000000c
      bc:	00000068 	.word	0x00000068
      c0:	080032e0 	.word	0x080032e0
      c4:	00000002 	.word	0x00000002
      c8:	0000000c 	.word	0x0000000c
      cc:	00000068 	.word	0x00000068
      d0:	080032e4 	.word	0x080032e4
      d4:	00000002 	.word	0x00000002
      d8:	0000000c 	.word	0x0000000c
      dc:	00000068 	.word	0x00000068
      e0:	080032e8 	.word	0x080032e8
      e4:	00000002 	.word	0x00000002
      e8:	0000000c 	.word	0x0000000c
      ec:	00000068 	.word	0x00000068
      f0:	080032ec 	.word	0x080032ec
      f4:	00000002 	.word	0x00000002
      f8:	0000000c 	.word	0x0000000c
      fc:	00000068 	.word	0x00000068
     100:	080032f0 	.word	0x080032f0
     104:	00000002 	.word	0x00000002
     108:	0000000c 	.word	0x0000000c
     10c:	00000068 	.word	0x00000068
     110:	080032f4 	.word	0x080032f4
     114:	00000002 	.word	0x00000002
     118:	0000000c 	.word	0x0000000c
     11c:	00000068 	.word	0x00000068
     120:	080032f8 	.word	0x080032f8
     124:	00000002 	.word	0x00000002
     128:	0000000c 	.word	0x0000000c
     12c:	00000068 	.word	0x00000068
     130:	080032fc 	.word	0x080032fc
     134:	00000002 	.word	0x00000002
     138:	0000000c 	.word	0x0000000c
     13c:	00000068 	.word	0x00000068
     140:	08003300 	.word	0x08003300
     144:	00000002 	.word	0x00000002
     148:	0000000c 	.word	0x0000000c
     14c:	00000068 	.word	0x00000068
     150:	08003304 	.word	0x08003304
     154:	00000002 	.word	0x00000002
     158:	0000000c 	.word	0x0000000c
     15c:	00000068 	.word	0x00000068
     160:	08003308 	.word	0x08003308
     164:	00000002 	.word	0x00000002
     168:	0000000c 	.word	0x0000000c
     16c:	00000068 	.word	0x00000068
     170:	0800330c 	.word	0x0800330c
     174:	00000002 	.word	0x00000002
     178:	0000000c 	.word	0x0000000c
     17c:	00000068 	.word	0x00000068
     180:	08003310 	.word	0x08003310
     184:	00000002 	.word	0x00000002
     188:	0000000c 	.word	0x0000000c
     18c:	00000068 	.word	0x00000068
     190:	08003314 	.word	0x08003314
     194:	00000002 	.word	0x00000002
     198:	0000000c 	.word	0x0000000c
     19c:	00000068 	.word	0x00000068
     1a0:	08003318 	.word	0x08003318
     1a4:	00000002 	.word	0x00000002
     1a8:	0000000c 	.word	0x0000000c
     1ac:	00000068 	.word	0x00000068
     1b0:	0800331c 	.word	0x0800331c
     1b4:	00000002 	.word	0x00000002
     1b8:	0000000c 	.word	0x0000000c
     1bc:	00000068 	.word	0x00000068
     1c0:	08003320 	.word	0x08003320
     1c4:	00000002 	.word	0x00000002
     1c8:	0000000c 	.word	0x0000000c
     1cc:	00000068 	.word	0x00000068
     1d0:	08003324 	.word	0x08003324
     1d4:	00000002 	.word	0x00000002
     1d8:	0000000c 	.word	0x0000000c
     1dc:	00000068 	.word	0x00000068
     1e0:	08003328 	.word	0x08003328
     1e4:	00000002 	.word	0x00000002
     1e8:	0000000c 	.word	0x0000000c
     1ec:	00000068 	.word	0x00000068
     1f0:	0800332c 	.word	0x0800332c
     1f4:	00000002 	.word	0x00000002
     1f8:	0000000c 	.word	0x0000000c
     1fc:	00000068 	.word	0x00000068
     200:	08003330 	.word	0x08003330
     204:	00000002 	.word	0x00000002
     208:	0000000c 	.word	0x0000000c
     20c:	00000068 	.word	0x00000068
     210:	08003334 	.word	0x08003334
     214:	00000002 	.word	0x00000002
     218:	0000000c 	.word	0x0000000c
     21c:	00000068 	.word	0x00000068
     220:	08003338 	.word	0x08003338
     224:	00000002 	.word	0x00000002
     228:	0000000c 	.word	0x0000000c
     22c:	00000068 	.word	0x00000068
     230:	0800333c 	.word	0x0800333c
     234:	00000002 	.word	0x00000002
     238:	0000000c 	.word	0x0000000c
     23c:	00000068 	.word	0x00000068
     240:	08003340 	.word	0x08003340
     244:	00000002 	.word	0x00000002
     248:	0000000c 	.word	0x0000000c
     24c:	00000068 	.word	0x00000068
     250:	08003344 	.word	0x08003344
     254:	00000002 	.word	0x00000002
     258:	0000000c 	.word	0x0000000c
     25c:	00000068 	.word	0x00000068
     260:	08003348 	.word	0x08003348
     264:	00000002 	.word	0x00000002
     268:	0000000c 	.word	0x0000000c
     26c:	00000068 	.word	0x00000068
     270:	0800334c 	.word	0x0800334c
     274:	00000002 	.word	0x00000002
     278:	0000000c 	.word	0x0000000c
     27c:	00000068 	.word	0x00000068
     280:	08003350 	.word	0x08003350
     284:	00000002 	.word	0x00000002
     288:	0000000c 	.word	0x0000000c
     28c:	00000068 	.word	0x00000068
     290:	08003354 	.word	0x08003354
     294:	00000002 	.word	0x00000002
     298:	0000000c 	.word	0x0000000c
     29c:	00000068 	.word	0x00000068
     2a0:	08003358 	.word	0x08003358
     2a4:	00000002 	.word	0x00000002
     2a8:	0000000c 	.word	0x0000000c
     2ac:	00000068 	.word	0x00000068
     2b0:	0800335c 	.word	0x0800335c
     2b4:	00000002 	.word	0x00000002
     2b8:	0000000c 	.word	0x0000000c
     2bc:	00000068 	.word	0x00000068
     2c0:	08003360 	.word	0x08003360
     2c4:	00000002 	.word	0x00000002
     2c8:	0000000c 	.word	0x0000000c
     2cc:	00000068 	.word	0x00000068
     2d0:	08003364 	.word	0x08003364
     2d4:	00000002 	.word	0x00000002
     2d8:	0000000c 	.word	0x0000000c
     2dc:	00000068 	.word	0x00000068
     2e0:	08003368 	.word	0x08003368
     2e4:	00000002 	.word	0x00000002
     2e8:	0000000c 	.word	0x0000000c
     2ec:	00000068 	.word	0x00000068
     2f0:	0800336c 	.word	0x0800336c
     2f4:	00000002 	.word	0x00000002
     2f8:	0000000c 	.word	0x0000000c
     2fc:	00000068 	.word	0x00000068
     300:	08003370 	.word	0x08003370
     304:	00000002 	.word	0x00000002
     308:	0000000c 	.word	0x0000000c
     30c:	00000068 	.word	0x00000068
     310:	08003374 	.word	0x08003374
     314:	00000002 	.word	0x00000002
     318:	0000000c 	.word	0x0000000c
     31c:	00000068 	.word	0x00000068
     320:	08003378 	.word	0x08003378
     324:	00000002 	.word	0x00000002
     328:	0000000c 	.word	0x0000000c
     32c:	00000068 	.word	0x00000068
     330:	0800337c 	.word	0x0800337c
     334:	00000002 	.word	0x00000002
     338:	0000000c 	.word	0x0000000c
     33c:	00000068 	.word	0x00000068
     340:	08003380 	.word	0x08003380
     344:	00000002 	.word	0x00000002
     348:	0000000c 	.word	0x0000000c
     34c:	00000068 	.word	0x00000068
     350:	08003384 	.word	0x08003384
     354:	00000002 	.word	0x00000002
     358:	0000000c 	.word	0x0000000c
     35c:	00000068 	.word	0x00000068
     360:	08003388 	.word	0x08003388
     364:	00000002 	.word	0x00000002
     368:	0000000c 	.word	0x0000000c
     36c:	00000068 	.word	0x00000068
     370:	0800338c 	.word	0x0800338c
     374:	00000002 	.word	0x00000002
     378:	0000000c 	.word	0x0000000c
     37c:	00000068 	.word	0x00000068
     380:	08003390 	.word	0x08003390
     384:	00000002 	.word	0x00000002
     388:	0000000c 	.word	0x0000000c
     38c:	00000068 	.word	0x00000068
     390:	08003394 	.word	0x08003394
     394:	00000002 	.word	0x00000002
     398:	0000000c 	.word	0x0000000c
     39c:	00000068 	.word	0x00000068
     3a0:	08003398 	.word	0x08003398
     3a4:	00000002 	.word	0x00000002
     3a8:	0000000c 	.word	0x0000000c
     3ac:	00000068 	.word	0x00000068
     3b0:	0800339c 	.word	0x0800339c
     3b4:	00000002 	.word	0x00000002
     3b8:	0000000c 	.word	0x0000000c
     3bc:	00000068 	.word	0x00000068
     3c0:	080033a0 	.word	0x080033a0
     3c4:	00000002 	.word	0x00000002
     3c8:	0000000c 	.word	0x0000000c
     3cc:	00000068 	.word	0x00000068
     3d0:	080033a4 	.word	0x080033a4
     3d4:	00000002 	.word	0x00000002
     3d8:	0000000c 	.word	0x0000000c
     3dc:	00000068 	.word	0x00000068
     3e0:	080033a8 	.word	0x080033a8
     3e4:	00000002 	.word	0x00000002
     3e8:	0000000c 	.word	0x0000000c
     3ec:	00000068 	.word	0x00000068
     3f0:	080033ac 	.word	0x080033ac
     3f4:	00000002 	.word	0x00000002
     3f8:	0000000c 	.word	0x0000000c
     3fc:	00000068 	.word	0x00000068
     400:	080033b0 	.word	0x080033b0
     404:	00000002 	.word	0x00000002
     408:	0000000c 	.word	0x0000000c
     40c:	00000068 	.word	0x00000068
     410:	080033b4 	.word	0x080033b4
     414:	00000002 	.word	0x00000002
     418:	0000000c 	.word	0x0000000c
     41c:	00000068 	.word	0x00000068
     420:	080033b8 	.word	0x080033b8
     424:	00000002 	.word	0x00000002
     428:	0000000c 	.word	0x0000000c
     42c:	00000068 	.word	0x00000068
     430:	080033bc 	.word	0x080033bc
     434:	00000002 	.word	0x00000002
     438:	0000000c 	.word	0x0000000c
     43c:	00000068 	.word	0x00000068
     440:	080033c0 	.word	0x080033c0
     444:	00000002 	.word	0x00000002
     448:	0000000c 	.word	0x0000000c
     44c:	00000068 	.word	0x00000068
     450:	080033c4 	.word	0x080033c4
     454:	00000002 	.word	0x00000002
     458:	0000000c 	.word	0x0000000c
     45c:	00000068 	.word	0x00000068
     460:	080033c8 	.word	0x080033c8
     464:	00000002 	.word	0x00000002
     468:	0000000c 	.word	0x0000000c
     46c:	00000068 	.word	0x00000068
     470:	080033cc 	.word	0x080033cc
     474:	00000002 	.word	0x00000002
     478:	00000014 	.word	0x00000014
     47c:	00000068 	.word	0x00000068
     480:	080033d0 	.word	0x080033d0
     484:	0000000c 	.word	0x0000000c
     488:	42040e42 	.word	0x42040e42
     48c:	018e080e 	.word	0x018e080e
     490:	00000014 	.word	0x00000014
     494:	00000068 	.word	0x00000068
     498:	080033dc 	.word	0x080033dc
     49c:	0000000c 	.word	0x0000000c
     4a0:	42040e42 	.word	0x42040e42
     4a4:	018e080e 	.word	0x018e080e
     4a8:	00000014 	.word	0x00000014
     4ac:	00000068 	.word	0x00000068
     4b0:	080033e8 	.word	0x080033e8
     4b4:	0000000c 	.word	0x0000000c
     4b8:	42040e42 	.word	0x42040e42
     4bc:	018e080e 	.word	0x018e080e
     4c0:	00000014 	.word	0x00000014
     4c4:	00000068 	.word	0x00000068
     4c8:	080033f4 	.word	0x080033f4
     4cc:	00000014 	.word	0x00000014
     4d0:	44040e42 	.word	0x44040e42
     4d4:	018e080e 	.word	0x018e080e
     4d8:	00000014 	.word	0x00000014
     4dc:	00000068 	.word	0x00000068
     4e0:	08003408 	.word	0x08003408
     4e4:	0000000c 	.word	0x0000000c
     4e8:	42040e42 	.word	0x42040e42
     4ec:	018e080e 	.word	0x018e080e
     4f0:	0000000c 	.word	0x0000000c
     4f4:	ffffffff 	.word	0xffffffff
     4f8:	7c010001 	.word	0x7c010001
     4fc:	000d0c0e 	.word	0x000d0c0e
     500:	0000000c 	.word	0x0000000c
     504:	000004f0 	.word	0x000004f0
     508:	08003414 	.word	0x08003414
     50c:	00000030 	.word	0x00000030
     510:	00000014 	.word	0x00000014
     514:	000004f0 	.word	0x000004f0
     518:	08003444 	.word	0x08003444
     51c:	00000014 	.word	0x00000014
     520:	44040e42 	.word	0x44040e42
     524:	018e080e 	.word	0x018e080e
     528:	0000001c 	.word	0x0000001c
     52c:	000004f0 	.word	0x000004f0
     530:	08003458 	.word	0x08003458
     534:	000000f4 	.word	0x000000f4
     538:	42140e42 	.word	0x42140e42
     53c:	018e200e 	.word	0x018e200e
     540:	03860287 	.word	0x03860287
     544:	05840485 	.word	0x05840485
     548:	0000001c 	.word	0x0000001c
     54c:	000004f0 	.word	0x000004f0
     550:	0800354c 	.word	0x0800354c
     554:	0000006a 	.word	0x0000006a
     558:	46100e42 	.word	0x46100e42
     55c:	018e180e 	.word	0x018e180e
     560:	03850286 	.word	0x03850286
     564:	00000484 	.word	0x00000484
     568:	00000014 	.word	0x00000014
     56c:	000004f0 	.word	0x000004f0
     570:	080035b8 	.word	0x080035b8
     574:	00000084 	.word	0x00000084
     578:	42040e42 	.word	0x42040e42
     57c:	018e080e 	.word	0x018e080e
     580:	0000000c 	.word	0x0000000c
     584:	ffffffff 	.word	0xffffffff
     588:	7c010001 	.word	0x7c010001
     58c:	000d0c0e 	.word	0x000d0c0e
     590:	00000014 	.word	0x00000014
     594:	00000580 	.word	0x00000580
     598:	0800363c 	.word	0x0800363c
     59c:	00000038 	.word	0x00000038
     5a0:	8e080e42 	.word	0x8e080e42
     5a4:	00028401 	.word	0x00028401
     5a8:	00000014 	.word	0x00000014
     5ac:	00000580 	.word	0x00000580
     5b0:	08003674 	.word	0x08003674
     5b4:	0000002c 	.word	0x0000002c
     5b8:	8e080e42 	.word	0x8e080e42
     5bc:	00028401 	.word	0x00028401
     5c0:	00000014 	.word	0x00000014
     5c4:	00000580 	.word	0x00000580
     5c8:	080036a0 	.word	0x080036a0
     5cc:	00000016 	.word	0x00000016
     5d0:	4a040e42 	.word	0x4a040e42
     5d4:	018e080e 	.word	0x018e080e
     5d8:	00000014 	.word	0x00000014
     5dc:	00000580 	.word	0x00000580
     5e0:	080036b8 	.word	0x080036b8
     5e4:	00000020 	.word	0x00000020
     5e8:	44040e42 	.word	0x44040e42
     5ec:	018e080e 	.word	0x018e080e
     5f0:	00000014 	.word	0x00000014
     5f4:	00000580 	.word	0x00000580
     5f8:	080036d8 	.word	0x080036d8
     5fc:	00000014 	.word	0x00000014
     600:	8e080e42 	.word	0x8e080e42
     604:	00028401 	.word	0x00028401
     608:	0000001c 	.word	0x0000001c
     60c:	00000580 	.word	0x00000580
     610:	080036ec 	.word	0x080036ec
     614:	00000044 	.word	0x00000044
     618:	44140e42 	.word	0x44140e42
     61c:	018e200e 	.word	0x018e200e
     620:	03860287 	.word	0x03860287
     624:	05840485 	.word	0x05840485
     628:	00000018 	.word	0x00000018
     62c:	00000580 	.word	0x00000580
     630:	08003730 	.word	0x08003730
     634:	00000018 	.word	0x00000018
     638:	8e100e42 	.word	0x8e100e42
     63c:	85028601 	.word	0x85028601
     640:	00048403 	.word	0x00048403
     644:	00000018 	.word	0x00000018
     648:	00000580 	.word	0x00000580
     64c:	08003748 	.word	0x08003748
     650:	0000001a 	.word	0x0000001a
     654:	8e0c0e42 	.word	0x8e0c0e42
     658:	84028501 	.word	0x84028501
     65c:	100e4403 	.word	0x100e4403
     660:	0000001c 	.word	0x0000001c
     664:	00000580 	.word	0x00000580
     668:	08003764 	.word	0x08003764
     66c:	0000008c 	.word	0x0000008c
     670:	42100e42 	.word	0x42100e42
     674:	018e200e 	.word	0x018e200e
     678:	03850286 	.word	0x03850286
     67c:	00000484 	.word	0x00000484
     680:	0000000c 	.word	0x0000000c
     684:	ffffffff 	.word	0xffffffff
     688:	7c010001 	.word	0x7c010001
     68c:	000d0c0e 	.word	0x000d0c0e
     690:	00000018 	.word	0x00000018
     694:	00000680 	.word	0x00000680
     698:	080037f0 	.word	0x080037f0
     69c:	00000060 	.word	0x00000060
     6a0:	420c0e42 	.word	0x420c0e42
     6a4:	018e200e 	.word	0x018e200e
     6a8:	03840285 	.word	0x03840285
     6ac:	0014      	.short	0x0014
     6ae:	00          	.byte	0x00
     6af:	00          	.byte	0x00
     6b0:	00000680 	.word	0x00000680
     6b4:	08003850 	.word	0x08003850
     6b8:	0000000c 	.word	0x0000000c
     6bc:	42040e42 	.word	0x42040e42
     6c0:	018e080e 	.word	0x018e080e
     6c4:	00000018 	.word	0x00000018
     6c8:	00000680 	.word	0x00000680
     6cc:	0800385c 	.word	0x0800385c
     6d0:	00000038 	.word	0x00000038
     6d4:	440c0e42 	.word	0x440c0e42
     6d8:	018e100e 	.word	0x018e100e
     6dc:	03840285 	.word	0x03840285
     6e0:	00000014 	.word	0x00000014
     6e4:	00000680 	.word	0x00000680
     6e8:	08003894 	.word	0x08003894
     6ec:	00000044 	.word	0x00000044
     6f0:	8e080e42 	.word	0x8e080e42
     6f4:	00028401 	.word	0x00028401
     6f8:	00000018 	.word	0x00000018
     6fc:	00000680 	.word	0x00000680
     700:	080038d8 	.word	0x080038d8
     704:	00000078 	.word	0x00000078
     708:	5c0c0e46 	.word	0x5c0c0e46
     70c:	018e100e 	.word	0x018e100e
     710:	03840285 	.word	0x03840285
     714:	00000018 	.word	0x00000018
     718:	00000680 	.word	0x00000680
     71c:	08003950 	.word	0x08003950
     720:	0000008c 	.word	0x0000008c
     724:	680c0e42 	.word	0x680c0e42
     728:	018e100e 	.word	0x018e100e
     72c:	03840285 	.word	0x03840285
     730:	0000000c 	.word	0x0000000c
     734:	ffffffff 	.word	0xffffffff
     738:	7c010001 	.word	0x7c010001
     73c:	000d0c0e 	.word	0x000d0c0e
     740:	0000000c 	.word	0x0000000c
     744:	00000730 	.word	0x00000730
     748:	080039dc 	.word	0x080039dc
     74c:	00000002 	.word	0x00000002
     750:	00000014 	.word	0x00000014
     754:	00000730 	.word	0x00000730
     758:	080039e0 	.word	0x080039e0
     75c:	00000030 	.word	0x00000030
     760:	8e080e42 	.word	0x8e080e42
     764:	00028401 	.word	0x00028401
     768:	00000018 	.word	0x00000018
     76c:	00000730 	.word	0x00000730
     770:	08003a10 	.word	0x08003a10
     774:	00000038 	.word	0x00000038
     778:	8e0c0e42 	.word	0x8e0c0e42
     77c:	84028501 	.word	0x84028501
     780:	100e5e03 	.word	0x100e5e03
     784:	00000014 	.word	0x00000014
     788:	00000730 	.word	0x00000730
     78c:	08003a48 	.word	0x08003a48
     790:	00000034 	.word	0x00000034
     794:	8e080e42 	.word	0x8e080e42
     798:	00028401 	.word	0x00028401
     79c:	00000014 	.word	0x00000014
     7a0:	00000730 	.word	0x00000730
     7a4:	08003a7c 	.word	0x08003a7c
     7a8:	00000030 	.word	0x00000030
     7ac:	8e080e42 	.word	0x8e080e42
     7b0:	00028401 	.word	0x00028401
     7b4:	00000014 	.word	0x00000014
     7b8:	00000730 	.word	0x00000730
     7bc:	08003aac 	.word	0x08003aac
     7c0:	0000001c 	.word	0x0000001c
     7c4:	48040e42 	.word	0x48040e42
     7c8:	018e080e 	.word	0x018e080e
     7cc:	0000000c 	.word	0x0000000c
     7d0:	ffffffff 	.word	0xffffffff
     7d4:	7c010001 	.word	0x7c010001
     7d8:	000d0c0e 	.word	0x000d0c0e
     7dc:	0000000c 	.word	0x0000000c
     7e0:	000007cc 	.word	0x000007cc
     7e4:	08003ac8 	.word	0x08003ac8
     7e8:	00000008 	.word	0x00000008
     7ec:	00000018 	.word	0x00000018
     7f0:	000007cc 	.word	0x000007cc
     7f4:	08003ad0 	.word	0x08003ad0
     7f8:	0000008c 	.word	0x0000008c
     7fc:	42080e42 	.word	0x42080e42
     800:	018e200e 	.word	0x018e200e
     804:	00000284 	.word	0x00000284
     808:	00000014 	.word	0x00000014
     80c:	000007cc 	.word	0x000007cc
     810:	08003b5c 	.word	0x08003b5c
     814:	00000260 	.word	0x00000260
     818:	8e080e42 	.word	0x8e080e42
     81c:	00028401 	.word	0x00028401
     820:	0000000c 	.word	0x0000000c
     824:	ffffffff 	.word	0xffffffff
     828:	7c010001 	.word	0x7c010001
     82c:	000d0c0e 	.word	0x000d0c0e
     830:	0000000c 	.word	0x0000000c
     834:	00000820 	.word	0x00000820
     838:	08003dbc 	.word	0x08003dbc
     83c:	00000048 	.word	0x00000048
     840:	0000000c 	.word	0x0000000c
     844:	00000820 	.word	0x00000820
     848:	08003e04 	.word	0x08003e04
     84c:	00000012 	.word	0x00000012
     850:	0000000c 	.word	0x0000000c
     854:	00000820 	.word	0x00000820
     858:	08003e18 	.word	0x08003e18
     85c:	00000014 	.word	0x00000014
     860:	0000000c 	.word	0x0000000c
     864:	00000820 	.word	0x00000820
     868:	08003e2c 	.word	0x08003e2c
     86c:	00000014 	.word	0x00000014
     870:	0000000c 	.word	0x0000000c
     874:	00000820 	.word	0x00000820
     878:	08003e40 	.word	0x08003e40
     87c:	00000016 	.word	0x00000016
     880:	0000000c 	.word	0x0000000c
     884:	00000820 	.word	0x00000820
     888:	08003e58 	.word	0x08003e58
     88c:	0000000a 	.word	0x0000000a
     890:	0000000c 	.word	0x0000000c
     894:	00000820 	.word	0x00000820
     898:	08003e64 	.word	0x08003e64
     89c:	0000000a 	.word	0x0000000a
     8a0:	0000000c 	.word	0x0000000c
     8a4:	00000820 	.word	0x00000820
     8a8:	08003e70 	.word	0x08003e70
     8ac:	0000000a 	.word	0x0000000a
     8b0:	0000000c 	.word	0x0000000c
     8b4:	00000820 	.word	0x00000820
     8b8:	08003e7c 	.word	0x08003e7c
     8bc:	0000000a 	.word	0x0000000a
     8c0:	0000000c 	.word	0x0000000c
     8c4:	00000820 	.word	0x00000820
     8c8:	08003e88 	.word	0x08003e88
     8cc:	00000014 	.word	0x00000014
     8d0:	0000000c 	.word	0x0000000c
     8d4:	00000820 	.word	0x00000820
     8d8:	08003e9c 	.word	0x08003e9c
     8dc:	0000000a 	.word	0x0000000a
     8e0:	0000000c 	.word	0x0000000c
     8e4:	00000820 	.word	0x00000820
     8e8:	08003ea8 	.word	0x08003ea8
     8ec:	00000010 	.word	0x00000010
     8f0:	0000000c 	.word	0x0000000c
     8f4:	00000820 	.word	0x00000820
     8f8:	08003eb8 	.word	0x08003eb8
     8fc:	00000014 	.word	0x00000014
     900:	00000018 	.word	0x00000018
     904:	00000820 	.word	0x00000820
     908:	08003ecc 	.word	0x08003ecc
     90c:	00000096 	.word	0x00000096
     910:	8e0c0e44 	.word	0x8e0c0e44
     914:	84028501 	.word	0x84028501
     918:	00000003 	.word	0x00000003
     91c:	0000000c 	.word	0x0000000c
     920:	00000820 	.word	0x00000820
     924:	08003f64 	.word	0x08003f64
     928:	00000014 	.word	0x00000014
     92c:	0000000c 	.word	0x0000000c
     930:	00000820 	.word	0x00000820
     934:	08003f78 	.word	0x08003f78
     938:	00000006 	.word	0x00000006
     93c:	0000000c 	.word	0x0000000c
     940:	00000820 	.word	0x00000820
     944:	08003f80 	.word	0x08003f80
     948:	0000000c 	.word	0x0000000c
     94c:	0000000c 	.word	0x0000000c
     950:	00000820 	.word	0x00000820
     954:	08003f8c 	.word	0x08003f8c
     958:	00000014 	.word	0x00000014
     95c:	0000000c 	.word	0x0000000c
     960:	00000820 	.word	0x00000820
     964:	08003fa0 	.word	0x08003fa0
     968:	00000014 	.word	0x00000014
     96c:	0000000c 	.word	0x0000000c
     970:	00000820 	.word	0x00000820
     974:	08003fb4 	.word	0x08003fb4
     978:	0000000c 	.word	0x0000000c
     97c:	0000000c 	.word	0x0000000c
     980:	00000820 	.word	0x00000820
     984:	08003fc0 	.word	0x08003fc0
     988:	00000014 	.word	0x00000014
     98c:	0000000c 	.word	0x0000000c
     990:	00000820 	.word	0x00000820
     994:	08003fd4 	.word	0x08003fd4
     998:	00000014 	.word	0x00000014
     99c:	0000000c 	.word	0x0000000c
     9a0:	00000820 	.word	0x00000820
     9a4:	08003fe8 	.word	0x08003fe8
     9a8:	0000000a 	.word	0x0000000a
     9ac:	00000018 	.word	0x00000018
     9b0:	00000820 	.word	0x00000820
     9b4:	08003ff4 	.word	0x08003ff4
     9b8:	00000062 	.word	0x00000062
     9bc:	8e0c0e44 	.word	0x8e0c0e44
     9c0:	84028501 	.word	0x84028501
     9c4:	00000003 	.word	0x00000003
     9c8:	0000000c 	.word	0x0000000c
     9cc:	00000820 	.word	0x00000820
     9d0:	08004058 	.word	0x08004058
     9d4:	00000010 	.word	0x00000010
     9d8:	00000010 	.word	0x00000010
     9dc:	00000820 	.word	0x00000820
     9e0:	08004068 	.word	0x08004068
     9e4:	00000008 	.word	0x00000008
     9e8:	00080e42 	.word	0x00080e42
     9ec:	00000010 	.word	0x00000010
     9f0:	00000820 	.word	0x00000820
     9f4:	08004070 	.word	0x08004070
     9f8:	0000000e 	.word	0x0000000e
     9fc:	00080e42 	.word	0x00080e42
     a00:	0000000c 	.word	0x0000000c
     a04:	00000820 	.word	0x00000820
     a08:	08004080 	.word	0x08004080
     a0c:	00000010 	.word	0x00000010
     a10:	0000000c 	.word	0x0000000c
     a14:	00000820 	.word	0x00000820
     a18:	08004090 	.word	0x08004090
     a1c:	00000006 	.word	0x00000006
     a20:	0000000c 	.word	0x0000000c
     a24:	00000820 	.word	0x00000820
     a28:	08004098 	.word	0x08004098
     a2c:	0000000c 	.word	0x0000000c
     a30:	0000000c 	.word	0x0000000c
     a34:	00000820 	.word	0x00000820
     a38:	080040a4 	.word	0x080040a4
     a3c:	0000001c 	.word	0x0000001c
     a40:	0000000c 	.word	0x0000000c
     a44:	00000820 	.word	0x00000820
     a48:	080040c0 	.word	0x080040c0
     a4c:	0000000c 	.word	0x0000000c
     a50:	0000000c 	.word	0x0000000c
     a54:	00000820 	.word	0x00000820
     a58:	080040cc 	.word	0x080040cc
     a5c:	00000008 	.word	0x00000008
     a60:	0000000c 	.word	0x0000000c
     a64:	00000820 	.word	0x00000820
     a68:	080040d4 	.word	0x080040d4
     a6c:	0000001a 	.word	0x0000001a
     a70:	0000000c 	.word	0x0000000c
     a74:	00000820 	.word	0x00000820
     a78:	080040f0 	.word	0x080040f0
     a7c:	00000008 	.word	0x00000008
     a80:	00000014 	.word	0x00000014
     a84:	00000820 	.word	0x00000820
     a88:	080040f8 	.word	0x080040f8
     a8c:	00000058 	.word	0x00000058
     a90:	44040e42 	.word	0x44040e42
     a94:	018e100e 	.word	0x018e100e
     a98:	0000000c 	.word	0x0000000c
     a9c:	ffffffff 	.word	0xffffffff
     aa0:	7c010001 	.word	0x7c010001
     aa4:	000d0c0e 	.word	0x000d0c0e
     aa8:	0000000c 	.word	0x0000000c
     aac:	00000a98 	.word	0x00000a98
     ab0:	08004150 	.word	0x08004150
     ab4:	00000018 	.word	0x00000018
     ab8:	0000000c 	.word	0x0000000c
     abc:	00000a98 	.word	0x00000a98
     ac0:	08004168 	.word	0x08004168
     ac4:	00000018 	.word	0x00000018
     ac8:	0000000c 	.word	0x0000000c
     acc:	00000a98 	.word	0x00000a98
     ad0:	08004180 	.word	0x08004180
     ad4:	00000018 	.word	0x00000018
     ad8:	0000000c 	.word	0x0000000c
     adc:	00000a98 	.word	0x00000a98
     ae0:	08004198 	.word	0x08004198
     ae4:	00000018 	.word	0x00000018
     ae8:	0000000c 	.word	0x0000000c
     aec:	00000a98 	.word	0x00000a98
     af0:	080041b0 	.word	0x080041b0
     af4:	00000010 	.word	0x00000010
     af8:	0000000c 	.word	0x0000000c
     afc:	00000a98 	.word	0x00000a98
     b00:	080041c0 	.word	0x080041c0
     b04:	0000000c 	.word	0x0000000c
     b08:	0000000c 	.word	0x0000000c
     b0c:	00000a98 	.word	0x00000a98
     b10:	080041cc 	.word	0x080041cc
     b14:	0000000c 	.word	0x0000000c
     b18:	0000000c 	.word	0x0000000c
     b1c:	00000a98 	.word	0x00000a98
     b20:	080041d8 	.word	0x080041d8
     b24:	00000010 	.word	0x00000010
     b28:	0000000c 	.word	0x0000000c
     b2c:	00000a98 	.word	0x00000a98
     b30:	080041e8 	.word	0x080041e8
     b34:	00000010 	.word	0x00000010
     b38:	0000000c 	.word	0x0000000c
     b3c:	00000a98 	.word	0x00000a98
     b40:	080041f8 	.word	0x080041f8
     b44:	0000001c 	.word	0x0000001c
     b48:	0000000c 	.word	0x0000000c
     b4c:	00000a98 	.word	0x00000a98
     b50:	08004214 	.word	0x08004214
     b54:	00000020 	.word	0x00000020
     b58:	0000000c 	.word	0x0000000c
     b5c:	00000a98 	.word	0x00000a98
     b60:	08004234 	.word	0x08004234
     b64:	0000000c 	.word	0x0000000c
     b68:	0000000c 	.word	0x0000000c
     b6c:	00000a98 	.word	0x00000a98
     b70:	08004240 	.word	0x08004240
     b74:	0000002c 	.word	0x0000002c
     b78:	00000018 	.word	0x00000018
     b7c:	00000a98 	.word	0x00000a98
     b80:	0800426c 	.word	0x0800426c
     b84:	00000094 	.word	0x00000094
     b88:	44080e42 	.word	0x44080e42
     b8c:	018e100e 	.word	0x018e100e
     b90:	00000284 	.word	0x00000284
     b94:	0000001c 	.word	0x0000001c
     b98:	00000a98 	.word	0x00000a98
     b9c:	08004300 	.word	0x08004300
     ba0:	0000005c 	.word	0x0000005c
     ba4:	8e140e42 	.word	0x8e140e42
     ba8:	86028701 	.word	0x86028701
     bac:	84048503 	.word	0x84048503
     bb0:	180e4605 	.word	0x180e4605
     bb4:	00000018 	.word	0x00000018
     bb8:	00000a98 	.word	0x00000a98
     bbc:	0800435c 	.word	0x0800435c
     bc0:	0000009c 	.word	0x0000009c
     bc4:	8e0c0e42 	.word	0x8e0c0e42
     bc8:	84028501 	.word	0x84028501
     bcc:	100e4403 	.word	0x100e4403
     bd0:	00000014 	.word	0x00000014
     bd4:	00000a98 	.word	0x00000a98
     bd8:	080043f8 	.word	0x080043f8
     bdc:	000000c0 	.word	0x000000c0
     be0:	8e080e42 	.word	0x8e080e42
     be4:	00028401 	.word	0x00028401
     be8:	00000018 	.word	0x00000018
     bec:	00000a98 	.word	0x00000a98
     bf0:	080044b8 	.word	0x080044b8
     bf4:	00000044 	.word	0x00000044
     bf8:	8e100e42 	.word	0x8e100e42
     bfc:	85028601 	.word	0x85028601
     c00:	00048403 	.word	0x00048403
     c04:	00000018 	.word	0x00000018
     c08:	00000a98 	.word	0x00000a98
     c0c:	080044fc 	.word	0x080044fc
     c10:	00000038 	.word	0x00000038
     c14:	8e100e42 	.word	0x8e100e42
     c18:	85028601 	.word	0x85028601
     c1c:	00048403 	.word	0x00048403
     c20:	00000018 	.word	0x00000018
     c24:	00000a98 	.word	0x00000a98
     c28:	08004534 	.word	0x08004534
     c2c:	00000048 	.word	0x00000048
     c30:	8e100e42 	.word	0x8e100e42
     c34:	85028601 	.word	0x85028601
     c38:	00048403 	.word	0x00048403
     c3c:	00000014 	.word	0x00000014
     c40:	00000a98 	.word	0x00000a98
     c44:	0800457c 	.word	0x0800457c
     c48:	00000078 	.word	0x00000078
     c4c:	8e080e42 	.word	0x8e080e42
     c50:	00028401 	.word	0x00028401
     c54:	00000014 	.word	0x00000014
     c58:	00000a98 	.word	0x00000a98
     c5c:	080045f4 	.word	0x080045f4
     c60:	0000003c 	.word	0x0000003c
     c64:	8e080e42 	.word	0x8e080e42
     c68:	00028401 	.word	0x00028401
     c6c:	00000018 	.word	0x00000018
     c70:	00000a98 	.word	0x00000a98
     c74:	08004630 	.word	0x08004630
     c78:	00000048 	.word	0x00000048
     c7c:	8e0c0e42 	.word	0x8e0c0e42
     c80:	84028501 	.word	0x84028501
     c84:	100e4403 	.word	0x100e4403
     c88:	0000000c 	.word	0x0000000c
     c8c:	ffffffff 	.word	0xffffffff
     c90:	7c010001 	.word	0x7c010001
     c94:	000d0c0e 	.word	0x000d0c0e
     c98:	0000001c 	.word	0x0000001c
     c9c:	00000c88 	.word	0x00000c88
     ca0:	08004678 	.word	0x08004678
     ca4:	000000a6 	.word	0x000000a6
     ca8:	8e140e42 	.word	0x8e140e42
     cac:	86028701 	.word	0x86028701
     cb0:	84048503 	.word	0x84048503
     cb4:	200e5a05 	.word	0x200e5a05
     cb8:	0000000c 	.word	0x0000000c
     cbc:	00000c88 	.word	0x00000c88
     cc0:	08004720 	.word	0x08004720
     cc4:	00000010 	.word	0x00000010
     cc8:	0000000c 	.word	0x0000000c
     ccc:	00000c88 	.word	0x00000c88
     cd0:	08004730 	.word	0x08004730
     cd4:	0000000c 	.word	0x0000000c
     cd8:	0000000c 	.word	0x0000000c
     cdc:	00000c88 	.word	0x00000c88
     ce0:	0800473c 	.word	0x0800473c
     ce4:	00000006 	.word	0x00000006
     ce8:	0000000c 	.word	0x0000000c
     cec:	00000c88 	.word	0x00000c88
     cf0:	08004744 	.word	0x08004744
     cf4:	0000000c 	.word	0x0000000c
     cf8:	0000000c 	.word	0x0000000c
     cfc:	00000c88 	.word	0x00000c88
     d00:	08004750 	.word	0x08004750
     d04:	00000006 	.word	0x00000006
     d08:	0000000c 	.word	0x0000000c
     d0c:	00000c88 	.word	0x00000c88
     d10:	08004758 	.word	0x08004758
     d14:	00000004 	.word	0x00000004
     d18:	0000000c 	.word	0x0000000c
     d1c:	00000c88 	.word	0x00000c88
     d20:	0800475c 	.word	0x0800475c
     d24:	00000004 	.word	0x00000004
     d28:	0000000c 	.word	0x0000000c
     d2c:	00000c88 	.word	0x00000c88
     d30:	08004760 	.word	0x08004760
     d34:	0000000a 	.word	0x0000000a
     d38:	0000000c 	.word	0x0000000c
     d3c:	00000c88 	.word	0x00000c88
     d40:	0800476c 	.word	0x0800476c
     d44:	00000004 	.word	0x00000004
     d48:	0000000c 	.word	0x0000000c
     d4c:	00000c88 	.word	0x00000c88
     d50:	08004770 	.word	0x08004770
     d54:	00000010 	.word	0x00000010
     d58:	0000000c 	.word	0x0000000c
     d5c:	00000c88 	.word	0x00000c88
     d60:	08004780 	.word	0x08004780
     d64:	00000020 	.word	0x00000020
     d68:	0000000c 	.word	0x0000000c
     d6c:	00000c88 	.word	0x00000c88
     d70:	080047a0 	.word	0x080047a0
     d74:	0000000c 	.word	0x0000000c
     d78:	00000018 	.word	0x00000018
     d7c:	00000c88 	.word	0x00000c88
     d80:	080047ac 	.word	0x080047ac
     d84:	00000060 	.word	0x00000060
     d88:	8e0c0e42 	.word	0x8e0c0e42
     d8c:	84028501 	.word	0x84028501
     d90:	00000003 	.word	0x00000003
     d94:	00000014 	.word	0x00000014
     d98:	00000c88 	.word	0x00000c88
     d9c:	0800480c 	.word	0x0800480c
     da0:	00000034 	.word	0x00000034
     da4:	8e080e42 	.word	0x8e080e42
     da8:	00028401 	.word	0x00028401
     dac:	00000014 	.word	0x00000014
     db0:	00000c88 	.word	0x00000c88
     db4:	08004840 	.word	0x08004840
     db8:	00000018 	.word	0x00000018
     dbc:	46040e42 	.word	0x46040e42
     dc0:	018e080e 	.word	0x018e080e
     dc4:	00000014 	.word	0x00000014
     dc8:	00000c88 	.word	0x00000c88
     dcc:	08004858 	.word	0x08004858
     dd0:	000000a8 	.word	0x000000a8
     dd4:	44040e42 	.word	0x44040e42
     dd8:	018e100e 	.word	0x018e100e
     ddc:	0000000c 	.word	0x0000000c
     de0:	ffffffff 	.word	0xffffffff
     de4:	7c010001 	.word	0x7c010001
     de8:	000d0c0e 	.word	0x000d0c0e
     dec:	0000000c 	.word	0x0000000c
     df0:	00000ddc 	.word	0x00000ddc
     df4:	08004900 	.word	0x08004900
     df8:	00000034 	.word	0x00000034
     dfc:	0000000c 	.word	0x0000000c
     e00:	00000ddc 	.word	0x00000ddc
     e04:	08004934 	.word	0x08004934
     e08:	00000030 	.word	0x00000030
     e0c:	0000000c 	.word	0x0000000c
     e10:	00000ddc 	.word	0x00000ddc
     e14:	08004964 	.word	0x08004964
     e18:	00000014 	.word	0x00000014
     e1c:	00000018 	.word	0x00000018
     e20:	00000ddc 	.word	0x00000ddc
     e24:	08004978 	.word	0x08004978
     e28:	0000007c 	.word	0x0000007c
     e2c:	8e0c0e42 	.word	0x8e0c0e42
     e30:	84028501 	.word	0x84028501
     e34:	00000003 	.word	0x00000003
     e38:	0000000c 	.word	0x0000000c
     e3c:	00000ddc 	.word	0x00000ddc
     e40:	080049f4 	.word	0x080049f4
     e44:	0000000c 	.word	0x0000000c
     e48:	0000000c 	.word	0x0000000c
     e4c:	00000ddc 	.word	0x00000ddc
     e50:	08004a00 	.word	0x08004a00
     e54:	00000018 	.word	0x00000018
     e58:	0000000c 	.word	0x0000000c
     e5c:	00000ddc 	.word	0x00000ddc
     e60:	08004a18 	.word	0x08004a18
     e64:	00000024 	.word	0x00000024
     e68:	0000000c 	.word	0x0000000c
     e6c:	00000ddc 	.word	0x00000ddc
     e70:	08004a3c 	.word	0x08004a3c
     e74:	0000000c 	.word	0x0000000c
     e78:	0000000c 	.word	0x0000000c
     e7c:	00000ddc 	.word	0x00000ddc
     e80:	08004a48 	.word	0x08004a48
     e84:	00000018 	.word	0x00000018
     e88:	0000000c 	.word	0x0000000c
     e8c:	00000ddc 	.word	0x00000ddc
     e90:	08004a60 	.word	0x08004a60
     e94:	00000010 	.word	0x00000010
     e98:	0000000c 	.word	0x0000000c
     e9c:	00000ddc 	.word	0x00000ddc
     ea0:	08004a70 	.word	0x08004a70
     ea4:	00000024 	.word	0x00000024
     ea8:	0000000c 	.word	0x0000000c
     eac:	00000ddc 	.word	0x00000ddc
     eb0:	08004a94 	.word	0x08004a94
     eb4:	0000000c 	.word	0x0000000c
     eb8:	0000000c 	.word	0x0000000c
     ebc:	00000ddc 	.word	0x00000ddc
     ec0:	08004aa0 	.word	0x08004aa0
     ec4:	00000014 	.word	0x00000014
     ec8:	0000000c 	.word	0x0000000c
     ecc:	00000ddc 	.word	0x00000ddc
     ed0:	08004ab4 	.word	0x08004ab4
     ed4:	00000010 	.word	0x00000010
     ed8:	0000000c 	.word	0x0000000c
     edc:	00000ddc 	.word	0x00000ddc
     ee0:	08004ac4 	.word	0x08004ac4
     ee4:	00000010 	.word	0x00000010
     ee8:	0000000c 	.word	0x0000000c
     eec:	00000ddc 	.word	0x00000ddc
     ef0:	08004ad4 	.word	0x08004ad4
     ef4:	0000001c 	.word	0x0000001c
     ef8:	0000000c 	.word	0x0000000c
     efc:	00000ddc 	.word	0x00000ddc
     f00:	08004af0 	.word	0x08004af0
     f04:	00000028 	.word	0x00000028
     f08:	00000014 	.word	0x00000014
     f0c:	00000ddc 	.word	0x00000ddc
     f10:	08004b18 	.word	0x08004b18
     f14:	00000058 	.word	0x00000058
     f18:	8e080e42 	.word	0x8e080e42
     f1c:	00028401 	.word	0x00028401
     f20:	0000000c 	.word	0x0000000c
     f24:	00000ddc 	.word	0x00000ddc
     f28:	08004b70 	.word	0x08004b70
     f2c:	00000020 	.word	0x00000020
     f30:	0000000c 	.word	0x0000000c
     f34:	00000ddc 	.word	0x00000ddc
     f38:	08004b90 	.word	0x08004b90
     f3c:	00000018 	.word	0x00000018
     f40:	0000000c 	.word	0x0000000c
     f44:	00000ddc 	.word	0x00000ddc
     f48:	08004ba8 	.word	0x08004ba8
     f4c:	00000018 	.word	0x00000018
     f50:	0000000c 	.word	0x0000000c
     f54:	00000ddc 	.word	0x00000ddc
     f58:	08004bc0 	.word	0x08004bc0
     f5c:	00000020 	.word	0x00000020
     f60:	0000000c 	.word	0x0000000c
     f64:	00000ddc 	.word	0x00000ddc
     f68:	08004be0 	.word	0x08004be0
     f6c:	00000044 	.word	0x00000044
     f70:	0000000c 	.word	0x0000000c
     f74:	00000ddc 	.word	0x00000ddc
     f78:	08004c24 	.word	0x08004c24
     f7c:	00000014 	.word	0x00000014
     f80:	00000014 	.word	0x00000014
     f84:	00000ddc 	.word	0x00000ddc
     f88:	08004c38 	.word	0x08004c38
     f8c:	0000000c 	.word	0x0000000c
     f90:	42040e42 	.word	0x42040e42
     f94:	018e080e 	.word	0x018e080e
     f98:	00000014 	.word	0x00000014
     f9c:	00000ddc 	.word	0x00000ddc
     fa0:	08004c44 	.word	0x08004c44
     fa4:	0000000e 	.word	0x0000000e
     fa8:	44040e42 	.word	0x44040e42
     fac:	018e080e 	.word	0x018e080e
     fb0:	00000014 	.word	0x00000014
     fb4:	00000ddc 	.word	0x00000ddc
     fb8:	08004c54 	.word	0x08004c54
     fbc:	0000000c 	.word	0x0000000c
     fc0:	42040e42 	.word	0x42040e42
     fc4:	018e080e 	.word	0x018e080e
     fc8:	00000014 	.word	0x00000014
     fcc:	00000ddc 	.word	0x00000ddc
     fd0:	08004c60 	.word	0x08004c60
     fd4:	0000000c 	.word	0x0000000c
     fd8:	42040e42 	.word	0x42040e42
     fdc:	018e080e 	.word	0x018e080e
     fe0:	00000014 	.word	0x00000014
     fe4:	00000ddc 	.word	0x00000ddc
     fe8:	08004c6c 	.word	0x08004c6c
     fec:	0000000c 	.word	0x0000000c
     ff0:	42040e42 	.word	0x42040e42
     ff4:	018e080e 	.word	0x018e080e
     ff8:	00000014 	.word	0x00000014
     ffc:	00000ddc 	.word	0x00000ddc
    1000:	08004c78 	.word	0x08004c78
    1004:	0000000c 	.word	0x0000000c
    1008:	42040e42 	.word	0x42040e42
    100c:	018e080e 	.word	0x018e080e
    1010:	0000000c 	.word	0x0000000c
    1014:	ffffffff 	.word	0xffffffff
    1018:	7c010001 	.word	0x7c010001
    101c:	000d0c0e 	.word	0x000d0c0e
    1020:	0000000c 	.word	0x0000000c
    1024:	00001010 	.word	0x00001010
    1028:	08004c84 	.word	0x08004c84
    102c:	0000000c 	.word	0x0000000c
    1030:	0000000c 	.word	0x0000000c
    1034:	00001010 	.word	0x00001010
    1038:	08004c90 	.word	0x08004c90
    103c:	0000000c 	.word	0x0000000c
    1040:	0000000c 	.word	0x0000000c
    1044:	00001010 	.word	0x00001010
    1048:	08004c9c 	.word	0x08004c9c
    104c:	00000014 	.word	0x00000014
    1050:	0000000c 	.word	0x0000000c
    1054:	00001010 	.word	0x00001010
    1058:	08004cb0 	.word	0x08004cb0
    105c:	0000000c 	.word	0x0000000c
    1060:	0000000c 	.word	0x0000000c
    1064:	00001010 	.word	0x00001010
    1068:	08004cbc 	.word	0x08004cbc
    106c:	00000014 	.word	0x00000014
    1070:	0000000c 	.word	0x0000000c
    1074:	00001010 	.word	0x00001010
    1078:	08004cd0 	.word	0x08004cd0
    107c:	00000010 	.word	0x00000010
    1080:	00000014 	.word	0x00000014
    1084:	00001010 	.word	0x00001010
    1088:	08004ce0 	.word	0x08004ce0
    108c:	00000034 	.word	0x00000034
    1090:	44040e44 	.word	0x44040e44
    1094:	018e080e 	.word	0x018e080e
    1098:	00000014 	.word	0x00000014
    109c:	00001010 	.word	0x00001010
    10a0:	08004d14 	.word	0x08004d14
    10a4:	00000038 	.word	0x00000038
    10a8:	44040e44 	.word	0x44040e44
    10ac:	018e080e 	.word	0x018e080e
    10b0:	00000014 	.word	0x00000014
    10b4:	00001010 	.word	0x00001010
    10b8:	08004d4c 	.word	0x08004d4c
    10bc:	00000018 	.word	0x00000018
    10c0:	8e080e42 	.word	0x8e080e42
    10c4:	00028401 	.word	0x00028401
    10c8:	0000000c 	.word	0x0000000c
    10cc:	ffffffff 	.word	0xffffffff
    10d0:	7c010001 	.word	0x7c010001
    10d4:	000d0c0e 	.word	0x000d0c0e
    10d8:	0000000c 	.word	0x0000000c
    10dc:	000010c8 	.word	0x000010c8
    10e0:	08004d64 	.word	0x08004d64
    10e4:	00000040 	.word	0x00000040
    10e8:	0000000c 	.word	0x0000000c
    10ec:	000010c8 	.word	0x000010c8
    10f0:	08004da4 	.word	0x08004da4
    10f4:	00000034 	.word	0x00000034
    10f8:	00000010 	.word	0x00000010
    10fc:	000010c8 	.word	0x000010c8
    1100:	08004dd8 	.word	0x08004dd8
    1104:	00000030 	.word	0x00000030
    1108:	00080e42 	.word	0x00080e42
    110c:	0000000c 	.word	0x0000000c
    1110:	000010c8 	.word	0x000010c8
    1114:	08004e08 	.word	0x08004e08
    1118:	00000014 	.word	0x00000014
    111c:	0000000c 	.word	0x0000000c
    1120:	000010c8 	.word	0x000010c8
    1124:	08004e1c 	.word	0x08004e1c
    1128:	0000000c 	.word	0x0000000c
    112c:	0000000c 	.word	0x0000000c
    1130:	000010c8 	.word	0x000010c8
    1134:	08004e28 	.word	0x08004e28
    1138:	00000014 	.word	0x00000014
    113c:	0000000c 	.word	0x0000000c
    1140:	000010c8 	.word	0x000010c8
    1144:	08004e3c 	.word	0x08004e3c
    1148:	0000000c 	.word	0x0000000c
    114c:	0000000c 	.word	0x0000000c
    1150:	000010c8 	.word	0x000010c8
    1154:	08004e48 	.word	0x08004e48
    1158:	00000014 	.word	0x00000014
    115c:	0000000c 	.word	0x0000000c
    1160:	000010c8 	.word	0x000010c8
    1164:	08004e5c 	.word	0x08004e5c
    1168:	00000010 	.word	0x00000010
    116c:	0000000c 	.word	0x0000000c
    1170:	000010c8 	.word	0x000010c8
    1174:	08004e6c 	.word	0x08004e6c
    1178:	00000014 	.word	0x00000014
    117c:	0000000c 	.word	0x0000000c
    1180:	000010c8 	.word	0x000010c8
    1184:	08004e80 	.word	0x08004e80
    1188:	00000014 	.word	0x00000014
    118c:	0000000c 	.word	0x0000000c
    1190:	000010c8 	.word	0x000010c8
    1194:	08004e94 	.word	0x08004e94
    1198:	00000014 	.word	0x00000014
    119c:	0000000c 	.word	0x0000000c
    11a0:	000010c8 	.word	0x000010c8
    11a4:	08004ea8 	.word	0x08004ea8
    11a8:	0000001c 	.word	0x0000001c
    11ac:	0000000c 	.word	0x0000000c
    11b0:	000010c8 	.word	0x000010c8
    11b4:	08004ec4 	.word	0x08004ec4
    11b8:	0000000c 	.word	0x0000000c
    11bc:	0000000c 	.word	0x0000000c
    11c0:	000010c8 	.word	0x000010c8
    11c4:	08004ed0 	.word	0x08004ed0
    11c8:	00000014 	.word	0x00000014
    11cc:	0000000c 	.word	0x0000000c
    11d0:	000010c8 	.word	0x000010c8
    11d4:	08004ee4 	.word	0x08004ee4
    11d8:	00000020 	.word	0x00000020
    11dc:	0000000c 	.word	0x0000000c
    11e0:	000010c8 	.word	0x000010c8
    11e4:	08004f04 	.word	0x08004f04
    11e8:	0000000c 	.word	0x0000000c
    11ec:	0000000c 	.word	0x0000000c
    11f0:	000010c8 	.word	0x000010c8
    11f4:	08004f10 	.word	0x08004f10
    11f8:	00000010 	.word	0x00000010
    11fc:	0000000c 	.word	0x0000000c
    1200:	000010c8 	.word	0x000010c8
    1204:	08004f20 	.word	0x08004f20
    1208:	0000000c 	.word	0x0000000c
    120c:	0000000c 	.word	0x0000000c
    1210:	000010c8 	.word	0x000010c8
    1214:	08004f2c 	.word	0x08004f2c
    1218:	000000b8 	.word	0x000000b8
    121c:	0000000c 	.word	0x0000000c
    1220:	000010c8 	.word	0x000010c8
    1224:	08004fe4 	.word	0x08004fe4
    1228:	0000001c 	.word	0x0000001c
    122c:	0000000c 	.word	0x0000000c
    1230:	000010c8 	.word	0x000010c8
    1234:	08005000 	.word	0x08005000
    1238:	0000001c 	.word	0x0000001c
    123c:	0000000c 	.word	0x0000000c
    1240:	000010c8 	.word	0x000010c8
    1244:	0800501c 	.word	0x0800501c
    1248:	0000001c 	.word	0x0000001c
    124c:	0000000c 	.word	0x0000000c
    1250:	000010c8 	.word	0x000010c8
    1254:	08005038 	.word	0x08005038
    1258:	0000001c 	.word	0x0000001c
    125c:	0000000c 	.word	0x0000000c
    1260:	000010c8 	.word	0x000010c8
    1264:	08005054 	.word	0x08005054
    1268:	0000001c 	.word	0x0000001c
    126c:	0000000c 	.word	0x0000000c
    1270:	000010c8 	.word	0x000010c8
    1274:	08005070 	.word	0x08005070
    1278:	0000000c 	.word	0x0000000c
    127c:	0000000c 	.word	0x0000000c
    1280:	000010c8 	.word	0x000010c8
    1284:	0800507c 	.word	0x0800507c
    1288:	0000000c 	.word	0x0000000c
    128c:	0000000c 	.word	0x0000000c
    1290:	000010c8 	.word	0x000010c8
    1294:	08005088 	.word	0x08005088
    1298:	0000000c 	.word	0x0000000c
    129c:	0000000c 	.word	0x0000000c
    12a0:	000010c8 	.word	0x000010c8
    12a4:	08005094 	.word	0x08005094
    12a8:	00000044 	.word	0x00000044
    12ac:	0000000c 	.word	0x0000000c
    12b0:	000010c8 	.word	0x000010c8
    12b4:	080050d8 	.word	0x080050d8
    12b8:	00000010 	.word	0x00000010
    12bc:	0000000c 	.word	0x0000000c
    12c0:	000010c8 	.word	0x000010c8
    12c4:	080050e8 	.word	0x080050e8
    12c8:	00000014 	.word	0x00000014
    12cc:	0000000c 	.word	0x0000000c
    12d0:	000010c8 	.word	0x000010c8
    12d4:	080050fc 	.word	0x080050fc
    12d8:	0000000c 	.word	0x0000000c
    12dc:	0000000c 	.word	0x0000000c
    12e0:	ffffffff 	.word	0xffffffff
    12e4:	7c010001 	.word	0x7c010001
    12e8:	000d0c0e 	.word	0x000d0c0e
    12ec:	0000000c 	.word	0x0000000c
    12f0:	000012dc 	.word	0x000012dc
    12f4:	08005108 	.word	0x08005108
    12f8:	0000001c 	.word	0x0000001c
    12fc:	0000000c 	.word	0x0000000c
    1300:	000012dc 	.word	0x000012dc
    1304:	08005124 	.word	0x08005124
    1308:	0000000c 	.word	0x0000000c
    130c:	0000000c 	.word	0x0000000c
    1310:	000012dc 	.word	0x000012dc
    1314:	08005130 	.word	0x08005130
    1318:	0000002c 	.word	0x0000002c
    131c:	0000000c 	.word	0x0000000c
    1320:	000012dc 	.word	0x000012dc
    1324:	0800515c 	.word	0x0800515c
    1328:	0000001c 	.word	0x0000001c
    132c:	0000000c 	.word	0x0000000c
    1330:	000012dc 	.word	0x000012dc
    1334:	08005178 	.word	0x08005178
    1338:	0000000c 	.word	0x0000000c
    133c:	0000000c 	.word	0x0000000c
    1340:	000012dc 	.word	0x000012dc
    1344:	08005184 	.word	0x08005184
    1348:	00000028 	.word	0x00000028
    134c:	0000000c 	.word	0x0000000c
    1350:	ffffffff 	.word	0xffffffff
    1354:	7c010001 	.word	0x7c010001
    1358:	000d0c0e 	.word	0x000d0c0e
    135c:	00000010 	.word	0x00000010
    1360:	0000134c 	.word	0x0000134c
    1364:	080051ac 	.word	0x080051ac
    1368:	00000054 	.word	0x00000054
    136c:	00080e44 	.word	0x00080e44
    1370:	0000001c 	.word	0x0000001c
    1374:	0000134c 	.word	0x0000134c
    1378:	08005200 	.word	0x08005200
    137c:	000000b0 	.word	0x000000b0
    1380:	8e140e54 	.word	0x8e140e54
    1384:	86028701 	.word	0x86028701
    1388:	84048503 	.word	0x84048503
    138c:	200e7605 	.word	0x200e7605
    1390:	00000020 	.word	0x00000020
    1394:	0000134c 	.word	0x0000134c
    1398:	080052b0 	.word	0x080052b0
    139c:	000000b8 	.word	0x000000b8
    13a0:	8e140e44 	.word	0x8e140e44
    13a4:	86028701 	.word	0x86028701
    13a8:	84048503 	.word	0x84048503
    13ac:	0e400205 	.word	0x0e400205
    13b0:	00000020 	.word	0x00000020
    13b4:	00000020 	.word	0x00000020
    13b8:	0000134c 	.word	0x0000134c
    13bc:	08005368 	.word	0x08005368
    13c0:	000000b4 	.word	0x000000b4
    13c4:	8e140e44 	.word	0x8e140e44
    13c8:	86028701 	.word	0x86028701
    13cc:	84048503 	.word	0x84048503
    13d0:	0e400205 	.word	0x0e400205
    13d4:	00000020 	.word	0x00000020
    13d8:	0000001c 	.word	0x0000001c
    13dc:	0000134c 	.word	0x0000134c
    13e0:	0800541c 	.word	0x0800541c
    13e4:	00000094 	.word	0x00000094
    13e8:	4e140e44 	.word	0x4e140e44
    13ec:	018e280e 	.word	0x018e280e
    13f0:	03860287 	.word	0x03860287
    13f4:	05840485 	.word	0x05840485
    13f8:	00000018 	.word	0x00000018
    13fc:	0000134c 	.word	0x0000134c
    1400:	080054b0 	.word	0x080054b0
    1404:	0000016c 	.word	0x0000016c
    1408:	8e0c0e44 	.word	0x8e0c0e44
    140c:	84028501 	.word	0x84028501
    1410:	00000003 	.word	0x00000003
    1414:	0000001c 	.word	0x0000001c
    1418:	0000134c 	.word	0x0000134c
    141c:	0800561c 	.word	0x0800561c
    1420:	0000015a 	.word	0x0000015a
    1424:	8e140e44 	.word	0x8e140e44
    1428:	86028701 	.word	0x86028701
    142c:	84048503 	.word	0x84048503
    1430:	00000005 	.word	0x00000005
    1434:	0000000c 	.word	0x0000000c
    1438:	0000134c 	.word	0x0000134c
    143c:	08005778 	.word	0x08005778
    1440:	00000022 	.word	0x00000022
    1444:	0000000c 	.word	0x0000000c
    1448:	0000134c 	.word	0x0000134c
    144c:	0800579c 	.word	0x0800579c
    1450:	00000016 	.word	0x00000016
    1454:	0000000c 	.word	0x0000000c
    1458:	0000134c 	.word	0x0000134c
    145c:	080057b4 	.word	0x080057b4
    1460:	00000016 	.word	0x00000016
    1464:	0000000c 	.word	0x0000000c
    1468:	0000134c 	.word	0x0000134c
    146c:	080057cc 	.word	0x080057cc
    1470:	00000018 	.word	0x00000018
    1474:	0000000c 	.word	0x0000000c
    1478:	0000134c 	.word	0x0000134c
    147c:	080057e4 	.word	0x080057e4
    1480:	00000014 	.word	0x00000014
    1484:	0000000c 	.word	0x0000000c
    1488:	0000134c 	.word	0x0000134c
    148c:	080057f8 	.word	0x080057f8
    1490:	0000001a 	.word	0x0000001a
    1494:	0000000c 	.word	0x0000000c
    1498:	0000134c 	.word	0x0000134c
    149c:	08005814 	.word	0x08005814
    14a0:	0000001c 	.word	0x0000001c
    14a4:	0000000c 	.word	0x0000000c
    14a8:	0000134c 	.word	0x0000134c
    14ac:	08005830 	.word	0x08005830
    14b0:	00000018 	.word	0x00000018
    14b4:	0000000c 	.word	0x0000000c
    14b8:	0000134c 	.word	0x0000134c
    14bc:	08005848 	.word	0x08005848
    14c0:	00000004 	.word	0x00000004
    14c4:	0000000c 	.word	0x0000000c
    14c8:	0000134c 	.word	0x0000134c
    14cc:	0800584c 	.word	0x0800584c
    14d0:	00000008 	.word	0x00000008
    14d4:	0000000c 	.word	0x0000000c
    14d8:	0000134c 	.word	0x0000134c
    14dc:	08005854 	.word	0x08005854
    14e0:	00000018 	.word	0x00000018
    14e4:	0000000c 	.word	0x0000000c
    14e8:	0000134c 	.word	0x0000134c
    14ec:	0800586c 	.word	0x0800586c
    14f0:	0000000e 	.word	0x0000000e
    14f4:	0000000c 	.word	0x0000000c
    14f8:	0000134c 	.word	0x0000134c
    14fc:	0800587c 	.word	0x0800587c
    1500:	0000001a 	.word	0x0000001a
    1504:	00000014 	.word	0x00000014
    1508:	0000134c 	.word	0x0000134c
    150c:	08005898 	.word	0x08005898
    1510:	00000092 	.word	0x00000092
    1514:	8e080e42 	.word	0x8e080e42
    1518:	00028401 	.word	0x00028401
    151c:	0000000c 	.word	0x0000000c
    1520:	0000134c 	.word	0x0000134c
    1524:	0800592c 	.word	0x0800592c
    1528:	00000028 	.word	0x00000028
    152c:	0000000c 	.word	0x0000000c
    1530:	0000134c 	.word	0x0000134c
    1534:	08005954 	.word	0x08005954
    1538:	00000022 	.word	0x00000022
    153c:	0000000c 	.word	0x0000000c
    1540:	0000134c 	.word	0x0000134c
    1544:	08005978 	.word	0x08005978
    1548:	00000018 	.word	0x00000018
    154c:	0000000c 	.word	0x0000000c
    1550:	0000134c 	.word	0x0000134c
    1554:	08005990 	.word	0x08005990
    1558:	00000006 	.word	0x00000006
    155c:	0000000c 	.word	0x0000000c
    1560:	0000134c 	.word	0x0000134c
    1564:	08005998 	.word	0x08005998
    1568:	00000010 	.word	0x00000010
    156c:	0000000c 	.word	0x0000000c
    1570:	0000134c 	.word	0x0000134c
    1574:	080059a8 	.word	0x080059a8
    1578:	00000010 	.word	0x00000010
    157c:	00000018 	.word	0x00000018
    1580:	0000134c 	.word	0x0000134c
    1584:	080059b8 	.word	0x080059b8
    1588:	00000046 	.word	0x00000046
    158c:	8e0c0e46 	.word	0x8e0c0e46
    1590:	84028501 	.word	0x84028501
    1594:	00000003 	.word	0x00000003
    1598:	0000000c 	.word	0x0000000c
    159c:	0000134c 	.word	0x0000134c
    15a0:	08005a00 	.word	0x08005a00
    15a4:	00000010 	.word	0x00000010
    15a8:	0000000c 	.word	0x0000000c
    15ac:	0000134c 	.word	0x0000134c
    15b0:	08005a10 	.word	0x08005a10
    15b4:	00000014 	.word	0x00000014
    15b8:	0000000c 	.word	0x0000000c
    15bc:	0000134c 	.word	0x0000134c
    15c0:	08005a24 	.word	0x08005a24
    15c4:	00000010 	.word	0x00000010
    15c8:	0000000c 	.word	0x0000000c
    15cc:	0000134c 	.word	0x0000134c
    15d0:	08005a34 	.word	0x08005a34
    15d4:	00000014 	.word	0x00000014
    15d8:	0000000c 	.word	0x0000000c
    15dc:	0000134c 	.word	0x0000134c
    15e0:	08005a48 	.word	0x08005a48
    15e4:	0000001a 	.word	0x0000001a
    15e8:	0000000c 	.word	0x0000000c
    15ec:	0000134c 	.word	0x0000134c
    15f0:	08005a64 	.word	0x08005a64
    15f4:	0000001a 	.word	0x0000001a
    15f8:	0000000c 	.word	0x0000000c
    15fc:	0000134c 	.word	0x0000134c
    1600:	08005a80 	.word	0x08005a80
    1604:	0000001a 	.word	0x0000001a
    1608:	0000000c 	.word	0x0000000c
    160c:	0000134c 	.word	0x0000134c
    1610:	08005a9c 	.word	0x08005a9c
    1614:	0000001a 	.word	0x0000001a
    1618:	0000000c 	.word	0x0000000c
    161c:	0000134c 	.word	0x0000134c
    1620:	08005ab8 	.word	0x08005ab8
    1624:	00000010 	.word	0x00000010
    1628:	0000000c 	.word	0x0000000c
    162c:	0000134c 	.word	0x0000134c
    1630:	08005ac8 	.word	0x08005ac8
    1634:	00000014 	.word	0x00000014
    1638:	0000000c 	.word	0x0000000c
    163c:	0000134c 	.word	0x0000134c
    1640:	08005adc 	.word	0x08005adc
    1644:	00000010 	.word	0x00000010
    1648:	0000000c 	.word	0x0000000c
    164c:	0000134c 	.word	0x0000134c
    1650:	08005aec 	.word	0x08005aec
    1654:	00000014 	.word	0x00000014
    1658:	0000000c 	.word	0x0000000c
    165c:	0000134c 	.word	0x0000134c
    1660:	08005b00 	.word	0x08005b00
    1664:	00000010 	.word	0x00000010
    1668:	0000000c 	.word	0x0000000c
    166c:	0000134c 	.word	0x0000134c
    1670:	08005b10 	.word	0x08005b10
    1674:	00000014 	.word	0x00000014
    1678:	0000000c 	.word	0x0000000c
    167c:	0000134c 	.word	0x0000134c
    1680:	08005b24 	.word	0x08005b24
    1684:	00000010 	.word	0x00000010
    1688:	0000000c 	.word	0x0000000c
    168c:	0000134c 	.word	0x0000134c
    1690:	08005b34 	.word	0x08005b34
    1694:	00000014 	.word	0x00000014
    1698:	0000000c 	.word	0x0000000c
    169c:	0000134c 	.word	0x0000134c
    16a0:	08005b48 	.word	0x08005b48
    16a4:	00000010 	.word	0x00000010
    16a8:	0000000c 	.word	0x0000000c
    16ac:	0000134c 	.word	0x0000134c
    16b0:	08005b58 	.word	0x08005b58
    16b4:	00000010 	.word	0x00000010
    16b8:	0000000c 	.word	0x0000000c
    16bc:	0000134c 	.word	0x0000134c
    16c0:	08005b68 	.word	0x08005b68
    16c4:	00000010 	.word	0x00000010
    16c8:	0000000c 	.word	0x0000000c
    16cc:	0000134c 	.word	0x0000134c
    16d0:	08005b78 	.word	0x08005b78
    16d4:	00000010 	.word	0x00000010
    16d8:	0000000c 	.word	0x0000000c
    16dc:	0000134c 	.word	0x0000134c
    16e0:	08005b88 	.word	0x08005b88
    16e4:	00000010 	.word	0x00000010
    16e8:	0000000c 	.word	0x0000000c
    16ec:	0000134c 	.word	0x0000134c
    16f0:	08005b98 	.word	0x08005b98
    16f4:	00000010 	.word	0x00000010
    16f8:	0000000c 	.word	0x0000000c
    16fc:	0000134c 	.word	0x0000134c
    1700:	08005ba8 	.word	0x08005ba8
    1704:	00000014 	.word	0x00000014
    1708:	0000000c 	.word	0x0000000c
    170c:	0000134c 	.word	0x0000134c
    1710:	08005bbc 	.word	0x08005bbc
    1714:	00000014 	.word	0x00000014
    1718:	0000000c 	.word	0x0000000c
    171c:	0000134c 	.word	0x0000134c
    1720:	08005bd0 	.word	0x08005bd0
    1724:	00000014 	.word	0x00000014
    1728:	0000000c 	.word	0x0000000c
    172c:	0000134c 	.word	0x0000134c
    1730:	08005be4 	.word	0x08005be4
    1734:	00000014 	.word	0x00000014
    1738:	0000000c 	.word	0x0000000c
    173c:	0000134c 	.word	0x0000134c
    1740:	08005bf8 	.word	0x08005bf8
    1744:	00000014 	.word	0x00000014
    1748:	0000000c 	.word	0x0000000c
    174c:	0000134c 	.word	0x0000134c
    1750:	08005c0c 	.word	0x08005c0c
    1754:	00000020 	.word	0x00000020
    1758:	0000000c 	.word	0x0000000c
    175c:	0000134c 	.word	0x0000134c
    1760:	08005c2c 	.word	0x08005c2c
    1764:	00000020 	.word	0x00000020
    1768:	00000010 	.word	0x00000010
    176c:	0000134c 	.word	0x0000134c
    1770:	08005c4c 	.word	0x08005c4c
    1774:	00000068 	.word	0x00000068
    1778:	00080e4a 	.word	0x00080e4a
    177c:	0000000c 	.word	0x0000000c
    1780:	0000134c 	.word	0x0000134c
    1784:	08005cb4 	.word	0x08005cb4
    1788:	0000001a 	.word	0x0000001a
    178c:	0000000c 	.word	0x0000000c
    1790:	0000134c 	.word	0x0000134c
    1794:	08005cd0 	.word	0x08005cd0
    1798:	0000001a 	.word	0x0000001a
    179c:	0000000c 	.word	0x0000000c
    17a0:	0000134c 	.word	0x0000134c
    17a4:	08005cec 	.word	0x08005cec
    17a8:	0000001a 	.word	0x0000001a
    17ac:	0000000c 	.word	0x0000000c
    17b0:	0000134c 	.word	0x0000134c
    17b4:	08005d08 	.word	0x08005d08
    17b8:	00000016 	.word	0x00000016
    17bc:	0000000c 	.word	0x0000000c
    17c0:	0000134c 	.word	0x0000134c
    17c4:	08005d20 	.word	0x08005d20
    17c8:	00000016 	.word	0x00000016
    17cc:	0000000c 	.word	0x0000000c
    17d0:	0000134c 	.word	0x0000134c
    17d4:	08005d38 	.word	0x08005d38
    17d8:	00000016 	.word	0x00000016
    17dc:	0000000c 	.word	0x0000000c
    17e0:	0000134c 	.word	0x0000134c
    17e4:	08005d50 	.word	0x08005d50
    17e8:	00000016 	.word	0x00000016
    17ec:	0000000c 	.word	0x0000000c
    17f0:	0000134c 	.word	0x0000134c
    17f4:	08005d68 	.word	0x08005d68
    17f8:	00000004 	.word	0x00000004
    17fc:	0000000c 	.word	0x0000000c
    1800:	0000134c 	.word	0x0000134c
    1804:	08005d6c 	.word	0x08005d6c
    1808:	00000004 	.word	0x00000004
    180c:	0000000c 	.word	0x0000000c
    1810:	0000134c 	.word	0x0000134c
    1814:	08005d70 	.word	0x08005d70
    1818:	00000004 	.word	0x00000004
    181c:	0000000c 	.word	0x0000000c
    1820:	0000134c 	.word	0x0000134c
    1824:	08005d74 	.word	0x08005d74
    1828:	00000004 	.word	0x00000004
    182c:	0000000c 	.word	0x0000000c
    1830:	0000134c 	.word	0x0000134c
    1834:	08005d78 	.word	0x08005d78
    1838:	00000004 	.word	0x00000004
    183c:	0000000c 	.word	0x0000000c
    1840:	0000134c 	.word	0x0000134c
    1844:	08005d7c 	.word	0x08005d7c
    1848:	00000006 	.word	0x00000006
    184c:	0000000c 	.word	0x0000000c
    1850:	0000134c 	.word	0x0000134c
    1854:	08005d84 	.word	0x08005d84
    1858:	00000016 	.word	0x00000016
    185c:	0000000c 	.word	0x0000000c
    1860:	0000134c 	.word	0x0000134c
    1864:	08005d9c 	.word	0x08005d9c
    1868:	0000001a 	.word	0x0000001a
    186c:	0000000c 	.word	0x0000000c
    1870:	0000134c 	.word	0x0000134c
    1874:	08005db8 	.word	0x08005db8
    1878:	00000016 	.word	0x00000016
    187c:	0000000c 	.word	0x0000000c
    1880:	0000134c 	.word	0x0000134c
    1884:	08005dd0 	.word	0x08005dd0
    1888:	0000001a 	.word	0x0000001a
    188c:	0000000c 	.word	0x0000000c
    1890:	0000134c 	.word	0x0000134c
    1894:	08005dec 	.word	0x08005dec
    1898:	00000010 	.word	0x00000010
    189c:	0000000c 	.word	0x0000000c
    18a0:	0000134c 	.word	0x0000134c
    18a4:	08005dfc 	.word	0x08005dfc
    18a8:	00000006 	.word	0x00000006
    18ac:	0000000c 	.word	0x0000000c
    18b0:	0000134c 	.word	0x0000134c
    18b4:	08005e04 	.word	0x08005e04
    18b8:	00000006 	.word	0x00000006
    18bc:	0000000c 	.word	0x0000000c
    18c0:	0000134c 	.word	0x0000134c
    18c4:	08005e0c 	.word	0x08005e0c
    18c8:	00000006 	.word	0x00000006
    18cc:	0000000c 	.word	0x0000000c
    18d0:	0000134c 	.word	0x0000134c
    18d4:	08005e14 	.word	0x08005e14
    18d8:	00000008 	.word	0x00000008
    18dc:	0000000c 	.word	0x0000000c
    18e0:	0000134c 	.word	0x0000134c
    18e4:	08005e1c 	.word	0x08005e1c
    18e8:	00000006 	.word	0x00000006
    18ec:	0000000c 	.word	0x0000000c
    18f0:	0000134c 	.word	0x0000134c
    18f4:	08005e24 	.word	0x08005e24
    18f8:	00000006 	.word	0x00000006
    18fc:	0000000c 	.word	0x0000000c
    1900:	0000134c 	.word	0x0000134c
    1904:	08005e2c 	.word	0x08005e2c
    1908:	0000000c 	.word	0x0000000c
    190c:	0000000c 	.word	0x0000000c
    1910:	0000134c 	.word	0x0000134c
    1914:	08005e38 	.word	0x08005e38
    1918:	0000000a 	.word	0x0000000a
    191c:	0000000c 	.word	0x0000000c
    1920:	0000134c 	.word	0x0000134c
    1924:	08005e44 	.word	0x08005e44
    1928:	00000018 	.word	0x00000018
    192c:	000c      	.short	0x000c
    192e:	00          	.byte	0x00
    192f:	00          	.byte	0x00
    1930:	0000134c 	.word	0x0000134c
    1934:	08005e5c 	.word	0x08005e5c
    1938:	0000000a 	.word	0x0000000a
    193c:	00000014 	.word	0x00000014
    1940:	0000134c 	.word	0x0000134c
    1944:	08005e68 	.word	0x08005e68
    1948:	000000cc 	.word	0x000000cc
    194c:	44040e42 	.word	0x44040e42
    1950:	018e100e 	.word	0x018e100e
    1954:	0000000c 	.word	0x0000000c
    1958:	ffffffff 	.word	0xffffffff
    195c:	7c010001 	.word	0x7c010001
    1960:	000d0c0e 	.word	0x000d0c0e
    1964:	0000000c 	.word	0x0000000c
    1968:	00001954 	.word	0x00001954
    196c:	08005f34 	.word	0x08005f34
    1970:	0000001e 	.word	0x0000001e
    1974:	0000000c 	.word	0x0000000c
    1978:	00001954 	.word	0x00001954
    197c:	08005f54 	.word	0x08005f54
    1980:	00000028 	.word	0x00000028
    1984:	0000000c 	.word	0x0000000c
    1988:	00001954 	.word	0x00001954
    198c:	08005f7c 	.word	0x08005f7c
    1990:	0000000e 	.word	0x0000000e
    1994:	0000000c 	.word	0x0000000c
    1998:	00001954 	.word	0x00001954
    199c:	08005f8c 	.word	0x08005f8c
    19a0:	0000001a 	.word	0x0000001a
    19a4:	00000010 	.word	0x00000010
    19a8:	00001954 	.word	0x00001954
    19ac:	08005fa8 	.word	0x08005fa8
    19b0:	0000003e 	.word	0x0000003e
    19b4:	00080e4e 	.word	0x00080e4e
    19b8:	0000000c 	.word	0x0000000c
    19bc:	00001954 	.word	0x00001954
    19c0:	08005fe8 	.word	0x08005fe8
    19c4:	00000018 	.word	0x00000018
    19c8:	0000000c 	.word	0x0000000c
    19cc:	00001954 	.word	0x00001954
    19d0:	08006000 	.word	0x08006000
    19d4:	00000016 	.word	0x00000016
    19d8:	0000000c 	.word	0x0000000c
    19dc:	00001954 	.word	0x00001954
    19e0:	08006018 	.word	0x08006018
    19e4:	00000016 	.word	0x00000016
    19e8:	0000000c 	.word	0x0000000c
    19ec:	00001954 	.word	0x00001954
    19f0:	08006030 	.word	0x08006030
    19f4:	0000001a 	.word	0x0000001a
    19f8:	0000000c 	.word	0x0000000c
    19fc:	00001954 	.word	0x00001954
    1a00:	0800604c 	.word	0x0800604c
    1a04:	00000016 	.word	0x00000016
    1a08:	0000000c 	.word	0x0000000c
    1a0c:	00001954 	.word	0x00001954
    1a10:	08006064 	.word	0x08006064
    1a14:	0000001a 	.word	0x0000001a
    1a18:	0000000c 	.word	0x0000000c
    1a1c:	00001954 	.word	0x00001954
    1a20:	08006080 	.word	0x08006080
    1a24:	00000008 	.word	0x00000008
    1a28:	0000000c 	.word	0x0000000c
    1a2c:	00001954 	.word	0x00001954
    1a30:	08006088 	.word	0x08006088
    1a34:	00000008 	.word	0x00000008
    1a38:	0000000c 	.word	0x0000000c
    1a3c:	00001954 	.word	0x00001954
    1a40:	08006090 	.word	0x08006090
    1a44:	0000000c 	.word	0x0000000c
    1a48:	0000000c 	.word	0x0000000c
    1a4c:	00001954 	.word	0x00001954
    1a50:	0800609c 	.word	0x0800609c
    1a54:	00000012 	.word	0x00000012
    1a58:	0000000c 	.word	0x0000000c
    1a5c:	00001954 	.word	0x00001954
    1a60:	080060b0 	.word	0x080060b0
    1a64:	00000012 	.word	0x00000012
    1a68:	0000000c 	.word	0x0000000c
    1a6c:	00001954 	.word	0x00001954
    1a70:	080060c4 	.word	0x080060c4
    1a74:	0000001a 	.word	0x0000001a
    1a78:	0000000c 	.word	0x0000000c
    1a7c:	00001954 	.word	0x00001954
    1a80:	080060e0 	.word	0x080060e0
    1a84:	0000001a 	.word	0x0000001a
    1a88:	0000000c 	.word	0x0000000c
    1a8c:	00001954 	.word	0x00001954
    1a90:	080060fc 	.word	0x080060fc
    1a94:	0000001a 	.word	0x0000001a
    1a98:	0000000c 	.word	0x0000000c
    1a9c:	00001954 	.word	0x00001954
    1aa0:	08006118 	.word	0x08006118
    1aa4:	00000016 	.word	0x00000016
    1aa8:	0000000c 	.word	0x0000000c
    1aac:	00001954 	.word	0x00001954
    1ab0:	08006130 	.word	0x08006130
    1ab4:	0000001a 	.word	0x0000001a
    1ab8:	0000000c 	.word	0x0000000c
    1abc:	00001954 	.word	0x00001954
    1ac0:	0800614c 	.word	0x0800614c
    1ac4:	0000000c 	.word	0x0000000c
    1ac8:	0000000c 	.word	0x0000000c
    1acc:	00001954 	.word	0x00001954
    1ad0:	08006158 	.word	0x08006158
    1ad4:	0000000a 	.word	0x0000000a
    1ad8:	0000000c 	.word	0x0000000c
    1adc:	00001954 	.word	0x00001954
    1ae0:	08006164 	.word	0x08006164
    1ae4:	0000004a 	.word	0x0000004a
    1ae8:	0000000c 	.word	0x0000000c
    1aec:	00001954 	.word	0x00001954
    1af0:	080061b0 	.word	0x080061b0
    1af4:	00000010 	.word	0x00000010
    1af8:	0000001c 	.word	0x0000001c
    1afc:	00001954 	.word	0x00001954
    1b00:	080061c0 	.word	0x080061c0
    1b04:	0000009c 	.word	0x0000009c
    1b08:	8e100e54 	.word	0x8e100e54
    1b0c:	85028601 	.word	0x85028601
    1b10:	6c048403 	.word	0x6c048403
    1b14:	0000300e 	.word	0x0000300e
    1b18:	00000014 	.word	0x00000014
    1b1c:	00001954 	.word	0x00001954
    1b20:	0800625c 	.word	0x0800625c
    1b24:	00000094 	.word	0x00000094
    1b28:	44040e42 	.word	0x44040e42
    1b2c:	018e100e 	.word	0x018e100e
    1b30:	0000000c 	.word	0x0000000c
    1b34:	ffffffff 	.word	0xffffffff
    1b38:	7c010001 	.word	0x7c010001
    1b3c:	000d0c0e 	.word	0x000d0c0e
    1b40:	00000018 	.word	0x00000018
    1b44:	00001b30 	.word	0x00001b30
    1b48:	08006360 	.word	0x08006360
    1b4c:	00000054 	.word	0x00000054
    1b50:	000d0946 	.word	0x000d0946
    1b54:	8e080e44 	.word	0x8e080e44
    1b58:	00028d01 	.word	0x00028d01
    1b5c:	0000000c 	.word	0x0000000c
    1b60:	ffffffff 	.word	0xffffffff
    1b64:	7c010001 	.word	0x7c010001
    1b68:	000d0c0e 	.word	0x000d0c0e
    1b6c:	00000014 	.word	0x00000014
    1b70:	00001b5c 	.word	0x00001b5c
    1b74:	00000000 	.word	0x00000000
    1b78:	00000028 	.word	0x00000028
    1b7c:	4c040e44 	.word	0x4c040e44
    1b80:	018e080e 	.word	0x018e080e
    1b84:	0000000c 	.word	0x0000000c
    1b88:	ffffffff 	.word	0xffffffff
    1b8c:	7c010001 	.word	0x7c010001
    1b90:	000d0c0e 	.word	0x000d0c0e
    1b94:	0000000c 	.word	0x0000000c
    1b98:	00001b84 	.word	0x00001b84
    1b9c:	00000000 	.word	0x00000000
    1ba0:	00000030 	.word	0x00000030
    1ba4:	0000000c 	.word	0x0000000c
    1ba8:	ffffffff 	.word	0xffffffff
    1bac:	7c010001 	.word	0x7c010001
    1bb0:	000d0c0e 	.word	0x000d0c0e
    1bb4:	00000018 	.word	0x00000018
    1bb8:	00001ba4 	.word	0x00001ba4
    1bbc:	00000000 	.word	0x00000000
    1bc0:	00000048 	.word	0x00000048
    1bc4:	8e100e44 	.word	0x8e100e44
    1bc8:	85028601 	.word	0x85028601
    1bcc:	00048403 	.word	0x00048403
    1bd0:	00000018 	.word	0x00000018
    1bd4:	00001ba4 	.word	0x00001ba4
    1bd8:	00000000 	.word	0x00000000
    1bdc:	00000080 	.word	0x00000080
    1be0:	8e100e44 	.word	0x8e100e44
    1be4:	85028601 	.word	0x85028601
    1be8:	00048403 	.word	0x00048403
    1bec:	0000000c 	.word	0x0000000c
    1bf0:	ffffffff 	.word	0xffffffff
    1bf4:	7c010001 	.word	0x7c010001
    1bf8:	000d0c0e 	.word	0x000d0c0e
    1bfc:	00000014 	.word	0x00000014
    1c00:	00001bec 	.word	0x00001bec
    1c04:	00000000 	.word	0x00000000
    1c08:	000000d0 	.word	0x000000d0
    1c0c:	85080e48 	.word	0x85080e48
    1c10:	00028401 	.word	0x00028401
    1c14:	0000000c 	.word	0x0000000c
    1c18:	ffffffff 	.word	0xffffffff
    1c1c:	7c010001 	.word	0x7c010001
    1c20:	000d0c0e 	.word	0x000d0c0e
    1c24:	0000001c 	.word	0x0000001c
    1c28:	00001c14 	.word	0x00001c14
    1c2c:	00000000 	.word	0x00000000
    1c30:	0000009c 	.word	0x0000009c
    1c34:	88140e48 	.word	0x88140e48
    1c38:	86028701 	.word	0x86028701
    1c3c:	84048503 	.word	0x84048503
    1c40:	00000005 	.word	0x00000005
    1c44:	0000000c 	.word	0x0000000c
    1c48:	ffffffff 	.word	0xffffffff
    1c4c:	7c010001 	.word	0x7c010001
    1c50:	000d0c0e 	.word	0x000d0c0e
    1c54:	00000024 	.word	0x00000024
    1c58:	00001c44 	.word	0x00001c44
    1c5c:	00000000 	.word	0x00000000
    1c60:	0000010c 	.word	0x0000010c
    1c64:	8e240e44 	.word	0x8e240e44
    1c68:	8a028b01 	.word	0x8a028b01
    1c6c:	88048903 	.word	0x88048903
    1c70:	86068705 	.word	0x86068705
    1c74:	84088507 	.word	0x84088507
    1c78:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	20554e47 	subscs	r4, r5, r7, asr #28
       4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
       8:	00302e33 	eorseq	r2, r0, r3, lsr lr
       c:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
      10:	43444100 	movtmi	r4, #16640	; 0x4100
      14:	5f736572 	svcpl	0x00736572
      18:	5f667562 	svcpl	0x00667562
      1c:	65646e69 	strbvs	r6, [r4, #-3689]!
      20:	69640078 	stmdbvs	r4!, {r3, r4, r5, r6}^
      24:	43006666 	movwmi	r6, #1638	; 0x666
      28:	31524d43 	cmpcc	r2, r3, asr #26
      2c:	4d434300 	stclmi	3, cr4, [r3]
      30:	53003252 	movwpl	r3, #594	; 0x252
      34:	0052434d 	subseq	r4, r2, sp, asr #6
      38:	69547767 	ldmdbvs	r4, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
      3c:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
      40:	616c6544 	cmnvs	ip, r4, asr #10
      44:	616d0079 	smcvs	53257
      48:	73006e69 	movwvc	r6, #3689	; 0xe69
      4c:	74726f68 	ldrbtvc	r6, [r2], #-3944
      50:	746e6920 	strbtvc	r6, [lr], #-2336
      54:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
      58:	45520073 	ldrbmi	r0, [r2, #-115]
      5c:	56524553 	undefined
      60:	00324445 	eorseq	r4, r2, r5, asr #8
      64:	45534552 	ldrbmi	r4, [r3, #-1362]
      68:	44455652 	strbmi	r5, [r5], #-1618
      6c:	5f5f0034 	svcpl	0x005f0034
      70:	5f525349 	svcpl	0x00525349
      74:	414c4544 	cmpmi	ip, r4, asr #10
      78:	6c660059 	stclvs	0, cr0, [r6], #-356
      7c:	0074616f 	rsbseq	r6, r4, pc, ror #2
      80:	64756142 	ldrbtvs	r6, [r5], #-322
      84:	65746172 	ldrbvs	r6, [r4, #-370]!
      88:	0043505f 	subeq	r5, r3, pc, asr r0
      8c:	31524343 	cmpcc	r2, r3, asr #6
      90:	52434300 	subpl	r4, r3, #0	; 0x0
      94:	43430032 	movtmi	r0, #12338	; 0x3032
      98:	43003352 	movwmi	r3, #850	; 0x352
      9c:	00345243 	eorseq	r5, r4, r3, asr #4
      a0:	45534552 	ldrbmi	r4, [r3, #-1362]
      a4:	44455652 	strbmi	r5, [r5], #-1618
      a8:	42003731 	andmi	r3, r0, #12845056	; 0xc40000
      ac:	00525253 	subseq	r5, r2, r3, asr r2
      b0:	45534552 	ldrbmi	r4, [r3, #-1362]
      b4:	44455652 	strbmi	r5, [r5], #-1618
      b8:	5f003031 	svcpl	0x00003031
      bc:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
      c0:	53495f32 	movtpl	r5, #40754	; 0x9f32
      c4:	58440052 	stmdapl	r4, {r1, r4, r6}^
      c8:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
      cc:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
      d0:	6675625f 	undefined
      d4:	736e7500 	cmnvc	lr, #0	; 0x0
      d8:	656e6769 	strbvs	r6, [lr, #-1897]!
      dc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
      e0:	49007261 	stmdbmi	r0, {r0, r5, r6, r9, ip, sp, lr}
      e4:	65777352 	ldrbvs	r7, [r7, #-850]!
      e8:	6f447065 	svcvs	0x00447065
      ec:	5200656e 	andpl	r6, r0, #461373440	; 0x1b800000
      f0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      f4:	31444556 	cmpcc	r4, r6, asr r5
      f8:	45520031 	ldrbmi	r0, [r2, #-49]
      fc:	56524553 	undefined
     100:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
     104:	53455200 	movtpl	r5, #20992	; 0x5200
     108:	45565245 	ldrbmi	r5, [r6, #-581]
     10c:	00333144 	eorseq	r3, r3, r4, asr #2
     110:	45534552 	ldrbmi	r4, [r3, #-1362]
     114:	44455652 	strbmi	r5, [r5], #-1618
     118:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
     11c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     120:	31444556 	cmpcc	r4, r6, asr r5
     124:	45520035 	ldrbmi	r0, [r2, #-53]
     128:	56524553 	undefined
     12c:	36314445 	ldrtcc	r4, [r1], -r5, asr #8
     130:	53455200 	movtpl	r5, #20992	; 0x5200
     134:	45565245 	ldrbmi	r5, [r6, #-581]
     138:	00383144 	eorseq	r3, r8, r4, asr #2
     13c:	45534552 	ldrbmi	r4, [r3, #-1362]
     140:	44455652 	strbmi	r5, [r5], #-1618
     144:	53003931 	movwpl	r3, #2353	; 0x931
     148:	454c4143 	strbmi	r4, [ip, #-323]
     14c:	45494400 	strbmi	r4, [r9, #-1024]
     150:	68730052 	ldmdavs	r3!, {r1, r4, r6}^
     154:	2074726f 	rsbscs	r7, r4, pc, ror #4
     158:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     15c:	64656e67 	strbtvs	r6, [r5], #-3687
     160:	746e6920 	strbtvc	r6, [lr], #-2336
     164:	54444200 	strbpl	r4, [r4], #-512
     168:	77730052 	undefined
     16c:	44706565 	ldrbtmi	r6, [r0], #-1381
     170:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
     174:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     178:	6d657400 	cfstrdvs	mvd7, [r5]
     17c:	43444170 	movtmi	r4, #16752	; 0x4170
     180:	00736572 	rsbseq	r6, r3, r2, ror r5
     184:	72434441 	subvc	r4, r3, #1090519040	; 0x41000000
     188:	625f7365 	subsvs	r7, pc, #-1811939327	; 0x94000001
     18c:	52006675 	andpl	r6, r0, #122683392	; 0x7500000
     190:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     194:	30444556 	subcc	r4, r4, r6, asr r5
     198:	53455200 	movtpl	r5, #20992	; 0x5200
     19c:	45565245 	ldrbmi	r5, [r6, #-581]
     1a0:	52003144 	andpl	r3, r0, #17	; 0x11
     1a4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1a8:	33444556 	movtcc	r4, #17750	; 0x4556
     1ac:	75614200 	strbvc	r4, [r1, #-512]!
     1b0:	74617264 	strbtvc	r7, [r1], #-612
     1b4:	58445f65 	stmdapl	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     1b8:	4552004c 	ldrbmi	r0, [r2, #-76]
     1bc:	56524553 	undefined
     1c0:	00354445 	eorseq	r4, r5, r5, asr #8
     1c4:	45534552 	ldrbmi	r4, [r3, #-1362]
     1c8:	44455652 	strbmi	r5, [r5], #-1618
     1cc:	45520036 	ldrbmi	r0, [r2, #-54]
     1d0:	56524553 	undefined
     1d4:	00374445 	eorseq	r4, r7, r5, asr #8
     1d8:	45534552 	ldrbmi	r4, [r3, #-1362]
     1dc:	44455652 	strbmi	r5, [r5], #-1618
     1e0:	45520038 	ldrbmi	r0, [r2, #-56]
     1e4:	56524553 	undefined
     1e8:	00394445 	eorseq	r4, r9, r5, asr #8
     1ec:	555c3a43 	ldrbpl	r3, [ip, #-2627]
     1f0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
     1f4:	726f6d5c 	rsbvc	r6, pc, #5888	; 0x1700
     1f8:	5c6e6574 	cfstr64pl	mvdx6, [lr], #-464
     1fc:	75636f44 	strbvc	r6, [r3, #-3908]!
     200:	746e656d 	strbtvc	r6, [lr], #-1389
     204:	6f4d5c73 	svcvs	0x004d5c73
     208:	616c7564 	cmnvs	ip, r4, ror #10
     20c:	6f722072 	svcvs	0x00722072
     210:	69746f62 	ldmdbvs	r4!, {r1, r5, r6, r8, r9, sl, fp, sp, lr}^
     214:	545c7363 	ldrbpl	r7, [ip], #-867
     218:	316b7361 	cmncc	fp, r1, ror #6
     21c:	6568575c 	strbvs	r5, [r8, #-1884]!
     220:	64656c65 	strbtvs	r6, [r5], #-3173
     224:	6f626f52 	svcvs	0x00626f52
     228:	6d655274 	sfmvs	f5, 2, [r5, #-464]!
     22c:	4365746f 	cmnmi	r5, #1862270976	; 0x6f000000
     230:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     234:	31566c6f 	cmpcc	r6, pc, ror #24
     238:	61747300 	cmnvs	r4, r0, lsl #6
     23c:	52497472 	subpl	r7, r9, #1912602624	; 0x72000000
     240:	65657773 	strbvs	r7, [r5, #-1907]!
     244:	4d440070 	stclmi	0, cr0, [r4, #-448]
     248:	64005241 	strvs	r5, [r0], #-577
     24c:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444
     250:	50410065 	subpl	r0, r1, r5, rrx
     254:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     258:	616d2f63 	cmnvs	sp, r3, ror #30
     25c:	632e6e69 	teqvs	lr, #1680	; 0x690
     260:	4b434c00 	blmi	10d3268 <__Stack_Size+0x10d2e68>
     264:	32490052 	subcc	r0, r9, #82	; 0x52
     268:	455f3143 	ldrbmi	r3, [pc, #-323]	; 12d <_Minimum_Stack_Size+0x2d>
     26c:	52495f52 	subpl	r5, r9, #328	; 0x148
     270:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     274:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     278:	50504100 	subspl	r4, r0, r0, lsl #2
     27c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     280:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
     284:	31663233 	cmncc	r6, r3, lsr r2
     288:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^
     28c:	00632e74 	rsbeq	r2, r3, r4, ror lr
     290:	314d4954 	cmpcc	sp, r4, asr r9
     294:	4b52425f 	blmi	1490c18 <__Stack_Size+0x1490818>
     298:	5152495f 	cmppl	r2, pc, asr r9
     29c:	646e6148 	strbtvs	r6, [lr], #-328
     2a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2a4:	314d4954 	cmpcc	sp, r4, asr r9
     2a8:	4752545f 	undefined
     2ac:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     2b0:	5152495f 	cmppl	r2, pc, asr r9
     2b4:	646e6148 	strbtvs	r6, [lr], #-328
     2b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2bc:	67617355 	undefined
     2c0:	75614665 	strbvc	r4, [r1, #-1637]!
     2c4:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     2c8:	74706563 	ldrbtvc	r6, [r0], #-1379
     2cc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     2d0:	31414d44 	cmpcc	r1, r4, asr #26
     2d4:	6168435f 	cmnvs	r8, pc, asr r3
     2d8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     2dc:	52495f35 	subpl	r5, r9, #212	; 0xd4
     2e0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2e4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2e8:	4d495400 	cfstrdmi	mvd5, [r9]
     2ec:	52495f32 	subpl	r5, r9, #200	; 0xc8
     2f0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2f4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2f8:	43545200 	cmpmi	r4, #0	; 0x0
     2fc:	5152495f 	cmppl	r2, pc, asr r9
     300:	646e6148 	strbtvs	r6, [lr], #-328
     304:	0072656c 	rsbseq	r6, r2, ip, ror #10
     308:	334d4954 	movtcc	r4, #55636	; 0xd954
     30c:	5152495f 	cmppl	r2, pc, asr r9
     310:	646e6148 	strbtvs	r6, [lr], #-328
     314:	0072656c 	rsbseq	r6, r2, ip, ror #10
     318:	434d5346 	movtmi	r5, #54086	; 0xd346
     31c:	5152495f 	cmppl	r2, pc, asr r9
     320:	646e6148 	strbtvs	r6, [lr], #-328
     324:	0072656c 	rsbseq	r6, r2, ip, ror #10
     328:	54737953 	ldrbtpl	r7, [r3], #-2387
     32c:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     330:	6c646e61 	stclvs	14, cr6, [r4], #-388
     334:	54007265 	strpl	r7, [r0], #-613
     338:	5f344d49 	svcpl	0x00344d49
     33c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     340:	6c646e61 	stclvs	14, cr6, [r4], #-388
     344:	55007265 	strpl	r7, [r0, #-613]
     348:	61574253 	cmpvs	r7, r3, asr r2
     34c:	7055656b 	subsvc	r6, r5, fp, ror #10
     350:	5152495f 	cmppl	r2, pc, asr r9
     354:	646e6148 	strbtvs	r6, [lr], #-328
     358:	0072656c 	rsbseq	r6, r2, ip, ror #10
     35c:	354d4954 	strbcc	r4, [sp, #-2388]
     360:	5152495f 	cmppl	r2, pc, asr r9
     364:	646e6148 	strbtvs	r6, [lr], #-328
     368:	0072656c 	rsbseq	r6, r2, ip, ror #10
     36c:	31495053 	qdaddcc	r5, r3, r9
     370:	5152495f 	cmppl	r2, pc, asr r9
     374:	646e6148 	strbtvs	r6, [lr], #-328
     378:	0072656c 	rsbseq	r6, r2, ip, ror #10
     37c:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
     380:	746c7561 	strbtvc	r7, [ip], #-1377
     384:	65637845 	strbvs	r7, [r3, #-2117]!
     388:	6f697470 	svcvs	0x00697470
     38c:	5053006e 	subspl	r0, r3, lr, rrx
     390:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     394:	61485152 	cmpvs	r8, r2, asr r1
     398:	656c646e 	strbvs	r6, [ip, #-1134]!
     39c:	53550072 	cmppl	r5, #114	; 0x72
     3a0:	50485f42 	subpl	r5, r8, r2, asr #30
     3a4:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     3a8:	5f58545f 	svcpl	0x0058545f
     3ac:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3b0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3b4:	53007265 	movwpl	r7, #613	; 0x265
     3b8:	5f334950 	svcpl	0x00334950
     3bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3c4:	50007265 	andpl	r7, r0, r5, ror #4
     3c8:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^
     3cc:	61485152 	cmpvs	r8, r2, asr r1
     3d0:	656c646e 	strbvs	r6, [ip, #-1134]!
     3d4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     3d8:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
     3dc:	52495f43 	subpl	r5, r9, #268	; 0x10c
     3e0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3e4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3e8:	52415500 	subpl	r5, r1, #0	; 0x0
     3ec:	495f3454 	ldmdbmi	pc, {r2, r4, r6, sl, ip, sp}^
     3f0:	61485152 	cmpvs	r8, r2, asr r1
     3f4:	656c646e 	strbvs	r6, [ip, #-1134]!
     3f8:	44410072 	strbmi	r0, [r1], #-114
     3fc:	325f3143 	subscc	r3, pc, #-1073741808	; 0xc0000010
     400:	5152495f 	cmppl	r2, pc, asr r9
     404:	646e6148 	strbtvs	r6, [lr], #-328
     408:	0072656c 	rsbseq	r6, r2, ip, ror #10
     40c:	54524155 	ldrbpl	r4, [r2], #-341
     410:	52495f35 	subpl	r5, r9, #212	; 0xd4
     414:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     418:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     41c:	414d4400 	cmpmi	sp, r0, lsl #8
     420:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     424:	656e6e61 	strbvs	r6, [lr, #-3681]!
     428:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^
     42c:	61485152 	cmpvs	r8, r2, asr r1
     430:	656c646e 	strbvs	r6, [ip, #-1134]!
     434:	32490072 	subcc	r0, r9, #114	; 0x72
     438:	455f3243 	ldrbmi	r3, [pc, #-579]	; 1fd <_Minimum_Stack_Size+0xfd>
     43c:	52495f56 	subpl	r5, r9, #344	; 0x158
     440:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     444:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     448:	414d4400 	cmpmi	sp, r0, lsl #8
     44c:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     450:	656e6e61 	strbvs	r6, [lr, #-3681]!
     454:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     458:	61485152 	cmpvs	r8, r2, asr r1
     45c:	656c646e 	strbvs	r6, [ip, #-1134]!
     460:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     464:	5f314954 	svcpl	0x00314954
     468:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     46c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     470:	44007265 	strmi	r7, [r0], #-613
     474:	5f32414d 	svcpl	0x0032414d
     478:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     47c:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     480:	5152495f 	cmppl	r2, pc, asr r9
     484:	646e6148 	strbtvs	r6, [lr], #-328
     488:	0072656c 	rsbseq	r6, r2, ip, ror #10
     48c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     490:	52495f32 	subpl	r5, r9, #200	; 0xc8
     494:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     498:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     49c:	414d4400 	cmpmi	sp, r0, lsl #8
     4a0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     4a4:	656e6e61 	strbvs	r6, [lr, #-3681]!
     4a8:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^
     4ac:	61485152 	cmpvs	r8, r2, asr r1
     4b0:	656c646e 	strbvs	r6, [ip, #-1134]!
     4b4:	44530072 	ldrbmi	r0, [r3], #-114
     4b8:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
     4bc:	61485152 	cmpvs	r8, r2, asr r1
     4c0:	656c646e 	strbvs	r6, [ip, #-1134]!
     4c4:	53550072 	cmppl	r5, #114	; 0x72
     4c8:	504c5f42 	subpl	r5, ip, r2, asr #30
     4cc:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     4d0:	3058525f 	subscc	r5, r8, pc, asr r2
     4d4:	5152495f 	cmppl	r2, pc, asr r9
     4d8:	646e6148 	strbtvs	r6, [lr], #-328
     4dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4e0:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
     4e4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4e8:	45007265 	strmi	r7, [r0, #-613]
     4ec:	33495458 	movtcc	r5, #37976	; 0x9458
     4f0:	5152495f 	cmppl	r2, pc, asr r9
     4f4:	646e6148 	strbtvs	r6, [lr], #-328
     4f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4fc:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     500:	5f355f39 	svcpl	0x00355f39
     504:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     508:	6c646e61 	stclvs	14, cr6, [r4], #-388
     50c:	54007265 	strpl	r7, [r0], #-613
     510:	5f384d49 	svcpl	0x00384d49
     514:	5f475254 	svcpl	0x00475254
     518:	5f4d4f43 	svcpl	0x004d4f43
     51c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     520:	6c646e61 	stclvs	14, cr6, [r4], #-388
     524:	43007265 	movwmi	r7, #613	; 0x265
     528:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     52c:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^
     530:	61485152 	cmpvs	r8, r2, asr r1
     534:	656c646e 	strbvs	r6, [ip, #-1134]!
     538:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     53c:	5f344954 	svcpl	0x00344954
     540:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     544:	6c646e61 	stclvs	14, cr6, [r4], #-388
     548:	54007265 	strpl	r7, [r0], #-613
     54c:	5f314d49 	svcpl	0x00314d49
     550:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^
     554:	61485152 	cmpvs	r8, r2, asr r1
     558:	656c646e 	strbvs	r6, [ip, #-1134]!
     55c:	61480072 	cmpvs	r8, r2, ror r0
     560:	61466472 	cmpvs	r6, r2, ror r4
     564:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     568:	70656378 	rsbvc	r6, r5, r8, ror r3
     56c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     570:	43435200 	movtmi	r5, #12800	; 0x3200
     574:	5152495f 	cmppl	r2, pc, asr r9
     578:	646e6148 	strbtvs	r6, [lr], #-328
     57c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     580:	31414d44 	cmpcc	r1, r4, asr #26
     584:	6168435f 	cmnvs	r8, pc, asr r3
     588:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     58c:	52495f36 	subpl	r5, r9, #216	; 0xd8
     590:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     594:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     598:	4d495400 	cfstrdmi	mvd5, [r9]
     59c:	43435f38 	movtmi	r5, #16184	; 0x3f38
     5a0:	5152495f 	cmppl	r2, pc, asr r9
     5a4:	646e6148 	strbtvs	r6, [lr], #-328
     5a8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5ac:	47445757 	smlsldmi	r5, r4, r7, r7
     5b0:	5152495f 	cmppl	r2, pc, asr r9
     5b4:	646e6148 	strbtvs	r6, [lr], #-328
     5b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5bc:	504d4154 	subpl	r4, sp, r4, asr r1
     5c0:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     5c4:	61485152 	cmpvs	r8, r2, asr r1
     5c8:	656c646e 	strbvs	r6, [ip, #-1134]!
     5cc:	32490072 	subcc	r0, r9, #114	; 0x72
     5d0:	455f3143 	ldrbmi	r3, [pc, #-323]	; 495 <__Stack_Size+0x95>
     5d4:	52495f56 	subpl	r5, r9, #344	; 0x158
     5d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5e0:	4d495400 	cfstrdmi	mvd5, [r9]
     5e4:	52425f38 	subpl	r5, r2, #224	; 0xe0
     5e8:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     5ec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5f0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5f4:	414c4600 	cmpmi	ip, r0, lsl #12
     5f8:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
     5fc:	61485152 	cmpvs	r8, r2, asr r1
     600:	656c646e 	strbvs	r6, [ip, #-1134]!
     604:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     608:	495f364d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, ip, sp}^
     60c:	61485152 	cmpvs	r8, r2, asr r1
     610:	656c646e 	strbvs	r6, [ip, #-1134]!
     614:	54520072 	ldrbpl	r0, [r2], #-114
     618:	616c4143 	cmnvs	ip, r3, asr #2
     61c:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
     620:	61485152 	cmpvs	r8, r2, asr r1
     624:	656c646e 	strbvs	r6, [ip, #-1134]!
     628:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     62c:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^
     630:	61485152 	cmpvs	r8, r2, asr r1
     634:	656c646e 	strbvs	r6, [ip, #-1134]!
     638:	32490072 	subcc	r0, r9, #114	; 0x72
     63c:	455f3243 	ldrbmi	r3, [pc, #-579]	; 401 <__Stack_Size+0x1>
     640:	52495f52 	subpl	r5, r9, #328	; 0x148
     644:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     648:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     64c:	43444100 	movtmi	r4, #16640	; 0x4100
     650:	52495f33 	subpl	r5, r9, #204	; 0xcc
     654:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     658:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     65c:	62654400 	rsbvs	r4, r5, #0	; 0x0
     660:	6f4d6775 	svcvs	0x004d6775
     664:	6f74696e 	svcvs	0x0074696e
     668:	53550072 	cmppl	r5, #114	; 0x72
     66c:	31545241 	cmpcc	r4, r1, asr #4
     670:	5152495f 	cmppl	r2, pc, asr r9
     674:	646e6148 	strbtvs	r6, [lr], #-328
     678:	0072656c 	rsbseq	r6, r2, ip, ror #10
     67c:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     680:	6168435f 	cmnvs	r8, pc, asr r3
     684:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     688:	5f355f34 	svcpl	0x00355f34
     68c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     690:	6c646e61 	stclvs	14, cr6, [r4], #-388
     694:	50007265 	andpl	r7, r0, r5, ror #4
     698:	53646e65 	cmnpl	r4, #1616	; 0x650
     69c:	4e004356 	mcrmi	3, 0, r4, cr0, cr6, {2}
     6a0:	7845494d 	stmdavc	r5, {r0, r2, r3, r6, r8, fp, lr}^
     6a4:	74706563 	ldrbtvc	r6, [r0], #-1379
     6a8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     6ac:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     6b0:	5f50555f 	svcpl	0x0050555f
     6b4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6b8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6bc:	55007265 	strpl	r7, [r0, #-613]
     6c0:	54524153 	ldrbpl	r4, [r2], #-339
     6c4:	52495f32 	subpl	r5, r9, #200	; 0xc8
     6c8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6cc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6d0:	414d4400 	cmpmi	sp, r0, lsl #8
     6d4:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     6d8:	656e6e61 	strbvs	r6, [lr, #-3681]!
     6dc:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^
     6e0:	61485152 	cmpvs	r8, r2, asr r1
     6e4:	656c646e 	strbvs	r6, [ip, #-1134]!
     6e8:	53550072 	cmppl	r5, #114	; 0x72
     6ec:	33545241 	cmpcc	r4, #268435460	; 0x10000004
     6f0:	5152495f 	cmppl	r2, pc, asr r9
     6f4:	646e6148 	strbtvs	r6, [lr], #-328
     6f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6fc:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     700:	52495f30 	subpl	r5, r9, #192	; 0xc0
     704:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     708:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     70c:	54584500 	ldrbpl	r4, [r8], #-1280
     710:	5f353149 	svcpl	0x00353149
     714:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^
     718:	61485152 	cmpvs	r8, r2, asr r1
     71c:	656c646e 	strbvs	r6, [ip, #-1134]!
     720:	4d440072 	stclmi	0, cr0, [r4, #-456]
     724:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     728:	6e6e6168 	powvsez	f6, f6, #0.0
     72c:	5f316c65 	svcpl	0x00316c65
     730:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     734:	6c646e61 	stclvs	14, cr6, [r4], #-388
     738:	44007265 	strmi	r7, [r0], #-613
     73c:	5f31414d 	svcpl	0x0031414d
     740:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     744:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     748:	5152495f 	cmppl	r2, pc, asr r9
     74c:	646e6148 	strbtvs	r6, [lr], #-328
     750:	0072656c 	rsbseq	r6, r2, ip, ror #10
     754:	5f4e4143 	svcpl	0x004e4143
     758:	5f454353 	svcpl	0x00454353
     75c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     760:	6c646e61 	stclvs	14, cr6, [r4], #-388
     764:	44007265 	strmi	r7, [r0], #-613
     768:	5f31414d 	svcpl	0x0031414d
     76c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     770:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     774:	5152495f 	cmppl	r2, pc, asr r9
     778:	646e6148 	strbtvs	r6, [lr], #-328
     77c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     780:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!
     784:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     788:	63784565 	cmnvs	r8, #423624704	; 0x19400000
     78c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     790:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
     794:	5f4f4950 	svcpl	0x004f4950
     798:	006e6950 	rsbeq	r6, lr, r0, asr r9
     79c:	4349564e 	movtmi	r5, #38478	; 0x964e
     7a0:	5152495f 	cmppl	r2, pc, asr r9
     7a4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     7a8:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     7ac:	4100646d 	tstmi	r0, sp, ror #8
     7b0:	732f5050 	teqvc	pc, #80	; 0x50
     7b4:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
     7b8:	695f7379 	ldmdbvs	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     7bc:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     7c0:	49440063 	stmdbmi	r4, {r0, r1, r5, r6}^
     7c4:	4c424153 	stfmie	f4, [r2], {83}
     7c8:	50470045 	subpl	r0, r7, r5, asr #32
     7cc:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     7d0:	5f65646f 	svcpl	0x0065646f
     7d4:	505f4641 	subspl	r4, pc, r1, asr #12
     7d8:	55530050 	ldrbpl	r0, [r3, #-80]
     7dc:	53454343 	movtpl	r4, #21315	; 0x5343
     7e0:	4e450053 	mcrmi	0, 2, r0, cr5, cr3, {2}
     7e4:	454c4241 	strbmi	r4, [ip, #-577]
     7e8:	45534800 	ldrbmi	r4, [r3, #-2048]
     7ec:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     7f0:	53705574 	cmnpl	r0, #486539264	; 0x1d000000
     7f4:	75746174 	ldrbvc	r6, [r4, #-372]!
     7f8:	72450073 	subvc	r0, r5, #115	; 0x73
     7fc:	53726f72 	cmnpl	r2, #456	; 0x1c8
     800:	75746174 	ldrbvc	r6, [r4, #-372]!
     804:	564e0073 	undefined
     808:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     80c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     810:	61727567 	cmnvs	r2, r7, ror #10
     814:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     818:	43435200 	movtmi	r5, #12800	; 0x3200
     81c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     820:	75676966 	strbvc	r6, [r7, #-2406]!
     824:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     828:	45006e6f 	strmi	r6, [r0, #-3695]
     82c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
     830:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     834:	70535f4f 	subsvc	r5, r3, pc, asr #30
     838:	5f646565 	svcpl	0x00646565
     83c:	484d3031 	stmdami	sp, {r0, r4, r5, ip, sp}^
     840:	5047007a 	subpl	r0, r7, sl, ror r0
     844:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     848:	5f65646f 	svcpl	0x0065646f
     84c:	5f74754f 	svcpl	0x0074754f
     850:	4700444f 	strmi	r4, [r0, -pc, asr #8]
     854:	5f4f4950 	svcpl	0x004f4950
     858:	65657053 	strbvs	r7, [r5, #-83]!
     85c:	4d325f64 	ldcmi	15, cr5, [r2, #-400]!
     860:	47007a48 	strmi	r7, [r0, -r8, asr #20]
     864:	5f4f4950 	svcpl	0x004f4950
     868:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     86c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     870:	6f697461 	svcvs	0x00697461
     874:	5047006e 	subpl	r0, r7, lr, rrx
     878:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
     87c:	5474696e 	ldrbtpl	r6, [r4], #-2414
     880:	44657079 	strbtmi	r7, [r5], #-121
     884:	4e006665 	cfmadd32mi	mvax3, mvfx6, mvfx0, mvfx5
     888:	5f434956 	svcpl	0x00434956
     88c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     890:	6e6e6168 	powvsez	f6, f6, #0.0
     894:	72506c65 	subsvc	r6, r0, #25856	; 0x6500
     898:	706d6565 	rsbvc	r6, sp, r5, ror #10
     89c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     8a0:	6f697250 	svcvs	0x00697250
     8a4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     8a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     8ac:	70535f4f 	subsvc	r5, r3, pc, asr #30
     8b0:	00646565 	rsbeq	r6, r4, r5, ror #10
     8b4:	74696e49 	strbtvc	r6, [r9], #-3657
     8b8:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
     8bc:	00327265 	eorseq	r7, r2, r5, ror #4
     8c0:	4349564e 	movtmi	r5, #38478	; 0x964e
     8c4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     8c8:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
     8cc:	75746375 	ldrbvc	r6, [r4, #-885]!
     8d0:	4e006572 	cfrshl64mi	mvdx0, mvdx2, r6
     8d4:	5f434956 	svcpl	0x00434956
     8d8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     8dc:	6e6e6168 	powvsez	f6, f6, #0.0
     8e0:	4e006c65 	cdpmi	12, 0, cr6, cr0, cr5, {3}
     8e4:	5f434956 	svcpl	0x00434956
     8e8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     8ec:	6e6e6168 	powvsez	f6, f6, #0.0
     8f0:	75536c65 	ldrbvc	r6, [r3, #-3173]
     8f4:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
     8f8:	7469726f 	strbtvc	r7, [r9], #-623
     8fc:	50470079 	subpl	r0, r7, r9, ror r0
     900:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     904:	5f65646f 	svcpl	0x0065646f
     908:	00555049 	subseq	r5, r5, r9, asr #32
     90c:	4f495047 	svcmi	0x00495047
     910:	646f4d5f 	strbtvs	r4, [pc], #3423	; 918 <__Stack_Size+0x518>
     914:	49415f65 	stmdbmi	r1, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     918:	5047004e 	subpl	r0, r7, lr, asr #32
     91c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     920:	5f65646f 	svcpl	0x0065646f
     924:	00445049 	subeq	r5, r4, r9, asr #32
     928:	4f495047 	svcmi	0x00495047
     92c:	646f4d5f 	strbtvs	r4, [pc], #3423	; 934 <__Stack_Size+0x534>
     930:	50470065 	subpl	r0, r7, r5, rrx
     934:	70534f49 	subsvc	r4, r3, r9, asr #30
     938:	5f646565 	svcpl	0x00646565
     93c:	65707954 	ldrbvs	r7, [r0, #-2388]!
     940:	00666544 	rsbeq	r6, r6, r4, asr #10
     944:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
     948:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     94c:	74536c61 	ldrbvc	r6, [r3], #-3169
     950:	00657461 	rsbeq	r7, r5, r1, ror #8
     954:	4349564e 	movtmi	r5, #38478	; 0x964e
     958:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     95c:	70795474 	rsbsvc	r5, r9, r4, ror r4
     960:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     964:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     968:	6f4d5f4f 	svcvs	0x004d5f4f
     96c:	4f5f6564 	svcmi	0x005f6564
     970:	505f7475 	subspl	r7, pc, r5, ror r4
     974:	50470050 	subpl	r0, r7, r0, asr r0
     978:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
     97c:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     980:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     984:	65727574 	ldrbvs	r7, [r2, #-1396]!
     988:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     98c:	70535f4f 	subsvc	r5, r3, pc, asr #30
     990:	5f646565 	svcpl	0x00646565
     994:	484d3035 	stmdami	sp, {r0, r2, r4, r5, ip, sp}^
     998:	7953007a 	ldmdbvc	r3, {r1, r3, r4, r5, r6}^
     99c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     9a0:	6f435f6b 	svcvs	0x00435f6b
     9a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     9a8:	74617275 	strbtvc	r7, [r1], #-629
     9ac:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     9b0:	4f495047 	svcmi	0x00495047
     9b4:	65646f4d 	strbvs	r6, [r4, #-3917]!
     9b8:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     9bc:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     9c0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     9c4:	6f4d5f4f 	svcvs	0x004d5f4f
     9c8:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
     9cc:	4c465f4e 	mcrrmi	15, 4, r5, r6, cr14
     9d0:	4954414f 	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, lr}^
     9d4:	4700474e 	strmi	r4, [r0, -lr, asr #14]
     9d8:	5f4f4950 	svcpl	0x004f4950
     9dc:	65646f4d 	strbvs	r6, [r4, #-3917]!
     9e0:	5f46415f 	svcpl	0x0046415f
     9e4:	6700444f 	strvs	r4, [r0, -pc, asr #8]
     9e8:	736d3177 	cmnvc	sp, #-1073741795	; 0xc000001d
     9ec:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     9f0:	00726574 	rsbseq	r6, r2, r4, ror r5
     9f4:	72417854 	subvc	r7, r1, #5505024	; 0x540000
     9f8:	00796172 	rsbseq	r6, r9, r2, ror r1
     9fc:	6e655377 	mcrvs	3, 3, r5, cr5, cr7, {3}
     a00:	74614474 	strbtvc	r4, [r1], #-1140
     a04:	446d0061 	strbtmi	r0, [sp], #-97
     a08:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     a0c:	41535500 	cmpmi	r3, r0, lsl #10
     a10:	505f5452 	subspl	r5, pc, r2, asr r4
     a14:	74697261 	strbtvc	r7, [r9], #-609
     a18:	53550079 	cmppl	r5, #121	; 0x79
     a1c:	5f545241 	svcpl	0x00545241
     a20:	74696e49 	strbtvc	r6, [r9], #-3657
     a24:	65707954 	ldrbvs	r7, [r0, #-2388]!
     a28:	00666544 	rsbeq	r6, r6, r4, asr #10
     a2c:	53447854 	movtpl	r7, #18516	; 0x4854
     a30:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     a34:	78540067 	ldmdavc	r4, {r0, r1, r2, r5, r6}^
     a38:	64726f57 	ldrbtvs	r6, [r2], #-3927
     a3c:	61727241 	cmnvs	r2, r1, asr #4
     a40:	43500079 	cmpmi	r0, #121	; 0x79
     a44:	7461645f 	strbtvc	r6, [r1], #-1119
     a48:	64725f61 	ldrbtvs	r5, [r2], #-3937
     a4c:	53550079 	cmppl	r5, #121	; 0x79
     a50:	5f545241 	svcpl	0x00545241
     a54:	74696e49 	strbtvc	r6, [r9], #-3657
     a58:	75727453 	ldrbvc	r7, [r2, #-1107]!
     a5c:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     a60:	54470065 	strbpl	r0, [r7], #-101
     a64:	54005250 	strpl	r5, [r0], #-592
     a68:	6f574478 	svcvs	0x00574478
     a6c:	36316472 	undefined
     a70:	41535500 	cmpmi	r3, r0, lsl #10
     a74:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
     a78:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
     a7c:	46657261 	strbtmi	r7, [r5], -r1, ror #4
     a80:	43776f6c 	cmnmi	r7, #432	; 0x1b0
     a84:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     a88:	55006c6f 	strpl	r6, [r0, #-3183]
     a8c:	54524153 	ldrbpl	r4, [r2], #-339
     a90:	726f575f 	rsbvc	r5, pc, #24903680	; 0x17c0000
     a94:	6e654c64 	cdpvs	12, 6, cr4, cr5, cr4, {3}
     a98:	00687467 	rsbeq	r7, r8, r7, ror #8
     a9c:	6c654475 	cfstrdvs	mvd4, [r5], #-468
     aa0:	55007961 	strpl	r7, [r0, #-2401]
     aa4:	54524153 	ldrbpl	r4, [r2], #-339
     aa8:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     aac:	75676966 	strbvc	r6, [r7, #-2406]!
     ab0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ab4:	62006e6f 	andvs	r6, r0, #1776	; 0x6f0
     ab8:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
     abc:	00657461 	rsbeq	r7, r5, r1, ror #8
     ac0:	54524f50 	ldrbpl	r4, [r2], #-3920
     ac4:	505f5f00 	subspl	r5, pc, r0, lsl #30
     ac8:	6f635f43 	svcvs	0x00635f43
     acc:	58525f6d 	ldmdapl	r2, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     ad0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     ad4:	78546200 	ldmdavc	r4, {r9, sp, lr}^
     ad8:	74614464 	strbtvc	r4, [r1], #-1124
     adc:	44620061 	strbtmi	r0, [r2], #-97
     ae0:	00617461 	rsbeq	r7, r1, r1, ror #8
     ae4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     ae8:	61425f54 	cmpvs	r2, r4, asr pc
     aec:	61526475 	cmpvs	r2, r5, ror r4
     af0:	55006574 	strpl	r6, [r0, #-1396]
     af4:	54524153 	ldrbpl	r4, [r2], #-339
     af8:	6f74535f 	svcvs	0x0074535f
     afc:	74694270 	strbtvc	r4, [r9], #-624
     b00:	50410073 	subpl	r0, r1, r3, ror r0
     b04:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     b08:	43502f63 	cmpmi	r0, #396	; 0x18c
     b0c:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     b10:	5400632e 	strpl	r6, [r0], #-814
     b14:	79424478 	stmdbvc	r2, {r3, r4, r5, r6, sl, lr}^
     b18:	505f6574 	subspl	r6, pc, r4, ror r5
     b1c:	53550043 	cmppl	r5, #67	; 0x43
     b20:	5f545241 	svcpl	0x00545241
     b24:	65646f4d 	strbvs	r6, [r4, #-3917]!
     b28:	5f435000 	svcpl	0x00435000
     b2c:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     b30:	5f666675 	svcpl	0x00666675
     b34:	65646e69 	strbvs	r6, [r4, #-3689]!
     b38:	43500078 	cmpmi	r0, #120	; 0x78
     b3c:	5f58525f 	svcpl	0x0058525f
     b40:	5f6d6f63 	svcpl	0x006d6f63
     b44:	00667562 	rsbeq	r7, r6, r2, ror #10
     b48:	6d69546e 	cfstrdvs	mvd5, [r9, #-440]!
     b4c:	58440065 	stmdapl	r4, {r0, r2, r5, r6}^
     b50:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b54:	746e695f 	strbtvc	r6, [lr], #-2399
     b58:	75727265 	ldrbvc	r7, [r2, #-613]!
     b5c:	44007470 	strmi	r7, [r0], #-1136
     b60:	725f4c58 	subsvc	r4, pc, #22528	; 0x5800
     b64:	5f646165 	svcpl	0x00646165
     b68:	65747962 	ldrbvs	r7, [r4, #-2402]!
     b6c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     b70:	5f58545f 	svcpl	0x0058545f
     b74:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     b78:	646e695f 	strbtvs	r6, [lr], #-2399
     b7c:	44007865 	strmi	r7, [r0], #-2149
     b80:	545f4c58 	ldrbpl	r4, [pc], #3160	; b88 <__Stack_Size+0x788>
     b84:	68630058 	stmdavs	r3!, {r3, r4, r6}^
     b88:	736b6365 	cmnvc	fp, #-1811939327	; 0x94000001
     b8c:	44006d75 	strmi	r6, [r0], #-3445
     b90:	695f4c58 	ldmdbvs	pc, {r3, r4, r6, sl, fp, lr}^
     b94:	0074696e 	rsbseq	r6, r4, lr, ror #18
     b98:	64756162 	ldrbtvs	r6, [r5], #-354
     b9c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     ba0:	5f58525f 	svcpl	0x0058525f
     ba4:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     ba8:	646e695f 	strbtvs	r6, [lr], #-2399
     bac:	44007865 	strmi	r7, [r0], #-2149
     bb0:	735f4c58 	cmpvc	pc, #22528	; 0x5800
     bb4:	5f646e65 	svcpl	0x00646e65
     bb8:	64726f77 	ldrbtvs	r6, [r2], #-3959
     bbc:	41535500 	cmpmi	r3, r0, lsl #10
     bc0:	6f435452 	svcvs	0x00435452
     bc4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     bc8:	74617275 	strbtvc	r7, [r1], #-629
     bcc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     bd0:	5f4c5844 	svcpl	0x004c5844
     bd4:	635f5854 	cmpvs	pc, #5505024	; 0x540000
     bd8:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     bdc:	64006675 	strvs	r6, [r0], #-1653
     be0:	64497665 	strbvs	r7, [r9], #-1637
     be4:	50504100 	subspl	r4, r0, r0, lsl #2
     be8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     bec:	4c58442f 	cfldrdmi	mvd4, [r8], {47}
     bf0:	6900632e 	stmdbvs	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
     bf4:	5f74696e 	svcpl	0x0074696e
     bf8:	6f746f6d 	svcvs	0x00746f6d
     bfc:	74007372 	strvc	r7, [r0], #-882
     c00:	00706d65 	rsbseq	r6, r0, r5, ror #26
     c04:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     c08:	6361625f 	cmnvs	r1, #-268435451	; 0xf0000005
     c0c:	7261776b 	rsbvc	r7, r1, #28049408	; 0x1ac0000
     c10:	6f6d0064 	svcvs	0x006d0064
     c14:	6c5f6576 	cfldr64vs	mvdx6, [pc], {118}
     c18:	00746665 	rsbseq	r6, r4, r5, ror #12
     c1c:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     c20:	6769725f 	undefined
     c24:	6d007468 	cfstrsvs	mvf7, [r0, #-416]
     c28:	5f65766f 	svcpl	0x0065766f
     c2c:	77726f66 	ldrbvc	r6, [r2, -r6, ror #30]!
     c30:	00647261 	rsbeq	r7, r4, r1, ror #4
     c34:	5f646c6f 	svcpl	0x00646c6f
     c38:	65657073 	strbvs	r7, [r5, #-115]!
     c3c:	65730064 	ldrbvs	r0, [r3, #-100]!
     c40:	52495f74 	subpl	r5, r9, #464	; 0x1d0
     c44:	736f705f 	cmnvc	pc, #95	; 0x5f
     c48:	6f697469 	svcvs	0x00697469
     c4c:	5041006e 	subpl	r0, r1, lr, rrx
     c50:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     c54:	6f4d2f63 	svcvs	0x004d2f63
     c58:	43726f74 	cmnmi	r2, #464	; 0x1d0
     c5c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     c60:	632e6c6f 	teqvs	lr, #28416	; 0x6f00
     c64:	50504100 	subspl	r4, r0, r0, lsl #2
     c68:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     c6c:	4344412f 	movtmi	r4, #16687	; 0x412f
     c70:	4100632e 	tstmi	r0, lr, lsr #6
     c74:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     c78:	69746e6f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c7c:	756f756e 	strbvc	r7, [pc, #-1390]!	; 716 <__Stack_Size+0x316>
     c80:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
     c84:	646f4d76 	strbtvs	r4, [pc], #3446	; c8c <__Stack_Size+0x88c>
     c88:	44410065 	strbmi	r0, [r1], #-101
     c8c:	6d756e43 	ldclvs	14, cr6, [r5, #-268]!
     c90:	43444100 	movtmi	r4, #16640	; 0x4100
     c94:	6163535f 	cmnvs	r3, pc, asr r3
     c98:	6e6f436e 	cdpvs	3, 6, cr4, cr15, cr14, {3}
     c9c:	646f4d76 	strbtvs	r4, [pc], #3446	; ca4 <__Stack_Size+0x8a4>
     ca0:	44410065 	strbmi	r0, [r1], #-101
     ca4:	6f4d5f43 	svcvs	0x004d5f43
     ca8:	4a006564 	bmi	1a240 <__Stack_Size+0x19e40>
     cac:	00525153 	subseq	r5, r2, r3, asr r1
     cb0:	5f434441 	svcpl	0x00434441
     cb4:	74696e49 	strbtvc	r6, [r9], #-3657
     cb8:	75727453 	ldrbvc	r7, [r2, #-1107]!
     cbc:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     cc0:	444a0065 	strbmi	r0, [sl], #-101
     cc4:	4a003152 	bmi	d214 <__Stack_Size+0xce14>
     cc8:	00325244 	eorseq	r5, r2, r4, asr #4
     ccc:	3352444a 	cmpcc	r2, #1241513984	; 0x4a000000
     cd0:	52444a00 	subpl	r4, r4, #0	; 0x0
     cd4:	73690034 	cmnvc	r9, #52	; 0x34
     cd8:	6f72655a 	svcvs	0x0072655a
     cdc:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     ce0:	4a003152 	bmi	d230 <__Stack_Size+0xce30>
     ce4:	3252464f 	subscc	r4, r2, #82837504	; 0x4f00000
     ce8:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     cec:	4a003352 	bmi	da3c <__Stack_Size+0xd63c>
     cf0:	3452464f 	ldrbcc	r4, [r2], #-1615
     cf4:	6d617300 	stclvs	3, cr7, [r1]
     cf8:	41656c70 	smcmi	22208
     cfc:	41004344 	tstmi	r0, r4, asr #6
     d00:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     d04:	5474696e 	ldrbtpl	r6, [r4], #-2414
     d08:	44657079 	strbtmi	r7, [r5], #-121
     d0c:	53006665 	movwpl	r6, #1637	; 0x665
     d10:	00315251 	eorseq	r5, r1, r1, asr r2
     d14:	32525153 	subscc	r5, r2, #-1073741804	; 0xc0000014
     d18:	52515300 	subspl	r5, r1, #0	; 0x0
     d1c:	44410033 	strbmi	r0, [r1], #-51
     d20:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     d24:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     d28:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     d2c:	6f436769 	svcvs	0x00436769
     d30:	5300766e 	movwpl	r7, #1646	; 0x66e
     d34:	3152504d 	cmpcc	r2, sp, asr #32
     d38:	504d5300 	subpl	r5, sp, r0, lsl #6
     d3c:	41003252 	tstmi	r0, r2, asr r2
     d40:	4e5f4344 	cdpmi	3, 5, cr4, cr15, cr4, {2}
     d44:	664f7262 	strbvs	r7, [pc], -r2, ror #4
     d48:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     d4c:	006c656e 	rsbeq	r6, ip, lr, ror #10
     d50:	74696e69 	strbtvc	r6, [r9], #-3689
     d54:	4344415f 	movtmi	r4, #16735	; 0x415f
     d58:	43444100 	movtmi	r4, #16640	; 0x4100
     d5c:	7461445f 	strbtvc	r4, [r1], #-1119
     d60:	696c4161 	stmdbvs	ip!, {r0, r5, r6, r8, lr}^
     d64:	41006e67 	tstmi	r0, r7, ror #28
     d68:	00784344 	rsbseq	r4, r8, r4, asr #6
     d6c:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     d70:	00316765 	eorseq	r6, r1, r5, ror #14
     d74:	5f434441 	svcpl	0x00434441
     d78:	6c616e41 	stclvs	14, cr6, [r1], #-260
     d7c:	6157676f 	cmpvs	r7, pc, ror #14
     d80:	64686374 	strbtvs	r6, [r8], #-884
     d84:	6d43676f 	stclvs	7, cr6, [r3, #-444]
     d88:	44410064 	strbmi	r0, [r1], #-100
     d8c:	54495f43 	strbpl	r5, [r9], #-3907
     d90:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     d94:	41006769 	tstmi	r0, r9, ror #14
     d98:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d9c:	6f537465 	svcvs	0x00537465
     da0:	61777466 	cmnvs	r7, r6, ror #8
     da4:	74536572 	ldrbvc	r6, [r3], #-1394
     da8:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     dac:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     db0:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     db4:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     db8:	7453646d 	ldrbvc	r6, [r3], #-1133
     dbc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     dc0:	43444100 	movtmi	r4, #16640	; 0x4100
     dc4:	656c435f 	strbvs	r4, [ip, #-863]!
     dc8:	6c467261 	sfmvs	f7, 2, [r6], {97}
     dcc:	41006761 	tstmi	r0, r1, ror #14
     dd0:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     dd4:	54497465 	strbpl	r7, [r9], #-1125
     dd8:	74617453 	strbtvc	r7, [r1], #-1107
     ddc:	73007375 	movwvc	r7, #885	; 0x375
     de0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     de4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     de8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     dec:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     df0:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
     df4:	31663233 	cmncc	r6, r3, lsr r2
     df8:	615f7830 	cmpvs	pc, r0, lsr r8
     dfc:	632e6364 	teqvs	lr, #-1879048191	; 0x90000001
     e00:	6d754e00 	ldclvs	14, cr4, [r5]
     e04:	00726562 	rsbseq	r6, r2, r2, ror #10
     e08:	5f434441 	svcpl	0x00434441
     e0c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     e10:	5f434441 	svcpl	0x00434441
     e14:	74696e49 	strbtvc	r6, [r9], #-3657
     e18:	75727453 	ldrbvc	r7, [r2, #-1107]!
     e1c:	41007463 	tstmi	r0, r3, ror #8
     e20:	415f4344 	cmpmi	pc, r4, asr #6
     e24:	6f6c616e 	svcvs	0x006c616e
     e28:	74615767 	strbtvc	r5, [r1], #-1895
     e2c:	6f646863 	svcvs	0x00646863
     e30:	72685467 	rsbvc	r5, r8, #1728053248	; 0x67000000
     e34:	6f687365 	svcvs	0x00687365
     e38:	4373646c 	cmnmi	r3, #1811939328	; 0x6c000000
     e3c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e40:	44410067 	strbmi	r0, [r1], #-103
     e44:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     e48:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     e4c:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
     e50:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     e54:	00746942 	rsbseq	r6, r4, r2, asr #18
     e58:	5f434441 	svcpl	0x00434441
     e5c:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
     e60:	74657365 	strbtvc	r7, [r5], #-869
     e64:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     e68:	74617262 	strbtvc	r7, [r1], #-610
     e6c:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     e70:	75746174 	ldrbvc	r6, [r4, #-372]!
     e74:	44410073 	strbmi	r0, [r1], #-115
     e78:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
     e7c:	4e004741 	cdpmi	7, 0, cr4, cr0, cr1, {2}
     e80:	74537765 	ldrbvc	r7, [r3], #-1893
     e84:	00657461 	rsbeq	r7, r5, r1, ror #8
     e88:	5f434441 	svcpl	0x00434441
     e8c:	6c616e41 	stclvs	14, cr6, [r1], #-260
     e90:	6157676f 	cmpvs	r7, pc, ror #14
     e94:	64686374 	strbtvs	r6, [r8], #-884
     e98:	6953676f 	ldmdbvs	r3, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     e9c:	656c676e 	strbvs	r6, [ip, #-1902]!
     ea0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     ea4:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     ea8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     eac:	44410067 	strbmi	r0, [r1], #-103
     eb0:	65525f43 	ldrbvs	r5, [r2, #-3907]
     eb4:	616c7567 	cmnvs	ip, r7, ror #10
     eb8:	61684372 	smcvs	33842
     ebc:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     ec0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ec4:	65006769 	strvs	r6, [r0, #-1897]
     ec8:	6c62616e 	stfvse	f6, [r2], #-440
     ecc:	61747365 	cmnvs	r4, r5, ror #6
     ed0:	00737574 	rsbseq	r7, r3, r4, ror r5
     ed4:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
     ed8:	65726854 	ldrbvs	r6, [r2, #-2132]!
     edc:	6c6f6873 	stclvs	8, cr6, [pc], #-460
     ee0:	44410064 	strbmi	r0, [r1], #-100
     ee4:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     ee8:	6f4d6373 	svcvs	0x004d6373
     eec:	68436564 	stmdavs	r3, {r2, r5, r6, r8, sl, sp, lr}^
     ef0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     ef4:	756f436c 	strbvc	r4, [pc, #-876]!	; b90 <__Stack_Size+0x790>
     ef8:	6f43746e 	svcvs	0x0043746e
     efc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     f00:	43444100 	movtmi	r4, #16640	; 0x4100
     f04:	7465475f 	strbtvc	r4, [r5], #-1887
     f08:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f0c:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     f10:	61566e6f 	cmpvs	r6, pc, ror #28
     f14:	0065756c 	rsbeq	r7, r5, ip, ror #10
     f18:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     f1c:	52006765 	andpl	r6, r0, #26476544	; 0x1940000
     f20:	006b6e61 	rsbeq	r6, fp, r1, ror #28
     f24:	5f434441 	svcpl	0x00434441
     f28:	6f747541 	svcvs	0x00747541
     f2c:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f30:	64657463 	strbtvs	r7, [r5], #-1123
     f34:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f38:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f3c:	5f434441 	svcpl	0x00434441
     f40:	65747845 	ldrbvs	r7, [r4, #-2117]!
     f44:	6c616e72 	stclvs	14, cr6, [r1], #-456
     f48:	67697254 	undefined
     f4c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f50:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f54:	5f434441 	svcpl	0x00434441
     f58:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     f5c:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     f60:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     f64:	74726174 	ldrbtvc	r6, [r2], #-372
     f68:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f6c:	74617453 	strbtvc	r7, [r1], #-1107
     f70:	41007375 	tstmi	r0, r5, ror r3
     f74:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     f78:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
     f7c:	7463656a 	strbtvc	r6, [r3], #-1386
     f80:	664f6465 	strbvs	r6, [pc], -r5, ror #8
     f84:	74657366 	strbtvc	r7, [r5], #-870
     f88:	43444100 	movtmi	r4, #16640	; 0x4100
     f8c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     f90:	0074696e 	rsbseq	r6, r4, lr, ror #18
     f94:	5f434441 	svcpl	0x00434441
     f98:	65747845 	ldrbvs	r7, [r4, #-2117]!
     f9c:	6c616e72 	stclvs	14, cr6, [r1], #-456
     fa0:	67697254 	undefined
     fa4:	656a6e49 	strbvs	r6, [sl, #-3657]!
     fa8:	64657463 	strbtvs	r7, [r5], #-1123
     fac:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     fb0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     fb4:	5f434441 	svcpl	0x00434441
     fb8:	656a6e49 	strbvs	r6, [sl, #-3657]!
     fbc:	64657463 	strbtvs	r7, [r5], #-1123
     fc0:	63736944 	cmnvs	r3, #1114112	; 0x110000
     fc4:	65646f4d 	strbvs	r6, [r4, #-3917]!
     fc8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     fcc:	5f434441 	svcpl	0x00434441
     fd0:	65747845 	ldrbvs	r7, [r4, #-2117]!
     fd4:	6c616e72 	stclvs	14, cr6, [r1], #-456
     fd8:	67697254 	undefined
     fdc:	656a6e49 	strbvs	r6, [sl, #-3657]!
     fe0:	64657463 	strbtvs	r7, [r5], #-1123
     fe4:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     fe8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     fec:	4c006769 	stcmi	7, cr6, [r0], {105}
     ff0:	6854776f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
     ff4:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     ff8:	00646c6f 	rsbeq	r6, r4, pc, ror #24
     ffc:	5f434441 	svcpl	0x00434441
    1000:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1004:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1008:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    100c:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
    1010:	6f697372 	svcvs	0x00697372
    1014:	6c61566e 	stclvs	6, cr5, [r1], #-440
    1018:	41006575 	tstmi	r0, r5, ror r5
    101c:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
    1020:	6e6e6168 	powvsez	f6, f6, #0.0
    1024:	41006c65 	tstmi	r0, r5, ror #24
    1028:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    102c:	74726174 	ldrbtvc	r6, [r2], #-372
    1030:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    1034:	74617262 	strbtvc	r7, [r1], #-610
    1038:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    103c:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
    1040:	00326765 	eorseq	r6, r2, r5, ror #14
    1044:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
    1048:	00336765 	eorseq	r6, r3, r5, ror #14
    104c:	5f434441 	svcpl	0x00434441
    1050:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1054:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    1058:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    105c:	74536e6f 	ldrbvc	r6, [r3], #-3695
    1060:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1064:	74696200 	strbtvc	r6, [r9], #-512
    1068:	74617473 	strbtvc	r7, [r1], #-1139
    106c:	41007375 	tstmi	r0, r5, ror r3
    1070:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    1074:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
    1078:	53657261 	cmnpl	r5, #268435462	; 0x10000006
    107c:	74726174 	ldrbtvc	r6, [r2], #-372
    1080:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1084:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1088:	5f434441 	svcpl	0x00434441
    108c:	656a6e49 	strbvs	r6, [sl, #-3657]!
    1090:	64657463 	strbtvs	r7, [r5], #-1123
    1094:	75716553 	ldrbvc	r6, [r1, #-1363]!
    1098:	65636e65 	strbvs	r6, [r3, #-3685]!
    109c:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
    10a0:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    10a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    10a8:	44410067 	strbmi	r0, [r1], #-103
    10ac:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    10b0:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    10b4:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    10b8:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    10bc:	43444100 	movtmi	r4, #16640	; 0x4100
    10c0:	6a6e495f 	bvs	1b93644 <__Stack_Size+0x1b93244>
    10c4:	65746365 	ldrbvs	r6, [r4, #-869]!
    10c8:	61684364 	cmnvs	r8, r4, ror #6
    10cc:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    10d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    10d4:	41006769 	tstmi	r0, r9, ror #14
    10d8:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    10dc:	6c706d61 	ldclvs	13, cr6, [r0], #-388
    10e0:	6d695465 	cfstrdvs	mvd5, [r9, #-404]!
    10e4:	44410065 	strbmi	r0, [r1], #-101
    10e8:	74535f43 	ldrbvc	r5, [r3], #-3907
    10ec:	74637572 	strbtvc	r7, [r3], #-1394
    10f0:	74696e49 	strbtvc	r6, [r9], #-3657
    10f4:	43444100 	movtmi	r4, #16640	; 0x4100
    10f8:	666f535f 	undefined
    10fc:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
    1100:	61745365 	cmnvs	r4, r5, ror #6
    1104:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
    1108:	7463656a 	strbtvc	r6, [r3], #-1386
    110c:	6f436465 	svcvs	0x00436465
    1110:	6d43766e 	stclvs	6, cr7, [r3, #-440]
    1114:	44410064 	strbmi	r0, [r1], #-100
    1118:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    111c:	7463656a 	strbtvc	r6, [r3], #-1386
    1120:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
    1124:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1128:	4441006c 	strbmi	r0, [r1], #-108
    112c:	65475f43 	strbvs	r5, [r7, #-3907]
    1130:	616c4674 	smcvs	50276
    1134:	61745367 	cmnvs	r4, r7, ror #6
    1138:	00737574 	rsbseq	r7, r3, r4, ror r5
    113c:	5f434441 	svcpl	0x00434441
    1140:	706d6554 	rsbvc	r6, sp, r4, asr r5
    1144:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
    1148:	7256726f 	subsvc	r7, r6, #-268435450	; 0xf0000006
    114c:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
    1150:	646d4374 	strbtvs	r4, [sp], #-884
    1154:	43444100 	movtmi	r4, #16640	; 0x4100
    1158:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
    115c:	646f4d63 	strbtvs	r4, [pc], #3427	; 1164 <__Stack_Size+0xd64>
    1160:	646d4365 	strbtvs	r4, [sp], #-869
    1164:	43444100 	movtmi	r4, #16640	; 0x4100
    1168:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    116c:	61437465 	cmpvs	r3, r5, ror #8
    1170:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    1174:	6f697461 	svcvs	0x00697461
    1178:	4441006e 	strbmi	r0, [r1], #-110
    117c:	54495f43 	strbpl	r5, [r9], #-3907
    1180:	6d746900 	ldclvs	9, cr6, [r4]
    1184:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1188:	5f434441 	svcpl	0x00434441
    118c:	65707954 	ldrbvs	r7, [r0, #-2388]!
    1190:	00666544 	rsbeq	r6, r6, r4, asr #10
    1194:	5f434441 	svcpl	0x00434441
    1198:	74696e49 	strbtvc	r6, [r9], #-3657
    119c:	43444100 	movtmi	r4, #16640	; 0x4100
    11a0:	7478455f 	ldrbtvc	r4, [r8], #-1375
    11a4:	616e7265 	cmnvs	lr, r5, ror #4
    11a8:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    11ac:	6a6e4967 	bvs	1b93750 <__Stack_Size+0x1b93350>
    11b0:	6f436365 	svcvs	0x00436365
    11b4:	4100766e 	tstmi	r0, lr, ror #12
    11b8:	445f4344 	ldrbmi	r4, [pc], #836	; 11c0 <__Stack_Size+0xdc0>
    11bc:	6d43414d 	stfvse	f4, [r3, #-308]
    11c0:	44410064 	strbmi	r0, [r1], #-100
    11c4:	65475f43 	strbvs	r5, [r7, #-3907]
    11c8:	61754474 	cmnvs	r5, r4, ror r4
    11cc:	646f4d6c 	strbtvs	r4, [pc], #3436	; 11d4 <__Stack_Size+0xdd4>
    11d0:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    11d4:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
    11d8:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    11dc:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    11e0:	414c4600 	cmpmi	ip, r0, lsl #12
    11e4:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
    11e8:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    11ec:	00676966 	rsbeq	r6, r7, r6, ror #18
    11f0:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^
    11f4:	00474457 	subeq	r4, r7, r7, asr r4
    11f8:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    11fc:	7461445f 	strbtvc	r4, [r1], #-1119
    1200:	424f0061 	submi	r0, pc, #97	; 0x61
    1204:	4f54535f 	svcmi	0x0054535f
    1208:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    120c:	5f485341 	svcpl	0x00485341
    1210:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1214:	74704f65 	ldrbtvc	r4, [r0], #-3941
    1218:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    121c:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    1220:	61657200 	cmnvs	r5, r0, lsl #4
    1224:	74756f64 	ldrbtvc	r6, [r5], #-3940
    1228:	74617473 	strbtvc	r7, [r1], #-1139
    122c:	46007375 	undefined
    1230:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1234:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    1238:	575f524f 	ldrbpl	r5, [pc, -pc, asr #4]
    123c:	46005052 	undefined
    1240:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1244:	6172455f 	cmnvs	r2, pc, asr r5
    1248:	61506573 	cmpvs	r0, r3, ror r5
    124c:	46006567 	strmi	r6, [r0], -r7, ror #10
    1250:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1254:	74614c5f 	strbtvc	r4, [r1], #-3167
    1258:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    125c:	414c4600 	cmpmi	ip, r0, lsl #12
    1260:	475f4853 	undefined
    1264:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    1268:	74656665 	strbtvc	r6, [r5], #-1637
    126c:	75426863 	strbvc	r6, [r2, #-2147]
    1270:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1274:	74617453 	strbtvc	r7, [r1], #-1107
    1278:	64007375 	strvs	r7, [r0], #-885
    127c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    1280:	50525700 	subspl	r5, r2, r0, lsl #14
    1284:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1288:	5f485341 	svcpl	0x00485341
    128c:	6f6c6e55 	svcvs	0x006c6e55
    1290:	46006b63 	strmi	r6, [r0], -r3, ror #22
    1294:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1298:	6172455f 	cmnvs	r2, pc, asr r5
    129c:	6c416573 	cfstr64vs	mvdx6, [r1], {115}
    12a0:	6761506c 	strbvs	r5, [r1, -ip, rrx]!
    12a4:	57007365 	strpl	r7, [r0, -r5, ror #6]
    12a8:	00305052 	eorseq	r5, r0, r2, asr r0
    12ac:	31505257 	cmpcc	r0, r7, asr r2
    12b0:	50525700 	subspl	r5, r2, r0, lsl #14
    12b4:	52570032 	subspl	r0, r7, #50	; 0x32
    12b8:	46003350 	undefined
    12bc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    12c0:	6174535f 	cmnvs	r4, pc, asr r3
    12c4:	00737574 	rsbseq	r7, r3, r4, ror r5
    12c8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    12cc:	65475f48 	strbvs	r5, [r7, #-3912]
    12d0:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
    12d4:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
    12d8:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    12dc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    12e0:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    12e4:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    12e8:	4f006574 	svcmi	0x00006574
    12ec:	454b5450 	strbmi	r5, [fp, #-1104]
    12f0:	46005259 	undefined
    12f4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    12f8:	6573555f 	ldrbvs	r5, [r3, #-1375]!
    12fc:	74704f72 	ldrbtvc	r4, [r0], #-3954
    1300:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1304:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
    1308:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    130c:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
    1310:	5f485341 	svcpl	0x00485341
    1314:	64616552 	strbtvs	r6, [r1], #-1362
    1318:	5074754f 	rsbspl	r7, r4, pc, asr #10
    131c:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    1320:	6f697463 	svcvs	0x00697463
    1324:	6c66006e 	stclvs	0, cr0, [r6], #-440
    1328:	73687361 	cmnvc	r8, #-2080374783	; 0x84000001
    132c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1330:	61500073 	cmpvs	r0, r3, ror r0
    1334:	415f6567 	cmpmi	pc, r7, ror #10
    1338:	65726464 	ldrbvs	r6, [r2, #-1124]!
    133c:	46007373 	undefined
    1340:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1344:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    1348:	505f524f 	subspl	r5, pc, pc, asr #4
    134c:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1350:	5f485341 	svcpl	0x00485341
    1354:	6b636f4c 	blvs	18dd08c <__Stack_Size+0x18dcc8c>
    1358:	50525700 	subspl	r5, r2, r0, lsl #14
    135c:	61445f33 	cmpvs	r4, r3, lsr pc
    1360:	73006174 	movwvc	r6, #372	; 0x174
    1364:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1368:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    136c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1370:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1374:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    1378:	31663233 	cmncc	r6, r3, lsr r2
    137c:	665f7830 	undefined
    1380:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1384:	4600632e 	strmi	r6, [r0], -lr, lsr #6
    1388:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    138c:	6572505f 	ldrbvs	r5, [r2, #-95]!
    1390:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    1394:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    1398:	43726566 	cmnmi	r2, #427819008	; 0x19800000
    139c:	4600646d 	strmi	r6, [r0], -sp, ror #8
    13a0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13a4:	7465475f 	strbtvc	r4, [r5], #-1887
    13a8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    13ac:	74617453 	strbtvc	r7, [r1], #-1107
    13b0:	46007375 	undefined
    13b4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13b8:	656c435f 	strbvs	r4, [ip, #-863]!
    13bc:	6c467261 	sfmvs	f7, 2, [r6], {97}
    13c0:	46006761 	strmi	r6, [r0], -r1, ror #14
    13c4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13c8:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
    13cc:	54454c50 	strbpl	r4, [r5], #-3152
    13d0:	4c460045 	mcrrmi	0, 4, r0, r6, cr5
    13d4:	5f485341 	svcpl	0x00485341
    13d8:	59535542 	ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^
    13dc:	50525700 	subspl	r5, r2, r0, lsl #14
    13e0:	61445f31 	cmpvs	r4, r1, lsr pc
    13e4:	46006174 	undefined
    13e8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13ec:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
    13f0:	54554f45 	ldrbpl	r4, [r5], #-3909
    13f4:	6d695400 	cfstrdvs	mvd5, [r9]
    13f8:	74756f65 	ldrbtvc	r6, [r5], #-3941
    13fc:	414c4600 	cmpmi	ip, r0, lsl #12
    1400:	475f4853 	undefined
    1404:	65527465 	ldrbvs	r7, [r2, #-1125]
    1408:	754f6461 	strbvc	r6, [pc, #-1121]	; faf <__Stack_Size+0xbaf>
    140c:	6f725074 	svcvs	0x00725074
    1410:	74636574 	strbtvc	r6, [r3], #-1396
    1414:	536e6f69 	cmnpl	lr, #420	; 0x1a4
    1418:	75746174 	ldrbvc	r6, [r4, #-372]!
    141c:	424f0073 	submi	r0, pc, #115	; 0x73
    1420:	4454535f 	ldrbmi	r5, [r4], #-863
    1424:	57005942 	strpl	r5, [r0, -r2, asr #18]
    1428:	5f305052 	svcpl	0x00305052
    142c:	61746144 	cmnvs	r4, r4, asr #2
    1430:	414c4600 	cmpmi	ip, r0, lsl #12
    1434:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^
    1438:	43666c61 	cmnmi	r6, #24832	; 0x6100
    143c:	656c6379 	strbvs	r6, [ip, #-889]!
    1440:	65636341 	strbvs	r6, [r3, #-833]!
    1444:	46007373 	undefined
    1448:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    144c:	7465475f 	strbtvc	r4, [r5], #-1887
    1450:	74617453 	strbtvc	r7, [r1], #-1107
    1454:	46007375 	undefined
    1458:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    145c:	616e455f 	cmnvs	lr, pc, asr r5
    1460:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
    1464:	65746972 	ldrbvs	r6, [r4, #-2418]!
    1468:	746f7250 	strbtvc	r7, [pc], #592	; 1470 <__Stack_Size+0x1070>
    146c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1470:	46006e6f 	strmi	r6, [r0], -pc, ror #28
    1474:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1478:	7465535f 	strbtvc	r5, [r5], #-863
    147c:	6574614c 	ldrbvs	r6, [r4, #-332]!
    1480:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1484:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1488:	61485f48 	cmpvs	r8, r8, asr #30
    148c:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1490:	41656c63 	cmnmi	r5, r3, ror #24
    1494:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1498:	646d4373 	strbtvs	r4, [sp], #-883
    149c:	414c4600 	cmpmi	ip, r0, lsl #12
    14a0:	505f4853 	subspl	r4, pc, r3, asr r8
    14a4:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    14a8:	704f6d61 	subvc	r6, pc, r1, ror #26
    14ac:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14b0:	65747942 	ldrbvs	r7, [r4, #-2370]!
    14b4:	61746144 	cmnvs	r4, r4, asr #2
    14b8:	414c4600 	cmpmi	ip, r0, lsl #12
    14bc:	475f4853 	undefined
    14c0:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    14c4:	704f7265 	subvc	r7, pc, r5, ror #4
    14c8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14cc:	65747942 	ldrbvs	r7, [r4, #-2370]!
    14d0:	414c4600 	cmpmi	ip, r0, lsl #12
    14d4:	505f4853 	subspl	r4, pc, r3, asr r8
    14d8:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    14dc:	61486d61 	cmpvs	r8, r1, ror #26
    14e0:	6f57666c 	svcvs	0x0057666c
    14e4:	46006472 	undefined
    14e8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    14ec:	414c465f 	cmpmi	ip, pc, asr r6
    14f0:	53550047 	cmppl	r5, #71	; 0x47
    14f4:	44005245 	strmi	r5, [r0], #-581
    14f8:	30617461 	rsbcc	r7, r1, r1, ror #8
    14fc:	74614400 	strbtvc	r4, [r1], #-1024
    1500:	46003161 	strmi	r3, [r0], -r1, ror #2
    1504:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1508:	6761505f 	undefined
    150c:	46007365 	strmi	r7, [r0], -r5, ror #6
    1510:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1514:	0054495f 	subseq	r4, r4, pc, asr r9
    1518:	53414c46 	movtpl	r4, #7238	; 0x1c46
    151c:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1520:	6172676f 	cmnvs	r2, pc, ror #14
    1524:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    1528:	45520064 	ldrbmi	r0, [r2, #-100]
    152c:	56524553 	undefined
    1530:	46004445 	strmi	r4, [r0], -r5, asr #8
    1534:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1538:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    153c:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    1540:	7473614c 	ldrbtvc	r6, [r3], #-332
    1544:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1548:	6f697461 	svcvs	0x00697461
    154c:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1550:	5f485341 	svcpl	0x00485341
    1554:	66657250 	undefined
    1558:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    155c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1560:	47007265 	strmi	r7, [r0, -r5, ror #4]
    1564:	5f4f4950 	svcpl	0x004f4950
    1568:	65707954 	ldrbvs	r7, [r0, #-2388]!
    156c:	00666544 	rsbeq	r6, r6, r4, asr #10
    1570:	706e6970 	rsbvc	r6, lr, r0, ror r9
    1574:	4200736f 	andmi	r7, r0, #-1140850687	; 0xbc000001
    1578:	535f7469 	cmppl	pc, #1761607680	; 0x69000000
    157c:	47005445 	strmi	r5, [r0, -r5, asr #8]
    1580:	5f4f4950 	svcpl	0x004f4950
    1584:	64616552 	strbtvs	r6, [r1], #-1362
    1588:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    158c:	61447475 	cmpvs	r4, r5, ror r4
    1590:	47006174 	smlsdxmi	r0, r4, r1, r6
    1594:	5f4f4950 	svcpl	0x004f4950
    1598:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    159c:	74754f74 	ldrbtvc	r4, [r5], #-3956
    15a0:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    15a4:	4700646d 	strmi	r6, [r0, -sp, ror #8]
    15a8:	5f4f4950 	svcpl	0x004f4950
    15ac:	75727453 	ldrbvc	r7, [r2, #-1107]!
    15b0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    15b4:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    15b8:	61567469 	cmpvs	r6, r9, ror #8
    15bc:	6942006c 	stmdbvs	r2, {r2, r3, r5, r6}^
    15c0:	45525f74 	ldrbmi	r5, [r2, #-3956]
    15c4:	00544553 	subseq	r4, r4, r3, asr r5
    15c8:	4f495047 	svcmi	0x00495047
    15cc:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    15d0:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    15d4:	50470074 	subpl	r0, r7, r4, ror r0
    15d8:	535f4f49 	cmppl	pc, #292	; 0x124
    15dc:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    15e0:	47007374 	smlsdxmi	r0, r4, r3, r7
    15e4:	5f4f4950 	svcpl	0x004f4950
    15e8:	74696e49 	strbtvc	r6, [r9], #-3657
    15ec:	54584500 	ldrbpl	r4, [r8], #-1280
    15f0:	00524349 	subseq	r4, r2, r9, asr #6
    15f4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    15f8:	30316632 	eorscc	r6, r1, r2, lsr r6
    15fc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1600:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1604:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1608:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    160c:	5f783031 	svcpl	0x00783031
    1610:	6f697067 	svcvs	0x00697067
    1614:	7000632e 	andvc	r6, r0, lr, lsr #6
    1618:	616d6e69 	cmnvs	sp, r9, ror #28
    161c:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1620:	5f4f4950 	svcpl	0x004f4950
    1624:	74726f50 	ldrbtvc	r6, [r2], #-3920
    1628:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    162c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    1630:	5f4f4950 	svcpl	0x004f4950
    1634:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1638:	47007469 	strmi	r7, [r0, -r9, ror #8]
    163c:	5f4f4950 	svcpl	0x004f4950
    1640:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1644:	74754f74 	ldrbtvc	r4, [r5], #-3956
    1648:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    164c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1650:	50470067 	subpl	r0, r7, r7, rrx
    1654:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1658:	70616d65 	rsbvc	r6, r1, r5, ror #26
    165c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1660:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1664:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1668:	44747570 	ldrbtmi	r7, [r4], #-1392
    166c:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    1670:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1674:	5f4f4950 	svcpl	0x004f4950
    1678:	65736552 	ldrbvs	r6, [r3, #-1362]!
    167c:	74694274 	strbtvc	r4, [r9], #-628
    1680:	6f500073 	svcvs	0x00500073
    1684:	61567472 	cmpvs	r6, r2, ror r4
    1688:	7563006c 	strbvc	r0, [r3, #-108]!
    168c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1690:	646f6d74 	strbtvs	r6, [pc], #3444	; 1698 <__Stack_Size+0x1298>
    1694:	50470065 	subpl	r0, r7, r5, rrx
    1698:	505f4f49 	subspl	r4, pc, r9, asr #30
    169c:	65526e69 	ldrbvs	r6, [r2, #-3689]
    16a0:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
    16a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16a8:	50470067 	subpl	r0, r7, r7, rrx
    16ac:	505f4f49 	subspl	r4, pc, r9, asr #30
    16b0:	6f536e69 	svcvs	0x00536e69
    16b4:	65637275 	strbvs	r7, [r3, #-629]!
    16b8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    16bc:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    16c0:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    16c4:	44747570 	ldrbtmi	r7, [r4], #-1392
    16c8:	00617461 	rsbeq	r7, r1, r1, ror #8
    16cc:	6d706d74 	ldclvs	13, cr6, [r0, #-464]!
    16d0:	006b7361 	rsbeq	r7, fp, r1, ror #6
    16d4:	4f495047 	svcmi	0x00495047
    16d8:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    16dc:	6b636f4c 	blvs	18dd414 <__Stack_Size+0x18dd014>
    16e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16e4:	63006769 	movwvs	r6, #1897	; 0x769
    16e8:	65727275 	ldrbvs	r7, [r2, #-629]!
    16ec:	6970746e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    16f0:	5047006e 	subpl	r0, r7, lr, rrx
    16f4:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    16f8:	65746972 	ldrbvs	r6, [r4, #-2418]!
    16fc:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1700:	50470031 	subpl	r0, r7, r1, lsr r0
    1704:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 7c3 <__Stack_Size+0x3c3>
    1708:	4c495458 	cfstrdmi	mvd5, [r9], {88}
    170c:	43656e69 	cmnmi	r5, #1680	; 0x690
    1710:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1714:	69420067 	stmdbvs	r2, {r0, r1, r2, r5, r6}^
    1718:	74634174 	strbtvc	r4, [r3], #-372
    171c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1720:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
    1724:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1728:	4700784f 	strmi	r7, [r0, -pc, asr #16]
    172c:	5f4f4950 	svcpl	0x004f4950
    1730:	74696e49 	strbtvc	r6, [r9], #-3657
    1734:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1738:	45007463 	strmi	r7, [r0, #-1123]
    173c:	00524356 	subseq	r4, r2, r6, asr r3
    1740:	4f495047 	svcmi	0x00495047
    1744:	6165525f 	cmnvs	r5, pc, asr r2
    1748:	74754f64 	ldrbtvc	r4, [r5], #-3940
    174c:	44747570 	ldrbtmi	r7, [r4], #-1392
    1750:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    1754:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1758:	5f4f4950 	svcpl	0x004f4950
    175c:	4f494641 	svcmi	0x00494641
    1760:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1764:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    1768:	00524241 	subseq	r4, r2, r1, asr #4
    176c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1770:	656c435f 	strbvs	r4, [ip, #-863]!
    1774:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    1778:	61684351 	cmnvs	r8, r1, asr r3
    177c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1780:	646e6550 	strbtvs	r6, [lr], #-1360
    1784:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1788:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    178c:	5f434956 	svcpl	0x00434956
    1790:	74696e49 	strbtvc	r6, [r9], #-3657
    1794:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1798:	4e007463 	cdpmi	4, 0, cr7, cr0, cr3, {3}
    179c:	5f434956 	svcpl	0x00434956
    17a0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    17a4:	65727275 	ldrbvs	r7, [r2, #-629]!
    17a8:	6550746e 	ldrbvs	r7, [r0, #-1134]
    17ac:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    17b0:	51524967 	cmppl	r2, r7, ror #18
    17b4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    17b8:	006c656e 	rsbeq	r6, ip, lr, ror #10
    17bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    17c0:	7465475f 	strbtvc	r4, [r5], #-1887
    17c4:	6c756146 	ldfvse	f6, [r5], #-280
    17c8:	64644174 	strbtvs	r4, [r4], #-372
    17cc:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    17d0:	73795300 	cmnvc	r9, #0	; 0x0
    17d4:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    17d8:	6c646e61 	stclvs	14, cr6, [r4], #-388
    17dc:	75537265 	ldrbvc	r7, [r3, #-613]
    17e0:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
    17e4:	7469726f 	strbtvc	r7, [r9], #-623
    17e8:	564e0079 	undefined
    17ec:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    17f0:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    17f4:	53414d49 	movtpl	r4, #7497	; 0x1d49
    17f8:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    17fc:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1800:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1804:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    1808:	65747379 	ldrbvs	r7, [r4, #-889]!
    180c:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
    1810:	74007465 	strvc	r7, [r0], #-1125
    1814:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1818:	564e0065 	strbpl	r0, [lr], -r5, rrx
    181c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    1820:	54455345 	strbpl	r5, [r5], #-837
    1824:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    1828:	004b5341 	subeq	r5, fp, r1, asr #6
    182c:	6c756166 	ldfvse	f6, [r5], #-408
    1830:	64646174 	strbtvs	r6, [r4], #-372
    1834:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1838:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    183c:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1840:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1844:	646e6148 	strbtvs	r6, [lr], #-328
    1848:	5072656c 	rsbspl	r6, r2, ip, ror #10
    184c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1850:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1854:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1858:	74730067 	ldrbtvc	r0, [r3], #-103
    185c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1860:	5f783031 	svcpl	0x00783031
    1864:	2f62696c 	svccs	0x0062696c
    1868:	2f637273 	svccs	0x00637273
    186c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1870:	30316632 	eorscc	r6, r1, r2, lsr r6
    1874:	766e5f78 	uqsub16vc	r5, lr, r8
    1878:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    187c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1880:	65475f43 	strbvs	r5, [r7, #-3907]
    1884:	55504374 	ldrbpl	r4, [r0, #-884]
    1888:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    188c:	5f434956 	svcpl	0x00434956
    1890:	6f697250 	svcvs	0x00697250
    1894:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1898:	756f7247 	strbvc	r7, [pc, #-583]!	; 1659 <__Stack_Size+0x1259>
    189c:	564e0070 	undefined
    18a0:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    18a4:	54455345 	strbpl	r5, [r5], #-837
    18a8:	4c554146 	ldfmie	f4, [r5], {70}
    18ac:	53414d54 	movtpl	r4, #7508	; 0x1d54
    18b0:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    18b4:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    18b8:	75437465 	strbvc	r7, [r3, #-1125]
    18bc:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    18c0:	74634174 	strbtvc	r4, [r3], #-372
    18c4:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    18c8:	6c646e61 	stclvs	14, cr6, [r4], #-388
    18cc:	53007265 	movwpl	r7, #613	; 0x265
    18d0:	65747379 	ldrbvs	r7, [r4, #-889]!
    18d4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    18d8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    18dc:	53434900 	movtpl	r4, #14592	; 0x3900
    18e0:	53520052 	cmppl	r2, #82	; 0x52
    18e4:	45565245 	ldrbmi	r5, [r6, #-581]
    18e8:	4e003144 	adfmism	f3, f0, f4
    18ec:	5f434956 	svcpl	0x00434956
    18f0:	656e6547 	strbvs	r6, [lr, #-1351]!
    18f4:	65746172 	ldrbvs	r6, [r4, #-370]!
    18f8:	65726f43 	ldrbvs	r6, [r2, #-3907]!
    18fc:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1900:	564e0074 	undefined
    1904:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1908:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    190c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1910:	646e6148 	strbtvs	r6, [lr], #-328
    1914:	4172656c 	cmnmi	r2, ip, ror #10
    1918:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    191c:	74694265 	strbtvc	r4, [r9], #-613
    1920:	74617453 	strbtvc	r7, [r1], #-1107
    1924:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1928:	5f434956 	svcpl	0x00434956
    192c:	45534142 	ldrbmi	r4, [r3, #-322]
    1930:	43495250 	movtmi	r5, #37456	; 0x9250
    1934:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    1938:	46420047 	strbmi	r0, [r2], -r7, asr #32
    193c:	4e005241 	cdpmi	2, 0, cr5, cr0, cr1, {2}
    1940:	5f434956 	svcpl	0x00434956
    1944:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1948:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    194c:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1950:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    1954:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1958:	00746942 	rsbseq	r6, r4, r2, asr #18
    195c:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    1960:	4300736f 	movwmi	r7, #879	; 0x36f
    1964:	00525346 	subseq	r5, r2, r6, asr #6
    1968:	4349564e 	movtmi	r5, #38478	; 0x964e
    196c:	7465535f 	strbtvc	r5, [r5], #-863
    1970:	74737953 	ldrbtvc	r7, [r3], #-2387
    1974:	61486d65 	cmpvs	r8, r5, ror #26
    1978:	656c646e 	strbvs	r6, [ip, #-1134]!
    197c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1980:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1984:	00746942 	rsbseq	r6, r4, r2, asr #18
    1988:	43524941 	cmpmi	r2, #1064960	; 0x104000
    198c:	564e0052 	undefined
    1990:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1994:	65567465 	ldrbvs	r7, [r6, #-1125]
    1998:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    199c:	6c626154 	stfvse	f6, [r2], #-336
    19a0:	43490065 	movtmi	r0, #36965	; 0x9065
    19a4:	4e005250 	mcrmi	2, 0, r5, cr0, cr0, {2}
    19a8:	5f434956 	svcpl	0x00434956
    19ac:	74696e49 	strbtvc	r6, [r9], #-3657
    19b0:	50485300 	subpl	r5, r8, r0, lsl #6
    19b4:	48530052 	ldmdami	r3, {r1, r4, r6}^
    19b8:	00525343 	subseq	r5, r2, r3, asr #6
    19bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    19c0:	7465475f 	strbtvc	r4, [r5], #-1887
    19c4:	45534142 	ldrbmi	r4, [r3, #-322]
    19c8:	00495250 	subeq	r5, r9, r0, asr r2
    19cc:	41464d4d 	cmpmi	r6, sp, asr #26
    19d0:	6d740052 	ldclvs	0, cr0, [r4, #-328]!
    19d4:	62757370 	rsbsvs	r7, r5, #-1073741823	; 0xc0000001
    19d8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    19dc:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    19e0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    19e4:	646e6148 	strbtvs	r6, [lr], #-328
    19e8:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    19ec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    19f0:	564e0067 	strbpl	r0, [lr], -r7, rrx
    19f4:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    19f8:	65747379 	ldrbvs	r7, [r4, #-889]!
    19fc:	43504c6d 	cmpmi	r0, #27904	; 0x6d00
    1a00:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1a04:	564e0067 	strbpl	r0, [lr], -r7, rrx
    1a08:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1a0c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1a10:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1a14:	43490074 	movtmi	r0, #36980	; 0x9074
    1a18:	74005245 	strvc	r5, [r0], #-581
    1a1c:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1a20:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1a24:	56007974 	undefined
    1a28:	00524f54 	subseq	r4, r2, r4, asr pc
    1a2c:	52505349 	subspl	r5, r0, #603979777	; 0x24000001
    1a30:	53464400 	movtpl	r4, #25600	; 0x6400
    1a34:	46480052 	undefined
    1a38:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    1a3c:	5f434956 	svcpl	0x00434956
    1a40:	46544553 	undefined
    1a44:	544c5541 	strbpl	r5, [ip], #-1345
    1a48:	4b53414d 	blmi	14d1f84 <__Stack_Size+0x14d1b84>
    1a4c:	53464100 	movtpl	r4, #24832	; 0x6100
    1a50:	53490052 	movtpl	r0, #36946	; 0x9052
    1a54:	4e005245 	cdpmi	2, 0, cr5, cr0, cr5, {2}
    1a58:	5f434956 	svcpl	0x00434956
    1a5c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1a60:	746c7561 	strbtvc	r7, [ip], #-1377
    1a64:	646e6148 	strbtvs	r6, [lr], #-328
    1a68:	5372656c 	cmnpl	r2, #452984832	; 0x1b000000
    1a6c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1a70:	74007365 	strvc	r7, [r0], #-869
    1a74:	0032706d 	eorseq	r7, r2, sp, rrx
    1a78:	4349564e 	movtmi	r5, #38478	; 0x964e
    1a7c:	7465475f 	strbtvc	r4, [r5], #-1887
    1a80:	74737953 	ldrbtvc	r7, [r3], #-2387
    1a84:	61486d65 	cmpvs	r8, r5, ror #26
    1a88:	656c646e 	strbvs	r6, [ip, #-1134]!
    1a8c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1a90:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1a94:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1a98:	75746174 	ldrbvc	r6, [r4, #-372]!
    1a9c:	564e0073 	undefined
    1aa0:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    1aa4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1aa8:	74737953 	ldrbtvc	r7, [r3], #-2387
    1aac:	61486d65 	cmpvs	r8, r5, ror #26
    1ab0:	656c646e 	strbvs	r6, [ip, #-1134]!
    1ab4:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1ab8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1abc:	00746942 	rsbseq	r6, r4, r2, asr #18
    1ac0:	6c756166 	ldfvse	f6, [r5], #-408
    1ac4:	756f7374 	strbvc	r7, [pc, #-884]!	; 1758 <__Stack_Size+0x1358>
    1ac8:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    1acc:	73795300 	cmnvc	r9, #0	; 0x0
    1ad0:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1ad4:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1ad8:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    1adc:	706d6565 	rsbvc	r6, sp, r5, ror #10
    1ae0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1ae4:	6f697250 	svcvs	0x00697250
    1ae8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1aec:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1af0:	65475f43 	strbvs	r5, [r7, #-3907]
    1af4:	51524974 	cmppl	r2, r4, ror r9
    1af8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1afc:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1b00:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1b04:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1b08:	61745374 	cmnvs	r4, r4, ror r3
    1b0c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1b10:	4349564e 	movtmi	r5, #38478	; 0x964e
    1b14:	4243535f 	submi	r5, r3, #2080374785	; 0x7c000001
    1b18:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1b1c:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1b20:	72507765 	subsvc	r7, r0, #26476544	; 0x1940000
    1b24:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1b28:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    1b2c:	5f434956 	svcpl	0x00434956
    1b30:	74636556 	strbtvc	r6, [r3], #-1366
    1b34:	00626154 	rsbeq	r6, r2, r4, asr r1
    1b38:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    1b3c:	72696576 	rsbvc	r6, r9, #494927872	; 0x1d800000
    1b40:	61747371 	cmnvs	r4, r1, ror r3
    1b44:	00737574 	rsbseq	r7, r3, r4, ror r5
    1b48:	646e6168 	strbtvs	r6, [lr], #-360
    1b4c:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!
    1b50:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1b54:	50776f4c 	rsbspl	r6, r7, ip, asr #30
    1b58:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
    1b5c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1b60:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1b64:	65475f43 	strbvs	r5, [r7, #-3907]
    1b68:	51524974 	cmppl	r2, r4, ror r9
    1b6c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1b70:	416c656e 	cmnmi	ip, lr, ror #10
    1b74:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1b78:	74694265 	strbtvc	r4, [r9], #-613
    1b7c:	74617453 	strbtvc	r7, [r1], #-1107
    1b80:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1b84:	5f434956 	svcpl	0x00434956
    1b88:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1b8c:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1b90:	5f434956 	svcpl	0x00434956
    1b94:	6f697250 	svcvs	0x00697250
    1b98:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1b9c:	756f7247 	strbvc	r7, [pc, #-583]!	; 195d <__Stack_Size+0x155d>
    1ba0:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1ba4:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ba8:	646e6570 	strbtvs	r6, [lr], #-1392
    1bac:	69676e69 	stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bb0:	74737172 	ldrbtvc	r7, [r3], #-370
    1bb4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1bb8:	52575000 	subspl	r5, r7, #0	; 0x0
    1bbc:	746e455f 	strbtvc	r4, [lr], #-1375
    1bc0:	54537265 	ldrbpl	r7, [r3], #-613
    1bc4:	42444e41 	submi	r4, r4, #1040	; 0x410
    1bc8:	646f4d59 	strbtvs	r4, [pc], #3417	; 1bd0 <__Stack_Size+0x17d0>
    1bcc:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    1bd0:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    1bd4:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1bd8:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1bdc:	5f525750 	svcpl	0x00525750
    1be0:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1be4:	50007469 	andpl	r7, r0, r9, ror #8
    1be8:	525f5257 	subspl	r5, pc, #1879048197	; 0x70000005
    1bec:	6c756765 	ldclvs	7, cr6, [r5], #-404
    1bf0:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    1bf4:	52575000 	subspl	r5, r7, #0	; 0x0
    1bf8:	4456505f 	ldrbmi	r5, [r6], #-95
    1bfc:	6576654c 	ldrbvs	r6, [r6, #-1356]!
    1c00:	5750006c 	ldrbpl	r0, [r0, -ip, rrx]
    1c04:	4c465f52 	mcrrmi	15, 5, r5, r6, cr2
    1c08:	50004741 	andpl	r4, r0, r1, asr #14
    1c0c:	505f5257 	subspl	r5, pc, r7, asr r2
    1c10:	6d434456 	cfstrdvs	mvd4, [r3, #-344]
    1c14:	74730064 	ldrbtvc	r0, [r3], #-100
    1c18:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1c1c:	5f783031 	svcpl	0x00783031
    1c20:	2f62696c 	svccs	0x0062696c
    1c24:	2f637273 	svccs	0x00637273
    1c28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1c2c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1c30:	77705f78 	undefined
    1c34:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1c38:	5f525750 	svcpl	0x00525750
    1c3c:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    1c40:	6c657665 	stclvs	6, cr7, [r5], #-404
    1c44:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c48:	50006769 	andpl	r6, r0, r9, ror #14
    1c4c:	475f5257 	undefined
    1c50:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1c54:	74536761 	ldrbvc	r6, [r3], #-1889
    1c58:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c5c:	52575000 	subspl	r5, r7, #0	; 0x0
    1c60:	746e455f 	strbtvc	r4, [lr], #-1375
    1c64:	54537265 	ldrbpl	r7, [r3], #-613
    1c68:	6f4d504f 	svcvs	0x004d504f
    1c6c:	50006564 	andpl	r6, r0, r4, ror #10
    1c70:	535f5257 	cmppl	pc, #1879048197	; 0x70000005
    1c74:	45504f54 	ldrbmi	r4, [r0, #-3924]
    1c78:	7972746e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1c7c:	52575000 	subspl	r5, r7, #0	; 0x0
    1c80:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    1c84:	4170756b 	cmnmi	r0, fp, ror #10
    1c88:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1c8c:	646d4373 	strbtvs	r4, [sp], #-883
    1c90:	52575000 	subspl	r5, r7, #0	; 0x0
    1c94:	6b61575f 	blvs	1857a18 <__Stack_Size+0x1857618>
    1c98:	50705565 	rsbspl	r5, r0, r5, ror #10
    1c9c:	6d436e69 	stclvs	14, cr6, [r3, #-420]
    1ca0:	50410064 	subpl	r0, r1, r4, rrx
    1ca4:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
    1ca8:	52005254 	andpl	r5, r0, #1073741829	; 0x40000005
    1cac:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1cb0:	004b4c43 	subeq	r4, fp, r3, asr #24
    1cb4:	5f434352 	svcpl	0x00434352
    1cb8:	43434441 	movtmi	r4, #13377	; 0x3441
    1cbc:	6f434b4c 	svcvs	0x00434b4c
    1cc0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1cc4:	43435200 	movtmi	r5, #12800	; 0x3200
    1cc8:	656c435f 	strbvs	r4, [ip, #-863]!
    1ccc:	54497261 	strbpl	r7, [r9], #-609
    1cd0:	646e6550 	strbtvs	r6, [lr], #-1360
    1cd4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1cd8:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
    1cdc:	415f4343 	cmpmi	pc, r3, asr #6
    1ce0:	50324250 	eorspl	r4, r2, r0, asr r2
    1ce4:	70697265 	rsbvc	r7, r9, r5, ror #4
    1ce8:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    1cec:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1cf0:	43520064 	cmpmi	r2, #100	; 0x64
    1cf4:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1cf8:	43520045 	cmpmi	r2, #69	; 0x45
    1cfc:	65475f43 	strbvs	r5, [r7, #-3907]
    1d00:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    1d04:	75746174 	ldrbvc	r6, [r4, #-372]!
    1d08:	44420073 	strbmi	r0, [r2], #-115
    1d0c:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    1d10:	415f4343 	cmpmi	pc, r3, asr #6
    1d14:	50324250 	eorspl	r4, r2, r0, asr r2
    1d18:	70697265 	rsbvc	r7, r9, r5, ror #4
    1d1c:	43520068 	cmpmi	r2, #104	; 0x68
    1d20:	43505f43 	cmpmi	r0, #268	; 0x10c
    1d24:	00324b4c 	eorseq	r4, r2, ip, asr #22
    1d28:	5f434352 	svcpl	0x00434352
    1d2c:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1d30:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1d34:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1d38:	6b636f6c 	blvs	18ddaf0 <__Stack_Size+0x18dd6f0>
    1d3c:	70795473 	rsbsvc	r5, r9, r3, ror r4
    1d40:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1d44:	43435200 	movtmi	r5, #12800	; 0x3200
    1d48:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1d4c:	006c754d 	rsbeq	r7, ip, sp, asr #10
    1d50:	5f434352 	svcpl	0x00434352
    1d54:	50424841 	subpl	r4, r2, r1, asr #16
    1d58:	70697265 	rsbvc	r7, r9, r5, ror #4
    1d5c:	6f6c4368 	svcvs	0x006c4368
    1d60:	6d436b63 	vstrvs	d22, [r3, #-396]
    1d64:	46430064 	strbmi	r0, [r3], -r4, rrx
    1d68:	48005247 	stmdami	r0, {r0, r1, r2, r6, r9, ip, lr}
    1d6c:	5f4b4c43 	svcpl	0x004b4c43
    1d70:	71657246 	cmnvc	r5, r6, asr #4
    1d74:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1d78:	50410079 	subpl	r0, r1, r9, ror r0
    1d7c:	4e453142 	dvfmism	f3, f5, f2
    1d80:	72700052 	rsbsvc	r0, r0, #82	; 0x52
    1d84:	00637365 	rsbeq	r7, r3, r5, ror #6
    1d88:	5f434352 	svcpl	0x00434352
    1d8c:	434f434d 	movtmi	r4, #62285	; 0xf34d
    1d90:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d94:	43520067 	cmpmi	r2, #103	; 0x67
    1d98:	65445f43 	strbvs	r5, [r4, #-3907]
    1d9c:	74696e49 	strbtvc	r6, [r9], #-3657
    1da0:	43435200 	movtmi	r5, #12800	; 0x3200
    1da4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1da8:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    1dac:	53455348 	movtpl	r5, #21320	; 0x5348
    1db0:	74726174 	ldrbtvc	r6, [r2], #-372
    1db4:	52007055 	andpl	r7, r0, #85	; 0x55
    1db8:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    1dbc:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    1dc0:	756f534b 	strbvc	r5, [pc, #-843]!	; 1a7d <__Stack_Size+0x167d>
    1dc4:	00656372 	rsbeq	r6, r5, r2, ror r3
    1dc8:	5f434352 	svcpl	0x00434352
    1dcc:	31425041 	cmpcc	r2, r1, asr #32
    1dd0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1dd4:	65526870 	ldrbvs	r6, [r2, #-2160]
    1dd8:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1ddc:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1de0:	505f4343 	subspl	r4, pc, r3, asr #6
    1de4:	6f434c4c 	svcvs	0x00434c4c
    1de8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1dec:	6c6c7000 	stclvs	0, cr7, [ip]
    1df0:	6c6c756d 	cfstr64vs	mvdx7, [ip], #-436
    1df4:	43435200 	movtmi	r5, #12800	; 0x3200
    1df8:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    1dfc:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1e00:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e04:	43520067 	cmpmi	r2, #103	; 0x67
    1e08:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1e0c:	646d4349 	strbtvs	r4, [sp], #-841
    1e10:	43435200 	movtmi	r5, #12800	; 0x3200
    1e14:	7465475f 	strbtvc	r4, [r5], #-1887
    1e18:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1e1c:	6f534b4c 	svcvs	0x00534b4c
    1e20:	65637275 	strbvs	r7, [r3, #-629]!
    1e24:	42504100 	subsmi	r4, r0, #0	; 0x0
    1e28:	54535232 	ldrbpl	r5, [r3], #-562
    1e2c:	43520052 	cmpmi	r2, #82	; 0x52
    1e30:	50415f43 	subpl	r5, r1, r3, asr #30
    1e34:	65503142 	ldrbvs	r3, [r0, #-322]
    1e38:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1e3c:	6c6c7000 	stclvs	0, cr7, [ip]
    1e40:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    1e44:	41006563 	tstmi	r0, r3, ror #10
    1e48:	4e454248 	cdpmi	2, 4, cr4, cr5, cr8, {2}
    1e4c:	43520052 	cmpmi	r2, #82	; 0x52
    1e50:	43505f43 	cmpmi	r0, #268	; 0x10c
    1e54:	43314b4c 	teqmi	r1, #77824	; 0x13000
    1e58:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e5c:	74730067 	ldrbtvc	r0, [r3], #-103
    1e60:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1e64:	00676572 	rsbeq	r6, r7, r2, ror r5
    1e68:	5f434352 	svcpl	0x00434352
    1e6c:	31425041 	cmpcc	r2, r1, asr #32
    1e70:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1e74:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    1e78:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1e7c:	4100646d 	tstmi	r0, sp, ror #8
    1e80:	45324250 	ldrmi	r4, [r2, #-592]!
    1e84:	5300524e 	movwpl	r5, #590	; 0x24e
    1e88:	74726174 	ldrbtvc	r6, [r2], #-372
    1e8c:	6f437055 	svcvs	0x00437055
    1e90:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1e94:	43520072 	cmpmi	r2, #114	; 0x72
    1e98:	61425f43 	cmpvs	r2, r3, asr #30
    1e9c:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1ea0:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1ea4:	646d4374 	strbtvs	r4, [sp], #-884
    1ea8:	43435200 	movtmi	r5, #12800	; 0x3200
    1eac:	6a64415f 	bvs	1912430 <__Stack_Size+0x1912030>
    1eb0:	48747375 	ldmdami	r4!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
    1eb4:	61434953 	cmpvs	r3, r3, asr r9
    1eb8:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    1ebc:	6f697461 	svcvs	0x00697461
    1ec0:	6c61566e 	stclvs	6, cr5, [r1], #-440
    1ec4:	41006575 	tstmi	r0, r5, ror r5
    1ec8:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1ecc:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    1ed0:	65757165 	ldrbvs	r7, [r5, #-357]!
    1ed4:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1ed8:	5f434352 	svcpl	0x00434352
    1edc:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1ee0:	43435200 	movtmi	r5, #12800	; 0x3200
    1ee4:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1ee8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1eec:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1ef0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1ef4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1ef8:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1efc:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f00:	5f434352 	svcpl	0x00434352
    1f04:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1f08:	5367616c 	cmnpl	r7, #27	; 0x1b
    1f0c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1f10:	43520073 	cmpmi	r2, #115	; 0x73
    1f14:	54525f43 	ldrbpl	r5, [r2], #-3907
    1f18:	4b4c4343 	blmi	1312c2c <__Stack_Size+0x131282c>
    1f1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1f20:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1f24:	555f4343 	ldrbpl	r4, [pc, #-835]	; 1be9 <__Stack_Size+0x17e9>
    1f28:	4c434253 	sfmmi	f4, 2, [r3], {83}
    1f2c:	756f534b 	strbvc	r5, [pc, #-843]!	; 1be9 <__Stack_Size+0x17e9>
    1f30:	00656372 	rsbeq	r6, r5, r2, ror r3
    1f34:	5f434352 	svcpl	0x00434352
    1f38:	61656c43 	cmnvs	r5, r3, asr #24
    1f3c:	616c4672 	smcvs	50274
    1f40:	43520067 	cmpmi	r2, #103	; 0x67
    1f44:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1f48:	4b4c4353 	blmi	1312c9c <__Stack_Size+0x131289c>
    1f4c:	45534800 	ldrbmi	r4, [r3, #-2048]
    1f50:	74617453 	strbtvc	r7, [r1], #-1107
    1f54:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    1f58:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1f5c:	6f434553 	svcvs	0x00434553
    1f60:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1f64:	53595300 	cmppl	r9, #0	; 0x0
    1f68:	5f4b4c43 	svcpl	0x004b4c43
    1f6c:	71657246 	cmnvc	r5, r6, asr #4
    1f70:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1f74:	43520079 	cmpmi	r2, #121	; 0x79
    1f78:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1f7c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1f80:	4c435000 	marmi	acc0, r5, r3
    1f84:	465f324b 	ldrbmi	r3, [pc], -fp, asr #4
    1f88:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1f8c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1f90:	43435200 	movtmi	r5, #12800	; 0x3200
    1f94:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1f98:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f9c:	43520067 	cmpmi	r2, #103	; 0x67
    1fa0:	50415f43 	subpl	r5, r1, r3, asr #30
    1fa4:	65503242 	ldrbvs	r3, [r0, #-578]
    1fa8:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1fac:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1fb0:	646d436b 	strbtvs	r4, [sp], #-875
    1fb4:	43435200 	movtmi	r5, #12800	; 0x3200
    1fb8:	4553485f 	ldrbmi	r4, [r3, #-2143]
    1fbc:	43435200 	movtmi	r5, #12800	; 0x3200
    1fc0:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    1fc4:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1fc8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1fcc:	43500065 	cmpmi	r0, #101	; 0x65
    1fd0:	5f314b4c 	svcpl	0x00314b4c
    1fd4:	71657246 	cmnvc	r5, r6, asr #4
    1fd8:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1fdc:	43520079 	cmpmi	r2, #121	; 0x79
    1fe0:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1fe4:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    1fe8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fec:	41425041 	cmpmi	r2, r1, asr #32
    1ff0:	72504248 	subsvc	r4, r0, #-2147483644	; 0x80000004
    1ff4:	54637365 	strbtpl	r7, [r3], #-869
    1ff8:	656c6261 	strbvs	r6, [ip, #-609]!
    1ffc:	43435200 	movtmi	r5, #12800	; 0x3200
    2000:	7465475f 	strbtvc	r4, [r5], #-1887
    2004:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2008:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    200c:	73007165 	movwvc	r7, #357	; 0x165
    2010:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2014:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2018:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    201c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2020:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    2024:	31663233 	cmncc	r6, r3, lsr r2
    2028:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    202c:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    2030:	43435200 	movtmi	r5, #12800	; 0x3200
    2034:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2038:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    203c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2040:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2044:	6b636f6c 	blvs	18dddfc <__Stack_Size+0x18dd9fc>
    2048:	75636553 	strbvc	r6, [r3, #-1363]!
    204c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2050:	74737953 	ldrbtvc	r7, [r3], #-2387
    2054:	6d436d65 	stclvs	13, cr6, [r3, #-404]
    2058:	43520064 	cmpmi	r2, #100	; 0x64
    205c:	43485f43 	movtmi	r5, #36675	; 0x8f43
    2060:	6f434b4c 	svcvs	0x00434b4c
    2064:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2068:	43435200 	movtmi	r5, #12800	; 0x3200
    206c:	4953485f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, lr}^
    2070:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2074:	5f434352 	svcpl	0x00434352
    2078:	004f434d 	subeq	r4, pc, sp, asr #6
    207c:	5f434352 	svcpl	0x00434352
    2080:	52005449 	andpl	r5, r0, #1224736768	; 0x49000000
    2084:	415f4343 	cmpmi	pc, r3, asr #6
    2088:	65504248 	ldrbvs	r4, [r0, #-584]
    208c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2090:	43435200 	movtmi	r5, #12800	; 0x3200
    2094:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    2098:	6f43324b 	svcvs	0x0043324b
    209c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    20a0:	43444100 	movtmi	r4, #16640	; 0x4100
    20a4:	73657250 	cmnvc	r5, #5	; 0x5
    20a8:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    20ac:	5300656c 	movwpl	r6, #1388	; 0x56c
    20b0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20b4:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    20b8:	6f437465 	svcvs	0x00437465
    20bc:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    20c0:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    20c4:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    20c8:	65535f6b 	ldrbvs	r5, [r3, #-3947]
    20cc:	6c655274 	sfmvs	f5, 2, [r5], #-464
    20d0:	0064616f 	rsbeq	r6, r4, pc, ror #2
    20d4:	54737953 	ldrbtpl	r7, [r3], #-2387
    20d8:	5f6b6369 	svcpl	0x006b6369
    20dc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    20e0:	5367616c 	cmnpl	r7, #27	; 0x1b
    20e4:	75746174 	ldrbvc	r6, [r4, #-372]!
    20e8:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    20ec:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    20f0:	4c465f6b 	mcrrmi	15, 6, r5, r6, cr11
    20f4:	43004741 	movwmi	r4, #1857	; 0x741
    20f8:	42494c41 	submi	r4, r9, #16640	; 0x4100
    20fc:	6d747300 	ldclvs	3, cr7, [r4]
    2100:	31663233 	cmncc	r6, r3, lsr r2
    2104:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2108:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    210c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2110:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2114:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2118:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    211c:	6b636974 	blvs	18dc6f4 <__Stack_Size+0x18dc2f4>
    2120:	4300632e 	movwmi	r6, #814	; 0x32e
    2124:	004c5254 	subeq	r5, ip, r4, asr r2
    2128:	54737953 	ldrbtpl	r7, [r3], #-2387
    212c:	5f6b6369 	svcpl	0x006b6369
    2130:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2134:	43726574 	cmnmi	r2, #486539264	; 0x1d000000
    2138:	5300646d 	movwpl	r6, #1133	; 0x46d
    213c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2140:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    2144:	746e756f 	strbtvc	r7, [lr], #-1391
    2148:	53007265 	movwpl	r7, #613	; 0x265
    214c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2150:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    2154:	6f534b4c 	svcvs	0x00534b4c
    2158:	65637275 	strbvs	r7, [r3, #-629]!
    215c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2160:	4c006769 	stcmi	7, cr6, [r0], {105}
    2164:	0044414f 	subeq	r4, r4, pc, asr #2
    2168:	54737953 	ldrbtpl	r7, [r3], #-2387
    216c:	5f6b6369 	svcpl	0x006b6369
    2170:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    2174:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2178:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
    217c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    2180:	54495f6b 	strbpl	r5, [r9], #-3947
    2184:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2188:	54006769 	strpl	r6, [r0], #-1897
    218c:	4f5f4d49 	svcmi	0x005f4d49
    2190:	61463443 	cmpvs	r6, r3, asr #8
    2194:	6f437473 	svcvs	0x00437473
    2198:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    219c:	4d495400 	cfstrdmi	mvd5, [r9]
    21a0:	31434f5f 	cmpcc	r3, pc, asr pc
    21a4:	616c6f50 	cmnvs	ip, r0, asr pc
    21a8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    21ac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    21b0:	54006769 	strpl	r6, [r0], #-1897
    21b4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    21b8:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    21bc:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    21c0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    21c4:	5f4d4954 	svcpl	0x004d4954
    21c8:	5034434f 	eorspl	r4, r4, pc, asr #6
    21cc:	6f6c6572 	svcvs	0x006c6572
    21d0:	6f436461 	svcvs	0x00436461
    21d4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    21d8:	4d495400 	cfstrdmi	mvd5, [r9]
    21dc:	7465535f 	strbtvc	r5, [r5], #-863
    21e0:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    21e4:	31657261 	cmncc	r5, r1, ror #4
    21e8:	4d495400 	cfstrdmi	mvd5, [r9]
    21ec:	7465535f 	strbtvc	r5, [r5], #-863
    21f0:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    21f4:	32657261 	rsbcc	r7, r5, #268435462	; 0x10000006
    21f8:	4d495400 	cfstrdmi	mvd5, [r9]
    21fc:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2200:	6c616373 	stclvs	3, cr6, [r1], #-460
    2204:	54007265 	strpl	r7, [r0], #-613
    2208:	535f4d49 	cmppl	pc, #4672	; 0x1240
    220c:	6f437465 	svcvs	0x00437465
    2210:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    2214:	54003465 	strpl	r3, [r0], #-1125
    2218:	4f5f4d49 	svcmi	0x005f4d49
    221c:	504e3343 	subpl	r3, lr, r3, asr #6
    2220:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2224:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2228:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    222c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2230:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2234:	6c657250 	sfmvs	f7, 2, [r5], #-320
    2238:	0064616f 	rsbeq	r6, r4, pc, ror #2
    223c:	5f4d4954 	svcpl	0x004d4954
    2240:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    2244:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    2248:	65446570 	strbvs	r6, [r4, #-1392]
    224c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2250:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2254:	616c6f50 	cmnvs	ip, r0, asr pc
    2258:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    225c:	4d495400 	cfstrdmi	mvd5, [r9]
    2260:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2264:	6c657250 	sfmvs	f7, 2, [r5], #-320
    2268:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    226c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2270:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2274:	65475f4d 	strbvs	r5, [r7, #-3917]
    2278:	616c4674 	smcvs	50276
    227c:	61745367 	cmnvs	r4, r7, ror #6
    2280:	00737574 	rsbseq	r7, r3, r4, ror r5
    2284:	5f324954 	svcpl	0x00324954
    2288:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    228c:	54006769 	strpl	r6, [r0], #-1897
    2290:	4f5f4d49 	svcmi	0x005f4d49
    2294:	73614643 	cmnvc	r1, #70254592	; 0x4300000
    2298:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    229c:	4b435f4d 	blmi	10d9fd8 <__Stack_Size+0x10d9bd8>
    22a0:	49540044 	ldmdbmi	r4, {r2, r6}^
    22a4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    22a8:	74696e49 	strbtvc	r6, [r9], #-3657
    22ac:	65707954 	ldrbvs	r7, [r0, #-2388]!
    22b0:	00666544 	rsbeq	r6, r6, r4, asr #10
    22b4:	5f4d4954 	svcpl	0x004d4954
    22b8:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    22bc:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    22c0:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    22c4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    22c8:	54006563 	strpl	r6, [r0], #-1379
    22cc:	445f4d49 	ldrbmi	r4, [pc], #3401	; 22d4 <__Stack_Size+0x1ed4>
    22d0:	6142414d 	cmpvs	r2, sp, asr #2
    22d4:	54006573 	strpl	r6, [r0], #-1395
    22d8:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1597 <__Stack_Size+0x1197>
    22dc:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    22e0:	65725047 	ldrbvs	r5, [r2, #-71]!
    22e4:	6c616373 	stclvs	3, cr6, [r1], #-460
    22e8:	54007265 	strpl	r7, [r0], #-613
    22ec:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    22f0:	434e7843 	movtmi	r7, #59459	; 0xe843
    22f4:	6900646d 	stmdbvs	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    22f8:	616e6574 	smcvs	58964
    22fc:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2300:	5f4d4954 	svcpl	0x004d4954
    2304:	5032434f 	eorspl	r4, r2, pc, asr #6
    2308:	6f6c6572 	svcvs	0x006c6572
    230c:	6f436461 	svcvs	0x00436461
    2310:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2314:	4d495400 	cfstrdmi	mvd5, [r9]
    2318:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    231c:	4f646563 	svcmi	0x00646563
    2320:	6f433243 	svcvs	0x00433243
    2324:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2328:	4d495400 	cfstrdmi	mvd5, [r9]
    232c:	53434f5f 	movtpl	r4, #16223	; 0x3f5f
    2330:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2334:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2338:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    233c:	70555f4d 	subsvc	r5, r5, sp, asr #30
    2340:	65746164 	ldrbvs	r6, [r4, #-356]!
    2344:	75716552 	ldrbvc	r6, [r1, #-1362]!
    2348:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    234c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2350:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2354:	65445f4d 	strbvs	r5, [r4, #-3917]
    2358:	74696e49 	strbtvc	r6, [r9], #-3657
    235c:	4d495400 	cfstrdmi	mvd5, [r9]
    2360:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2364:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    2368:	414d4443 	cmpmi	sp, r3, asr #8
    236c:	4d495400 	cfstrdmi	mvd5, [r9]
    2370:	4d504f5f 	ldclmi	15, cr4, [r0, #-380]
    2374:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2378:	5f4d4954 	svcpl	0x004d4954
    237c:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2380:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2384:	5f4d4954 	svcpl	0x004d4954
    2388:	5031434f 	eorspl	r4, r1, pc, asr #6
    238c:	6f6c6572 	svcvs	0x006c6572
    2390:	6f436461 	svcvs	0x00436461
    2394:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2398:	4d495400 	cfstrdmi	mvd5, [r9]
    239c:	3143495f 	cmpcc	r3, pc, asr r9
    23a0:	616c6f50 	cmnvs	ip, r0, asr pc
    23a4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    23a8:	4d495400 	cfstrdmi	mvd5, [r9]
    23ac:	7465475f 	strbtvc	r4, [r5], #-1887
    23b0:	74706143 	ldrbtvc	r6, [r0], #-323
    23b4:	31657275 	smccc	22309
    23b8:	4d495400 	cfstrdmi	mvd5, [r9]
    23bc:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    23c0:	53656c64 	cmnpl	r5, #25600	; 0x6400
    23c4:	65746174 	ldrbvs	r6, [r4, #-372]!
    23c8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    23cc:	72636d73 	rsbvc	r6, r3, #7360	; 0x1cc0
    23d0:	4d495400 	cfstrdmi	mvd5, [r9]
    23d4:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    23d8:	74736146 	ldrbtvc	r6, [r3], #-326
    23dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    23e0:	54006769 	strpl	r6, [r0], #-1897
    23e4:	00784d49 	rsbseq	r4, r8, r9, asr #26
    23e8:	5f4d4954 	svcpl	0x004d4954
    23ec:	63726f46 	cmnvs	r2, #280	; 0x118
    23f0:	63416465 	movtvs	r6, #5221	; 0x1465
    23f4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    23f8:	4d495400 	cfstrdmi	mvd5, [r9]
    23fc:	3243495f 	subcc	r4, r3, #1556480	; 0x17c000
    2400:	616c6f50 	cmnvs	ip, r0, asr pc
    2404:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2408:	4d495400 	cfstrdmi	mvd5, [r9]
    240c:	7465535f 	strbtvc	r5, [r5], #-863
    2410:	50344349 	eorspl	r4, r4, r9, asr #6
    2414:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2418:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    241c:	4d495400 	cfstrdmi	mvd5, [r9]
    2420:	616c535f 	cmnvs	ip, pc, asr r3
    2424:	6f4d6576 	svcvs	0x004d6576
    2428:	54006564 	strpl	r6, [r0], #-1380
    242c:	4f5f4d49 	svcmi	0x005f4d49
    2430:	53495353 	movtpl	r5, #37715	; 0x9353
    2434:	65746174 	ldrbvs	r6, [r4, #-372]!
    2438:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    243c:	00317263 	eorseq	r7, r1, r3, ror #4
    2440:	5f4d4954 	svcpl	0x004d4954
    2444:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2448:	00666544 	rsbeq	r6, r6, r4, asr #10
    244c:	5f4d4954 	svcpl	0x004d4954
    2450:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2454:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2458:	5f4d4954 	svcpl	0x004d4954
    245c:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2460:	6b636f6c 	blvs	18de218 <__Stack_Size+0x18dde18>
    2464:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2468:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    246c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2470:	5f314954 	svcpl	0x00314954
    2474:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2478:	54006769 	strpl	r6, [r0], #-1897
    247c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2480:	61437465 	cmpvs	r3, r5, ror #8
    2484:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2488:	54003265 	strpl	r3, [r0], #-613
    248c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2490:	61437465 	cmpvs	r3, r5, ror #8
    2494:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2498:	54003365 	strpl	r3, [r0], #-869
    249c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    24a0:	61437465 	cmpvs	r3, r5, ror #8
    24a4:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    24a8:	54003465 	strpl	r3, [r0], #-1125
    24ac:	505f4d49 	subspl	r4, pc, r9, asr #26
    24b0:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    24b4:	4d495400 	cfstrdmi	mvd5, [r9]
    24b8:	414d445f 	cmpmi	sp, pc, asr r4
    24bc:	73727542 	cmnvc	r2, #276824064	; 0x10800000
    24c0:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    24c4:	00687467 	rsbeq	r7, r8, r7, ror #8
    24c8:	5f4d4954 	svcpl	0x004d4954
    24cc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    24d0:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    24d4:	6f697369 	svcvs	0x00697369
    24d8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    24dc:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1597 <__Stack_Size+0x1197>
    24e0:	74757074 	ldrbtvc	r7, [r5], #-116
    24e4:	74617453 	strbtvc	r7, [r1], #-1107
    24e8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    24ec:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    24f0:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    24f4:	0067616c 	rsbeq	r6, r7, ip, ror #2
    24f8:	5f4d4954 	svcpl	0x004d4954
    24fc:	61656c43 	cmnvs	r5, r3, asr #24
    2500:	34434f72 	strbcc	r4, [r3], #-3954
    2504:	00666552 	rsbeq	r6, r6, r2, asr r5
    2508:	5f4d4954 	svcpl	0x004d4954
    250c:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    2510:	65747845 	ldrbvs	r7, [r4, #-2117]!
    2514:	6c616e72 	stclvs	14, cr6, [r1], #-456
    2518:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    251c:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2520:	00676966 	rsbeq	r6, r7, r6, ror #18
    2524:	5f4d4954 	svcpl	0x004d4954
    2528:	61656c43 	cmnvs	r5, r3, asr #24
    252c:	50544972 	subspl	r4, r4, r2, ror r9
    2530:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2534:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2538:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    253c:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    2540:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2544:	00676966 	rsbeq	r6, r7, r6, ror #18
    2548:	5f4d4954 	svcpl	0x004d4954
    254c:	50525241 	subspl	r5, r2, r1, asr #4
    2550:	6f6c6572 	svcvs	0x006c6572
    2554:	6f436461 	svcvs	0x00436461
    2558:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    255c:	6d747300 	ldclvs	3, cr7, [r4]
    2560:	31663233 	cmncc	r6, r3, lsr r2
    2564:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2568:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    256c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2570:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2574:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2578:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
    257c:	5400632e 	strpl	r6, [r0], #-814
    2580:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2584:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2588:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    258c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2590:	6d740074 	ldclvs	0, cr0, [r4, #-464]!
    2594:	65636370 	strbvs	r6, [r3, #-880]!
    2598:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    259c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    25a0:	6f6c4374 	svcvs	0x006c4374
    25a4:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    25a8:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    25ac:	54006e6f 	strpl	r6, [r0], #-3695
    25b0:	4f5f4d49 	svcmi	0x005f4d49
    25b4:	61463243 	cmpvs	r6, r3, asr #4
    25b8:	6f437473 	svcvs	0x00437473
    25bc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    25c0:	4d495400 	cfstrdmi	mvd5, [r9]
    25c4:	6572425f 	ldrbvs	r4, [r2, #-607]!
    25c8:	6f506b61 	svcvs	0x00506b61
    25cc:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    25d0:	54007974 	strpl	r7, [r0], #-2420
    25d4:	535f4d49 	cmppl	pc, #4672	; 0x1240
    25d8:	63656c65 	cmnvs	r5, #25856	; 0x6500
    25dc:	74754f74 	ldrbtvc	r4, [r5], #-3956
    25e0:	54747570 	ldrbtpl	r7, [r4], #-1392
    25e4:	67676972 	undefined
    25e8:	54007265 	strpl	r7, [r0], #-613
    25ec:	545f4d49 	ldrbpl	r4, [pc], #3401	; 25f4 <__Stack_Size+0x21f4>
    25f0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    25f4:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    25f8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    25fc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2600:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2604:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2608:	7463656c 	strbtvc	r6, [r3], #-1388
    260c:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!
    2610:	4d495400 	cfstrdmi	mvd5, [r9]
    2614:	414c465f 	cmpmi	ip, pc, asr r6
    2618:	49540047 	ldmdbmi	r4, {r0, r1, r2, r6}^
    261c:	4f4c5f4d 	svcmi	0x004c5f4d
    2620:	654c4b43 	strbvs	r4, [ip, #-2883]
    2624:	006c6576 	rsbeq	r6, ip, r6, ror r5
    2628:	5f4d4954 	svcpl	0x004d4954
    262c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2630:	746e756f 	strbtvc	r7, [lr], #-1391
    2634:	54007265 	strpl	r7, [r0], #-613
    2638:	445f4d49 	ldrbmi	r4, [pc], #3401	; 2640 <__Stack_Size+0x2240>
    263c:	6f53414d 	svcvs	0x0053414d
    2640:	65637275 	strbvs	r7, [r3, #-629]!
    2644:	4d495400 	cfstrdmi	mvd5, [r9]
    2648:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    264c:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2650:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2654:	4d495400 	cfstrdmi	mvd5, [r9]
    2658:	5043495f 	subpl	r4, r3, pc, asr r9
    265c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2660:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2664:	4d495400 	cfstrdmi	mvd5, [r9]
    2668:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    266c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2670:	4d495400 	cfstrdmi	mvd5, [r9]
    2674:	4353505f 	cmpmi	r3, #95	; 0x5f
    2678:	6f6c6552 	svcvs	0x006c6552
    267c:	6f4d6461 	svcvs	0x004d6461
    2680:	54006564 	strpl	r6, [r0], #-1380
    2684:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2688:	6d437843 	stclvs	8, cr7, [r3, #-268]
    268c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2690:	65475f4d 	strbvs	r5, [r7, #-3917]
    2694:	65725074 	ldrbvs	r5, [r2, #-116]!
    2698:	6c616373 	stclvs	3, cr6, [r1], #-460
    269c:	45007265 	strmi	r7, [r0, #-613]
    26a0:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    26a4:	6c694647 	stclvs	6, cr4, [r9], #-284
    26a8:	00726574 	rsbseq	r6, r2, r4, ror r5
    26ac:	5f4d4954 	svcpl	0x004d4954
    26b0:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    26b4:	74696e49 	strbtvc	r6, [r9], #-3657
    26b8:	65707954 	ldrbvs	r7, [r0, #-2388]!
    26bc:	00666544 	rsbeq	r6, r6, r4, asr #10
    26c0:	5f4d4954 	svcpl	0x004d4954
    26c4:	656c6553 	strbvs	r6, [ip, #-1363]!
    26c8:	61487463 	cmpvs	r8, r3, ror #8
    26cc:	65536c6c 	ldrbvs	r6, [r3, #-3180]
    26d0:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    26d4:	4d495400 	cfstrdmi	mvd5, [r9]
    26d8:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    26dc:	74617265 	strbtvc	r7, [r1], #-613
    26e0:	65764565 	ldrbvs	r4, [r6, #-1381]!
    26e4:	5400746e 	strpl	r7, [r0], #-1134
    26e8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    26ec:	43497465 	movtmi	r7, #37989	; 0x9465
    26f0:	65725032 	ldrbvs	r5, [r2, #-50]!
    26f4:	6c616373 	stclvs	3, cr6, [r1], #-460
    26f8:	54007265 	strpl	r7, [r0], #-613
    26fc:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
    2700:	74657065 	strbtvc	r7, [r5], #-101
    2704:	6f697469 	svcvs	0x00697469
    2708:	756f436e 	strbvc	r4, [pc, #-878]!	; 23a2 <__Stack_Size+0x1fa2>
    270c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2710:	4d495400 	cfstrdmi	mvd5, [r9]
    2714:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2718:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    271c:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2720:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2724:	5f4d4954 	svcpl	0x004d4954
    2728:	504e434f 	subpl	r4, lr, pc, asr #6
    272c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2730:	00797469 	rsbseq	r7, r9, r9, ror #8
    2734:	5f4d4954 	svcpl	0x004d4954
    2738:	45784954 	ldrbmi	r4, [r8, #-2388]!
    273c:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    2740:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2744:	6f534b4c 	svcvs	0x00534b4c
    2748:	65637275 	strbvs	r7, [r3, #-629]!
    274c:	4d495400 	cfstrdmi	mvd5, [r9]
    2750:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    2754:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    2758:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    275c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2760:	70555f4d 	subsvc	r5, r5, sp, asr #30
    2764:	65746164 	ldrbvs	r6, [r4, #-356]!
    2768:	61736944 	cmnvs	r3, r4, asr #18
    276c:	43656c62 	cmnmi	r5, #25088	; 0x6200
    2770:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2774:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2778:	70555f4d 	subsvc	r5, r5, sp, asr #30
    277c:	65746164 	ldrbvs	r6, [r4, #-356]!
    2780:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2784:	54006563 	strpl	r6, [r0], #-1379
    2788:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    278c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    2790:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2794:	00746375 	rsbseq	r6, r4, r5, ror r3
    2798:	5f334954 	svcpl	0x00334954
    279c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    27a0:	54006769 	strpl	r6, [r0], #-1897
    27a4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    27a8:	746e756f 	strbtvc	r7, [lr], #-1391
    27ac:	6f4d7265 	svcvs	0x004d7265
    27b0:	54006564 	strpl	r6, [r0], #-1380
    27b4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1a73 <__Stack_Size+0x1673>
    27b8:	646f636e 	strbtvs	r6, [pc], #878	; 27c0 <__Stack_Size+0x23c0>
    27bc:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    27c0:	66726574 	undefined
    27c4:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    27c8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27cc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27d0:	6f435f4d 	svcvs	0x00435f4d
    27d4:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    27d8:	646f4d72 	strbtvs	r4, [pc], #3442	; 27e0 <__Stack_Size+0x23e0>
    27dc:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    27e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    27e4:	5f4d4954 	svcpl	0x004d4954
    27e8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27ec:	61706d6f 	cmnvs	r0, pc, ror #26
    27f0:	00336572 	eorseq	r6, r3, r2, ror r5
    27f4:	5f4d4954 	svcpl	0x004d4954
    27f8:	61656c43 	cmnvs	r5, r3, asr #24
    27fc:	33434f72 	movtcc	r4, #16242	; 0x3f72
    2800:	00666552 	rsbeq	r6, r6, r2, asr r5
    2804:	5f4d4954 	svcpl	0x004d4954
    2808:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    280c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2810:	5f4d4954 	svcpl	0x004d4954
    2814:	63726f46 	cmnvs	r2, #280	; 0x118
    2818:	434f6465 	movtmi	r6, #62565	; 0xf465
    281c:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    2820:	00676966 	rsbeq	r6, r7, r6, ror #18
    2824:	5f4d4954 	svcpl	0x004d4954
    2828:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    282c:	746e756f 	strbtvc	r7, [lr], #-1391
    2830:	54007265 	strpl	r7, [r0], #-613
    2834:	4f5f4d49 	svcmi	0x005f4d49
    2838:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    283c:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2840:	00746375 	rsbseq	r6, r4, r5, ror r3
    2844:	5f4d4954 	svcpl	0x004d4954
    2848:	656c6553 	strbvs	r6, [ip, #-1363]!
    284c:	6c537463 	cfldrdvs	mvd7, [r3], {99}
    2850:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    2854:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2858:	5f4d4954 	svcpl	0x004d4954
    285c:	4631434f 	ldrtmi	r4, [r1], -pc, asr #6
    2860:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    2864:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2868:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    286c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2870:	6c64494e 	stclvs	9, cr4, [r4], #-312
    2874:	61745365 	cmnvs	r4, r5, ror #6
    2878:	54006574 	strpl	r6, [r0], #-1396
    287c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1b3b <__Stack_Size+0x173b>
    2880:	6f435254 	svcvs	0x00435254
    2884:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2888:	4d495400 	cfstrdmi	mvd5, [r9]
    288c:	31434f5f 	cmpcc	r3, pc, asr pc
    2890:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    2894:	74697261 	strbtvc	r7, [r9], #-609
    2898:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    289c:	00676966 	rsbeq	r6, r7, r6, ror #18
    28a0:	5f4d4954 	svcpl	0x004d4954
    28a4:	53504349 	cmppl	r0, #603979777	; 0x24000001
    28a8:	49540043 	ldmdbmi	r4, {r0, r1, r6}^
    28ac:	76455f4d 	strbvc	r5, [r5], -sp, asr #30
    28b0:	53746e65 	cmnpl	r4, #1616	; 0x650
    28b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    28b8:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    28bc:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    28c0:	74003172 	strvc	r3, [r0], #-370
    28c4:	6363706d 	cmnvs	r3, #109	; 0x6d
    28c8:	0032726d 	eorseq	r7, r2, sp, ror #4
    28cc:	5f4d4954 	svcpl	0x004d4954
    28d0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    28d4:	006c656e 	rsbeq	r6, ip, lr, ror #10
    28d8:	5f4d4954 	svcpl	0x004d4954
    28dc:	656c6553 	strbvs	r6, [ip, #-1363]!
    28e0:	4f437463 	svcmi	0x00437463
    28e4:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    28e8:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    28ec:	6c657250 	sfmvs	f7, 2, [r5], #-320
    28f0:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    28f4:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    28f8:	69006c6f 	stmdbvs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
    28fc:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    2900:	7469736f 	strbtvc	r7, [r9], #-879
    2904:	6c657365 	stclvs	3, cr7, [r5], #-404
    2908:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    290c:	54006e6f 	strpl	r6, [r0], #-3695
    2910:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2914:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2918:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    291c:	6b636f6c 	blvs	18de6d4 <__Stack_Size+0x18de2d4>
    2920:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2924:	54006769 	strpl	r6, [r0], #-1897
    2928:	505f4d49 	subspl	r4, pc, r9, asr #26
    292c:	6f697265 	svcvs	0x00697265
    2930:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2934:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2938:	31434974 	cmpcc	r3, r4, ror r9
    293c:	73657250 	cmnvc	r5, #5	; 0x5
    2940:	656c6163 	strbvs	r6, [ip, #-355]!
    2944:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2948:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    294c:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2950:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2954:	33434974 	movtcc	r4, #14708	; 0x3974
    2958:	73657250 	cmnvc	r5, #5	; 0x5
    295c:	656c6163 	strbvs	r6, [ip, #-355]!
    2960:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2964:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2968:	656c6553 	strbvs	r6, [ip, #-1363]!
    296c:	6f697463 	svcvs	0x00697463
    2970:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2974:	54455f4d 	strbpl	r5, [r5], #-3917
    2978:	6f6c4352 	svcvs	0x006c4352
    297c:	6f4d6b63 	svcvs	0x004d6b63
    2980:	43316564 	teqmi	r1, #419430400	; 0x19000000
    2984:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2988:	6d740067 	ldclvs	0, cr0, [r4, #-412]!
    298c:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    2990:	54007872 	strpl	r7, [r0], #-2162
    2994:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2998:	63656c65 	cmnvs	r5, #25856	; 0x6500
    299c:	656e4f74 	strbvs	r4, [lr, #-3956]!
    29a0:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    29a4:	646f4d65 	strbtvs	r4, [pc], #3429	; 29ac <__Stack_Size+0x25ac>
    29a8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    29ac:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    29b0:	65646f4d 	strbvs	r6, [r4, #-3917]!
    29b4:	4d495400 	cfstrdmi	mvd5, [r9]
    29b8:	4752545f 	undefined
    29bc:	756f534f 	strbvc	r5, [pc, #-847]!	; 2675 <__Stack_Size+0x2275>
    29c0:	00656372 	rsbeq	r6, r5, r2, ror r3
    29c4:	5f4d4954 	svcpl	0x004d4954
    29c8:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    29cc:	74617453 	strbtvc	r7, [r1], #-1107
    29d0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    29d4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    29d8:	616c6f50 	cmnvs	ip, r0, asr pc
    29dc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    29e0:	4d495400 	cfstrdmi	mvd5, [r9]
    29e4:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    29e8:	4d57506c 	ldclmi	0, cr5, [r7, #-432]
    29ec:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    29f0:	00737475 	rsbseq	r7, r3, r5, ror r4
    29f4:	706f6369 	rsbvc	r6, pc, r9, ror #6
    29f8:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    29fc:	6f706574 	svcvs	0x00706574
    2a00:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2a04:	54007974 	strpl	r7, [r0], #-2420
    2a08:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2a0c:	43525444 	cmpmi	r2, #1140850688	; 0x44000000
    2a10:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a14:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a18:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2a1c:	4f726165 	svcmi	0x00726165
    2a20:	65523243 	ldrbvs	r3, [r2, #-579]
    2a24:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2a28:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2a2c:	74784578 	ldrbtvc	r4, [r8], #-1400
    2a30:	616e7265 	cmnvs	lr, r5, ror #4
    2a34:	6f6c436c 	svcvs	0x006c436c
    2a38:	6f436b63 	svcvs	0x00436b63
    2a3c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a40:	4d495400 	cfstrdmi	mvd5, [r9]
    2a44:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2a48:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    2a4c:	6576616c 	ldrbvs	r6, [r6, #-364]!
    2a50:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2a54:	4d495400 	cfstrdmi	mvd5, [r9]
    2a58:	7475415f 	ldrbtvc	r4, [r5], #-351
    2a5c:	74616d6f 	strbtvc	r6, [r1], #-3439
    2a60:	754f6369 	strbvc	r6, [pc, #-873]	; 26ff <__Stack_Size+0x22ff>
    2a64:	74757074 	ldrbtvc	r7, [r5], #-116
    2a68:	4d495400 	cfstrdmi	mvd5, [r9]
    2a6c:	7465535f 	strbtvc	r5, [r5], #-863
    2a70:	6f747541 	svcvs	0x00747541
    2a74:	6f6c6572 	svcvs	0x006c6572
    2a78:	54006461 	strpl	r6, [r0], #-1121
    2a7c:	4f5f4d49 	svcmi	0x005f4d49
    2a80:	75707475 	ldrbvc	r7, [r0, #-1141]!
    2a84:	74534e74 	ldrbvc	r4, [r3], #-3700
    2a88:	00657461 	rsbeq	r7, r5, r1, ror #8
    2a8c:	5f4d4954 	svcpl	0x004d4954
    2a90:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2a94:	5400646d 	strpl	r6, [r0], #-1133
    2a98:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2aa0 <__Stack_Size+0x26a0>
    2a9c:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2aa0:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    2aa4:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2aa8:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2aac:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ab0:	54495f4d 	strbpl	r5, [r9], #-3917
    2ab4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ab8:	54006769 	strpl	r6, [r0], #-1897
    2abc:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2ac0:	6563726f 	strbvs	r7, [r3, #-623]!
    2ac4:	31434f64 	cmpcc	r3, r4, ror #30
    2ac8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2acc:	54006769 	strpl	r6, [r0], #-1897
    2ad0:	435f3449 	cmpmi	pc, #1224736768	; 0x49000000
    2ad4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ad8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2adc:	65445f4d 	strbvs	r5, [r4, #-3917]
    2ae0:	69546461 	ldmdbvs	r4, {r0, r5, r6, sl, sp, lr}^
    2ae4:	5400656d 	strpl	r6, [r0], #-1389
    2ae8:	4f5f4d49 	svcmi	0x005f4d49
    2aec:	6e493343 	cdpvs	3, 4, cr3, cr9, cr3, {2}
    2af0:	54007469 	strpl	r7, [r0], #-1129
    2af4:	4f5f4d49 	svcmi	0x005f4d49
    2af8:	504e3243 	subpl	r3, lr, r3, asr #4
    2afc:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2b00:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2b04:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b08:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2b0c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2b10:	6c6f5034 	stclvs	0, cr5, [pc], #-208
    2b14:	74697261 	strbtvc	r7, [r9], #-609
    2b18:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2b1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2b20:	5f4d4954 	svcpl	0x004d4954
    2b24:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2b28:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2b2c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2b30:	54007469 	strpl	r7, [r0], #-1129
    2b34:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2b38:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2b3c:	5231434f 	eorspl	r4, r1, #1006632961	; 0x3c000001
    2b40:	54006665 	strpl	r6, [r0], #-1637
    2b44:	4f5f4d49 	svcmi	0x005f4d49
    2b48:	6f503343 	svcvs	0x00503343
    2b4c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2b50:	6f437974 	svcvs	0x00437974
    2b54:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b58:	4d495400 	cfstrdmi	mvd5, [r9]
    2b5c:	7478455f 	ldrbtvc	r4, [r8], #-1375
    2b60:	50475254 	subpl	r5, r7, r4, asr r2
    2b64:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2b68:	00797469 	rsbseq	r7, r9, r9, ror #8
    2b6c:	5f4d4954 	svcpl	0x004d4954
    2b70:	494d5750 	stmdbmi	sp, {r4, r6, r8, r9, sl, ip, lr}^
    2b74:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b78:	54006769 	strpl	r6, [r0], #-1897
    2b7c:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2b84 <__Stack_Size+0x2784>
    2b80:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2b84:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    2b88:	5474696e 	ldrbtpl	r6, [r4], #-2414
    2b8c:	44657079 	strbtmi	r7, [r5], #-121
    2b90:	54006665 	strpl	r6, [r0], #-1637
    2b94:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2b98:	54497465 	strbpl	r7, [r9], #-1125
    2b9c:	74617453 	strbtvc	r7, [r1], #-1107
    2ba0:	74007375 	strvc	r7, [r0], #-885
    2ba4:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2ba8:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2bac:	54495f4d 	strbpl	r5, [r9], #-3917
    2bb0:	4d495400 	cfstrdmi	mvd5, [r9]
    2bb4:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    2bb8:	4f646563 	svcmi	0x00646563
    2bbc:	6f433343 	svcvs	0x00433343
    2bc0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2bc4:	4d495400 	cfstrdmi	mvd5, [r9]
    2bc8:	646d435f 	strbtvs	r4, [sp], #-863
    2bcc:	4d495400 	cfstrdmi	mvd5, [r9]
    2bd0:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2bd4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2bd8:	5f4d4954 	svcpl	0x004d4954
    2bdc:	69464349 	stmdbvs	r6, {r0, r3, r6, r8, r9, lr}^
    2be0:	7265746c 	rsbvc	r7, r5, #1811939328	; 0x6c000000
    2be4:	4d495400 	cfstrdmi	mvd5, [r9]
    2be8:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2bec:	4d746365 	ldclmi	3, cr6, [r4, #-404]!
    2bf0:	65747361 	ldrbvs	r7, [r4, #-865]!
    2bf4:	616c5372 	smcvs	50482
    2bf8:	6f4d6576 	svcvs	0x004d6576
    2bfc:	54006564 	strpl	r6, [r0], #-1380
    2c00:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c04:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2c08:	706e4974 	rsbvc	r4, lr, r4, ror r9
    2c0c:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    2c10:	65676769 	strbvs	r6, [r7, #-1897]!
    2c14:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c18:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    2c1c:	61637365 	cmnvs	r3, r5, ror #6
    2c20:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    2c24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2c28:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2c2c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2c30:	6c6f5032 	stclvs	0, cr5, [pc], #-200
    2c34:	74697261 	strbtvc	r7, [r9], #-609
    2c38:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2c3c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2c40:	65746e69 	ldrbvs	r6, [r4, #-3689]!
    2c44:	64726567 	ldrbtvs	r6, [r2], #-1383
    2c48:	64697669 	strbtvs	r7, [r9], #-1641
    2c4c:	55007265 	strpl	r7, [r0, #-613]
    2c50:	54524153 	ldrbpl	r4, [r2], #-339
    2c54:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2c58:	53550041 	cmppl	r5, #65	; 0x41
    2c5c:	5f545241 	svcpl	0x00545241
    2c60:	50746553 	rsbspl	r6, r4, r3, asr r5
    2c64:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2c68:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2c6c:	41535500 	cmpmi	r3, r0, lsl #10
    2c70:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2c74:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2c78:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c7c:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2c80:	6572424e 	ldrbvs	r4, [r2, #-590]!
    2c84:	65446b61 	strbvs	r6, [r4, #-2913]
    2c88:	74636574 	strbtvc	r6, [r3], #-1396
    2c8c:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    2c90:	55006874 	strpl	r6, [r0, #-2164]
    2c94:	54524153 	ldrbpl	r4, [r2], #-339
    2c98:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2c9c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2ca0:	41535500 	cmpmi	r3, r0, lsl #10
    2ca4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2ca8:	6b636f6c 	blvs	18dea60 <__Stack_Size+0x18de660>
    2cac:	74696e49 	strbtvc	r6, [r9], #-3657
    2cb0:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2cb4:	00666544 	rsbeq	r6, r6, r4, asr #10
    2cb8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2cbc:	6d435f54 	stclvs	15, cr5, [r3, #-336]
    2cc0:	53550064 	cmppl	r5, #100	; 0x64
    2cc4:	5f545241 	svcpl	0x00545241
    2cc8:	646e6553 	strbtvs	r6, [lr], #-1363
    2ccc:	61746144 	cmnvs	r4, r4, asr #2
    2cd0:	41535500 	cmpmi	r3, r0, lsl #10
    2cd4:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
    2cd8:	44666c61 	strbtmi	r6, [r6], #-3169
    2cdc:	656c7075 	strbvs	r7, [ip, #-117]!
    2ce0:	646d4378 	strbtvs	r4, [sp], #-888
    2ce4:	41535500 	cmpmi	r3, r0, lsl #10
    2ce8:	575f5452 	undefined
    2cec:	55656b61 	strbpl	r6, [r5, #-2913]!
    2cf0:	53550070 	cmppl	r5, #112	; 0x70
    2cf4:	5f545241 	svcpl	0x00545241
    2cf8:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2cfc:	5500646d 	strpl	r6, [r0, #-1133]
    2d00:	54524153 	ldrbpl	r4, [r2], #-339
    2d04:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    2d08:	74694274 	strbtvc	r4, [r9], #-628
    2d0c:	41535500 	cmpmi	r3, r0, lsl #10
    2d10:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2d14:	4d414472 	cfstrdmi	mvd4, [r1, #-456]
    2d18:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2d1c:	63627061 	cmnvs	r2, #97	; 0x61
    2d20:	6b636f6c 	blvs	18dead8 <__Stack_Size+0x18de6d8>
    2d24:	41535500 	cmpmi	r3, r0, lsl #10
    2d28:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2d2c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2d30:	65505449 	ldrbvs	r5, [r0, #-1097]
    2d34:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2d38:	74694267 	strbtvc	r4, [r9], #-615
    2d3c:	41535500 	cmpmi	r3, r0, lsl #10
    2d40:	475f5452 	undefined
    2d44:	64726175 	ldrbtvs	r6, [r2], #-373
    2d48:	656d6954 	strbvs	r6, [sp, #-2388]!
    2d4c:	41535500 	cmpmi	r3, r0, lsl #10
    2d50:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    2d54:	72424e49 	subvc	r4, r2, #1168	; 0x490
    2d58:	446b6165 	strbtmi	r6, [fp], #-357
    2d5c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    2d60:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2d64:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    2d68:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d6c:	53550067 	cmppl	r5, #103	; 0x67
    2d70:	5f545241 	svcpl	0x00545241
    2d74:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2d78:	41535500 	cmpmi	r3, r0, lsl #10
    2d7c:	445f5452 	ldrbmi	r5, [pc], #1106	; 2d84 <__Stack_Size+0x2984>
    2d80:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2d84:	53550074 	cmppl	r5, #116	; 0x74
    2d88:	5f545241 	svcpl	0x00545241
    2d8c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2d90:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2d94:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2d98:	00746375 	rsbseq	r6, r4, r5, ror r3
    2d9c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2da0:	4d445f54 	stclmi	15, cr5, [r4, #-336]
    2da4:	71655241 	cmnvc	r5, r1, asr #4
    2da8:	41535500 	cmpmi	r3, r0, lsl #10
    2dac:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2db0:	6b636f6c 	blvs	18deb68 <__Stack_Size+0x18de768>
    2db4:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2db8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2dbc:	75007469 	strvc	r7, [r0, #-1129]
    2dc0:	74726173 	ldrbtvc	r6, [r2], #-371
    2dc4:	73616278 	cmnvc	r1, #-2147483641	; 0x80000007
    2dc8:	43520065 	cmpmi	r2, #101	; 0x65
    2dcc:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2dd0:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2dd4:	74617453 	strbtvc	r7, [r1], #-1107
    2dd8:	55007375 	strpl	r7, [r0, #-885]
    2ddc:	54524153 	ldrbpl	r4, [r2], #-339
    2de0:	7465535f 	strbtvc	r5, [r5], #-863
    2de4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2de8:	00737365 	rsbseq	r7, r3, r5, ror #6
    2dec:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2df0:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2df4:	61754774 	cmnvs	r5, r4, ror r7
    2df8:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    2dfc:	5500656d 	strpl	r6, [r0, #-1389]
    2e00:	54524153 	ldrbpl	r4, [r2], #-339
    2e04:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    2e08:	65724264 	ldrbvs	r4, [r2, #-612]!
    2e0c:	55006b61 	strpl	r6, [r0, #-2913]
    2e10:	54524153 	ldrbpl	r4, [r2], #-339
    2e14:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2e18:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2e1c:	53550067 	cmppl	r5, #103	; 0x67
    2e20:	78545241 	ldmdavc	r4, {r0, r6, r9, ip, lr}^
    2e24:	41535500 	cmpmi	r3, r0, lsl #10
    2e28:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2e2c:	7472616d 	ldrbtvc	r6, [r2], #-365
    2e30:	64726143 	ldrbtvs	r6, [r2], #-323
    2e34:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2e38:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e3c:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    2e40:	74537469 	ldrbvc	r7, [r3], #-1129
    2e44:	74637572 	strbtvc	r7, [r3], #-1394
    2e48:	41535500 	cmpmi	r3, r0, lsl #10
    2e4c:	415f5452 	cmpmi	pc, r2, asr r4
    2e50:	65726464 	ldrbvs	r6, [r2, #-1124]!
    2e54:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    2e58:	6f707469 	svcvs	0x00707469
    2e5c:	53550073 	cmppl	r5, #115	; 0x73
    2e60:	5f545241 	svcpl	0x00545241
    2e64:	61656c43 	cmnvs	r5, r3, asr #24
    2e68:	616c4672 	smcvs	50274
    2e6c:	53550067 	cmppl	r5, #103	; 0x67
    2e70:	5f545241 	svcpl	0x00545241
    2e74:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2e78:	61745354 	cmnvs	r4, r4, asr r3
    2e7c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2e80:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e84:	72495f54 	subvc	r5, r9, #336	; 0x150
    2e88:	6f434144 	svcvs	0x00434144
    2e8c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e90:	41535500 	cmpmi	r3, r0, lsl #10
    2e94:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2e98:	6b636f6c 	blvs	18dec50 <__Stack_Size+0x18de850>
    2e9c:	41535500 	cmpmi	r3, r0, lsl #10
    2ea0:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    2ea4:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2ea8:	57726576 	undefined
    2eac:	55656b61 	strbpl	r6, [r5, #-2913]!
    2eb0:	646d4370 	strbtvs	r4, [sp], #-880
    2eb4:	41535500 	cmpmi	r3, r0, lsl #10
    2eb8:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2ebc:	43414472 	movtmi	r4, #5234	; 0x1472
    2ec0:	5500646d 	strpl	r6, [r0, #-1133]
    2ec4:	54524153 	ldrbpl	r4, [r2], #-339
    2ec8:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2ecc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2ed0:	63617266 	cmnvs	r1, #1610612742	; 0x60000006
    2ed4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2ed8:	69646c61 	stmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^
    2edc:	65646976 	strbvs	r6, [r4, #-2422]!
    2ee0:	53550072 	cmppl	r5, #114	; 0x72
    2ee4:	5f545241 	svcpl	0x00545241
    2ee8:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    2eec:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    2ef0:	43414e64 	movtmi	r4, #7780	; 0x1e64
    2ef4:	646d434b 	strbtvs	r4, [sp], #-843
    2ef8:	41535500 	cmpmi	r3, r0, lsl #10
    2efc:	475f5452 	undefined
    2f00:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    2f04:	74536761 	ldrbvc	r6, [r3], #-1889
    2f08:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2f0c:	41535500 	cmpmi	r3, r0, lsl #10
    2f10:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2f14:	53550054 	cmppl	r5, #84	; 0x54
    2f18:	5f545241 	svcpl	0x00545241
    2f1c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2f20:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2f24:	53550074 	cmppl	r5, #116	; 0x74
    2f28:	5f545241 	svcpl	0x00545241
    2f2c:	656b6157 	strbvs	r6, [fp, #-343]!
    2f30:	6f437055 	svcvs	0x00437055
    2f34:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2f38:	41535500 	cmpmi	r3, r0, lsl #10
    2f3c:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    2f40:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2f44:	61446576 	cmpvs	r4, r6, ror r5
    2f48:	55006174 	strpl	r6, [r0, #-372]
    2f4c:	54524153 	ldrbpl	r4, [r2], #-339
    2f50:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2f54:	6c616373 	stclvs	3, cr6, [r1], #-460
    2f58:	55007265 	strpl	r7, [r0, #-613]
    2f5c:	54524153 	ldrbpl	r4, [r2], #-339
    2f60:	4f50435f 	svcmi	0x0050435f
    2f64:	7473004c 	ldrbtvc	r0, [r3], #-76
    2f68:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2f6c:	5f783031 	svcpl	0x00783031
    2f70:	2f62696c 	svccs	0x0062696c
    2f74:	2f637273 	svccs	0x00637273
    2f78:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f7c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2f80:	73755f78 	cmnvc	r5, #480	; 0x1e0
    2f84:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2f88:	73750063 	cmnvc	r5, #99	; 0x63
    2f8c:	72747261 	rsbsvc	r7, r4, #268435462	; 0x10000006
    2f90:	55006765 	strpl	r6, [r0, #-1893]
    2f94:	54524153 	ldrbpl	r4, [r2], #-339
    2f98:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    2f9c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2fa0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2fa4:	7473655f 	ldrbtvc	r6, [r3], #-1375
    2fa8:	006b6361 	rsbeq	r6, fp, r1, ror #6
    2fac:	6164735f 	cmnvs	r4, pc, asr r3
    2fb0:	52006174 	andpl	r6, r0, #29	; 0x1d
    2fb4:	74657365 	strbtvc	r7, [r5], #-869
    2fb8:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    2fbc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2fc0:	6c757000 	ldclvs	0, cr7, [r5]
    2fc4:	74736544 	ldrbtvc	r6, [r3], #-1348
    2fc8:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    2fcc:	61746164 	cmnvs	r4, r4, ror #2
    2fd0:	62655f00 	rsbvs	r5, r5, #0	; 0x0
    2fd4:	5f007373 	svcpl	0x00007373
    2fd8:	74616465 	strbtvc	r6, [r1], #-1125
    2fdc:	74730061 	ldrbtvc	r0, [r3], #-97
    2fe0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2fe4:	5f783031 	svcpl	0x00783031
    2fe8:	2f62696c 	svccs	0x0062696c
    2fec:	2f637273 	svccs	0x00637273
    2ff0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2ff4:	30316632 	eorscc	r6, r1, r2, lsr r6
    2ff8:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    2ffc:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3000:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    3004:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    3008:	74636556 	strbtvc	r6, [r3], #-1366
    300c:	0073726f 	rsbseq	r7, r3, pc, ror #4
    3010:	536c7570 	cmnpl	ip, #469762048	; 0x1c000000
    3014:	5f006372 	svcpl	0x00006372
    3018:	73736273 	cmnvc	r3, #805306375	; 0x30000007
    301c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
    3020:	6f6c2067 	svcvs	0x006c2067
    3024:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    3028:	6300746e 	movwvs	r7, #1134	; 0x46e
    302c:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    3030:	6d72616e 	ldfvse	f6, [r2, #-440]!
    3034:	75625c73 	strbvc	r5, [r2, #-3187]!
    3038:	5c646c69 	stclpl	12, cr6, [r4], #-420
    303c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    3040:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    3044:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    3048:	61652d6d 	cmnvs	r5, sp, ror #26
    304c:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    3050:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3054:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    3058:	735c6362 	cmpvc	ip, #-2013265919	; 0x88000001
    305c:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    3060:	2e2e0062 	cdpcs	0, 2, cr0, cr14, cr2, {3}
    3064:	2f2e2e2f 	svccs	0x002e2e2f
    3068:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    306c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3070:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3074:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3078:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    307c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3080:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3084:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3088:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    308c:	74612f62 	strbtvc	r2, [r1], #-3938
    3090:	74697865 	strbtvc	r7, [r9], #-2149
    3094:	6c00632e 	stcvs	3, cr6, [r0], {46}
    3098:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    309c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    30a0:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
    30a4:	656e6769 	strbvs	r6, [lr, #-1897]!
    30a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
    30ac:	5f5f0074 	svcpl	0x005f0074
    30b0:	635f7465 	cmpvs	pc, #1694498816	; 0x65000000
    30b4:	5f006178 	svcpl	0x00006178
    30b8:	5f74655f 	svcpl	0x0074655f
    30bc:	78656e6f 	stmdavc	r5!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    30c0:	5f007469 	svcpl	0x00007469
    30c4:	6574615f 	ldrbvs	r6, [r4, #-351]!
    30c8:	5f746978 	svcpl	0x00746978
    30cc:	65707974 	ldrbvs	r7, [r0, #-2420]!
    30d0:	5f5f0073 	svcpl	0x005f0073
    30d4:	615f7465 	cmpvs	pc, r5, ror #8
    30d8:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    30dc:	645f0074 	ldrbvs	r0, [pc], #116	; 30e4 <__Stack_Size+0x2ce4>
    30e0:	685f6f73 	ldmdavs	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    30e4:	6c646e61 	stclvs	14, cr6, [r4], #-388
    30e8:	2e2e0065 	cdpcs	0, 2, cr0, cr14, cr5, {3}
    30ec:	2f2e2e2f 	svccs	0x002e2e2f
    30f0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    30f4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    30f8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    30fc:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3100:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3104:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3108:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    310c:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3110:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    3114:	78652f62 	stmdavc	r5!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3118:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    311c:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    3120:	5f00657a 	svcpl	0x0000657a
    3124:	646e6172 	strbtvs	r6, [lr], #-370
    3128:	5f003834 	svcpl	0x00003834
    312c:	72656d65 	rsbvc	r6, r5, #6464	; 0x1940
    3130:	636e6567 	cmnvs	lr, #432013312	; 0x19c00000
    3134:	775f0079 	undefined
    3138:	6f747263 	svcvs	0x00747263
    313c:	735f626d 	cmpvc	pc, #-805306362	; 0xd0000006
    3140:	65746174 	ldrbvs	r6, [r4, #-372]!
    3144:	63775f00 	cmnvs	r7, #0	; 0x0
    3148:	6f747273 	svcvs	0x00747273
    314c:	5f73626d 	svcpl	0x0073626d
    3150:	74617473 	strbtvc	r7, [r1], #-1139
    3154:	6c5f0065 	mrrcvs	0, 6, r0, pc, cr5
    3158:	69736662 	ldmdbvs	r3!, {r1, r5, r6, r9, sl, sp, lr}^
    315c:	5f00657a 	svcpl	0x0000657a
    3160:	7472626d 	ldrbtvc	r6, [r2], #-621
    3164:	5f63776f 	svcpl	0x0063776f
    3168:	74617473 	strbtvc	r7, [r1], #-1139
    316c:	775f0065 	ldrbvc	r0, [pc, -r5, rrx]
    3170:	6d6f7463 	cfstrdvs	mvd7, [pc, #-396]!
    3174:	74735f62 	ldrbtvc	r5, [r3], #-3938
    3178:	00657461 	rsbeq	r7, r5, r1, ror #8
    317c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3180:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
    3184:	62755f00 	rsbsvs	r5, r5, #0	; 0x0
    3188:	5f006675 	svcpl	0x00006675
    318c:	65736162 	ldrbvs	r6, [r3, #-354]!
    3190:	745f5f00 	ldrbvc	r5, [pc], #3840	; 3198 <__Stack_Size+0x2d98>
    3194:	6f685f6d 	svcvs	0x00685f6d
    3198:	5f007275 	svcpl	0x00007275
    319c:	0066735f 	rsbeq	r7, r6, pc, asr r3
    31a0:	5f6e6f5f 	svcpl	0x006e6f5f
    31a4:	74697865 	strbtvc	r7, [r9], #-2149
    31a8:	6772615f 	undefined
    31ac:	635f0073 	cmpvs	pc, #115	; 0x73
    31b0:	696b6f6f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    31b4:	5f5f0065 	svcpl	0x005f0065
    31b8:	756c6773 	strbvc	r6, [ip, #-1907]!
    31bc:	665f0065 	ldrbvs	r0, [pc], -r5, rrx
    31c0:	7367616c 	cmnvc	r7, #27	; 0x1b
    31c4:	73695f00 	cmnvc	r9, #0	; 0x0
    31c8:	6178635f 	cmnvs	r8, pc, asr r3
    31cc:	74735f00 	ldrbtvc	r5, [r3], #-3840
    31d0:	006e6964 	rsbeq	r6, lr, r4, ror #18
    31d4:	6b6c625f 	blvs	1b1bb58 <__Stack_Size+0x1b1b758>
    31d8:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    31dc:	76635f00 	strbtvc	r5, [r3], -r0, lsl #30
    31e0:	66756274 	undefined
    31e4:	666f5f00 	strbtvs	r5, [pc], -r0, lsl #30
    31e8:	74657366 	strbtvc	r7, [r5], #-870
    31ec:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    31f0:	6f747273 	svcvs	0x00747273
    31f4:	5f736377 	svcpl	0x00736377
    31f8:	74617473 	strbtvc	r7, [r1], #-1139
    31fc:	6d5f0065 	ldclvs	0, cr0, [pc, #-404]
    3200:	656c7262 	strbvs	r7, [ip, #-610]!
    3204:	74735f6e 	ldrbtvc	r5, [r3], #-3950
    3208:	00657461 	rsbeq	r7, r5, r1, ror #8
    320c:	616e665f 	cmnvs	lr, pc, asr r6
    3210:	00736772 	rsbseq	r6, r3, r2, ror r7
    3214:	736e665f 	cmnvc	lr, #99614720	; 0x5f00000
    3218:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    321c:	5f006e67 	svcpl	0x00006e67
    3220:	636f6c66 	cmnvs	pc, #26112	; 0x6600
    3224:	00745f6b 	rsbseq	r5, r4, fp, ror #30
    3228:	6474735f 	ldrbtvs	r7, [r4], #-863
    322c:	00727265 	rsbseq	r7, r2, r5, ror #4
    3230:	6769425f 	undefined
    3234:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3238:	6165725f 	cmnvs	r5, pc, asr r2
    323c:	725f0064 	subsvc	r0, pc, #100	; 0x64
    3240:	6c757365 	ldclvs	3, cr7, [r5], #-404
    3244:	006b5f74 	rsbeq	r5, fp, r4, ror pc
    3248:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    324c:	775f5f00 	ldrbvc	r5, [pc, -r0, lsl #30]
    3250:	00626863 	rsbeq	r6, r2, r3, ror #16
    3254:	6474735f 	ldrbtvs	r7, [r4], #-863
    3258:	0074756f 	rsbseq	r7, r4, pc, ror #10
    325c:	7476635f 	ldrbtvc	r6, [r6], #-863
    3260:	006e656c 	rsbeq	r6, lr, ip, ror #10
    3264:	6c69665f 	stclvs	6, cr6, [r9], #-380
    3268:	6e5f0065 	cdpvs	0, 5, cr0, cr15, cr5, {3}
    326c:	73626f69 	cmnvc	r2, #420	; 0x1a4
    3270:	74615f00 	strbtvc	r5, [r1], #-3840
    3274:	74697865 	strbtvc	r7, [r9], #-2149
    3278:	735f0030 	cmpvc	pc, #48	; 0x30
    327c:	616e6769 	cmnvs	lr, r9, ror #14
    3280:	75625f6c 	strbvc	r5, [r2, #-3948]!
    3284:	615f0066 	cmpvs	pc, r6, rrx
    3288:	69746373 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    328c:	625f656d 	subsvs	r6, pc, #457179136	; 0x1b400000
    3290:	5f006675 	svcpl	0x00006675
    3294:	75736572 	ldrbvc	r6, [r3, #-1394]!
    3298:	5f00746c 	svcpl	0x0000746c
    329c:	6863775f 	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    32a0:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
    32a4:	00745f74 	rsbseq	r5, r4, r4, ror pc
    32a8:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
    32ac:	6d5f006b 	ldclvs	0, cr0, [pc, #-428]
    32b0:	00746c75 	rsbseq	r6, r4, r5, ror ip
    32b4:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    32b8:	5f006574 	svcpl	0x00006574
    32bc:	5f6d745f 	svcpl	0x006d745f
    32c0:	72616579 	rsbvc	r6, r1, #507510784	; 0x1e400000
    32c4:	656e5f00 	strbvs	r5, [lr, #-3840]!
    32c8:	00667478 	rsbeq	r7, r6, r8, ror r4
    32cc:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    32d0:	6e6f6d5f 	mcrvs	13, 3, r6, cr15, cr15, {2}
    32d4:	735f5f00 	cmpvc	pc, #0	; 0x0
    32d8:	69646964 	stmdbvs	r4!, {r2, r5, r6, r8, fp, sp, lr}^
    32dc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    32e0:	6d61675f 	stclvs	7, cr6, [r1, #-380]!
    32e4:	735f616d 	cmpvc	pc, #1073741851	; 0x4000001b
    32e8:	676e6769 	strbvs	r6, [lr, -r9, ror #14]!
    32ec:	5f006d61 	svcpl	0x00006d61
    32f0:	65657266 	strbvs	r7, [r5, #-614]!
    32f4:	7473696c 	ldrbtvc	r6, [r3], #-2412
    32f8:	4f4c5f00 	svcmi	0x004c5f00
    32fc:	525f4b43 	subspl	r4, pc, #68608	; 0x10c00
    3300:	52554345 	subspl	r4, r5, #335544321	; 0x14000001
    3304:	45564953 	ldrbmi	r4, [r6, #-2387]
    3308:	5f00545f 	svcpl	0x0000545f
    330c:	0077656e 	rsbseq	r6, r7, lr, ror #10
    3310:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3314:	6164795f 	cmnvs	r4, pc, asr r9
    3318:	5f5f0079 	svcpl	0x005f0079
    331c:	66756273 	undefined
    3320:	6f695f00 	svcvs	0x00695f00
    3324:	5f007362 	svcpl	0x00007362
    3328:	4c49465f 	mcrrmi	6, 5, r4, r9, cr15
    332c:	6d5f0045 	ldclvs	0, cr0, [pc, #-276]
    3330:	61747362 	cmnvs	r4, r2, ror #6
    3334:	745f6574 	ldrbvc	r6, [pc], #1396	; 333c <__Stack_Size+0x2f3c>
    3338:	735f5f00 	cmpvc	pc, #0	; 0x0
    333c:	454c4946 	strbmi	r4, [ip, #-2374]
    3340:	61725f00 	cmnvs	r2, r0, lsl #30
    3344:	6e5f646e 	cdpvs	4, 5, cr6, cr15, cr14, {3}
    3348:	00747865 	rsbseq	r7, r4, r5, ror #16
    334c:	6c626d5f 	stclvs	13, cr6, [r2], #-380
    3350:	735f6e65 	cmpvc	pc, #1616	; 0x650
    3354:	65746174 	ldrbvs	r6, [r4, #-372]!
    3358:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
    335c:	695f0063 	ldmdbvs	pc, {r0, r1, r5, r6}^
    3360:	5f00646e 	svcpl	0x0000646e
    3364:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    3368:	5f746e65 	svcpl	0x00746e65
    336c:	61636f6c 	cmnvs	r3, ip, ror #30
    3370:	5f00656c 	svcpl	0x0000656c
    3374:	656c635f 	strbvs	r6, [ip, #-863]!
    3378:	70756e61 	rsbsvc	r6, r5, r1, ror #28
    337c:	616d5f00 	cmnvs	sp, r0, lsl #30
    3380:	73647778 	cmnvc	r4, #31457280	; 0x1e00000
    3384:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    3388:	00746e65 	rsbseq	r6, r4, r5, ror #28
    338c:	6565735f 	strbvs	r7, [r5, #-863]!
    3390:	5f5f0064 	svcpl	0x005f0064
    3394:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
    3398:	5f5f0074 	svcpl	0x005f0074
    339c:	756c6176 	strbvc	r6, [ip, #-374]!
    33a0:	735f0065 	cmpvc	pc, #101	; 0x65
    33a4:	006b6565 	rsbeq	r6, fp, r5, ror #10
    33a8:	6f70665f 	svcvs	0x0070665f
    33ac:	00745f73 	rsbseq	r5, r4, r3, ror pc
    33b0:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
    33b4:	5f006f6e 	svcpl	0x00006f6e
    33b8:	5f6d745f 	svcpl	0x006d745f
    33bc:	006e696d 	rsbeq	r6, lr, sp, ror #18
    33c0:	7274735f 	rsbsvc	r7, r4, #2080374785	; 0x7c000001
    33c4:	5f6b6f74 	svcpl	0x006b6f74
    33c8:	7473616c 	ldrbtvc	r6, [r3], #-364
    33cc:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    33d0:	65707974 	ldrbvs	r7, [r0, #-2420]!
    33d4:	615f0073 	cmpvs	pc, r3, ror r0
    33d8:	5f006464 	svcpl	0x00006464
    33dc:	6f4c555f 	svcvs	0x004c555f
    33e0:	5f00676e 	svcpl	0x0000676e
    33e4:	64746567 	ldrbtvs	r6, [r4], #-1383
    33e8:	5f657461 	svcpl	0x00657461
    33ec:	00727265 	rsbseq	r7, r2, r5, ror #4
    33f0:	6f6c675f 	svcvs	0x006c675f
    33f4:	5f6c6162 	svcpl	0x006c6162
    33f8:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    33fc:	705f6572 	subsvc	r6, pc, r2, ror r5
    3400:	5f007274 	svcpl	0x00007274
    3404:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    3408:	5f746e65 	svcpl	0x00746e65
    340c:	65746163 	ldrbvs	r6, [r4, #-355]!
    3410:	79726f67 	ldmdbvc	r2!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
    3414:	646f6300 	strbtvs	r6, [pc], #768	; 341c <__Stack_Size+0x301c>
    3418:	755f0065 	ldrbvc	r0, [pc, #-101]	; 33bb <__Stack_Size+0x2fbb>
    341c:	6573756e 	ldrbvs	r7, [r3, #-1390]!
    3420:	61725f64 	cmnvs	r2, r4, ror #30
    3424:	5f00646e 	svcpl	0x0000646e
    3428:	00736477 	rsbseq	r6, r3, r7, ror r4
    342c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3430:	6164775f 	cmnvs	r4, pc, asr r7
    3434:	675f0079 	undefined
    3438:	0065756c 	rsbeq	r7, r5, ip, ror #10
    343c:	616d6e5f 	cmnvs	sp, pc, asr lr
    3440:	636f6c6c 	cmnvs	pc, #27648	; 0x6c00
    3444:	366c5f00 	strbtcc	r5, [ip], -r0, lsl #30
    3448:	625f6134 	subsvs	r6, pc, #13	; 0xd
    344c:	5f006675 	svcpl	0x00006675
    3450:	5f676973 	svcpl	0x00676973
    3454:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    3458:	626e5f00 	rsbvs	r5, lr, #0	; 0x0
    345c:	5f006675 	svcpl	0x00006675
    3460:	73756e75 	cmnvc	r5, #1872	; 0x750
    3464:	5f006465 	svcpl	0x00006465
    3468:	5f6d745f 	svcpl	0x006d745f
    346c:	73647369 	cmnvc	r4, #-1543503871	; 0xa4000001
    3470:	6c5f0074 	mrrcvs	0, 7, r0, pc, cr4
    3474:	6c61636f 	stclvs	3, cr6, [r1], #-444
    3478:	656d6974 	strbvs	r6, [sp, #-2420]!
    347c:	6675625f 	undefined
    3480:	6c635f00 	stclvs	15, cr5, [r3]
    3484:	0065736f 	rsbeq	r7, r5, pc, ror #6
    3488:	3834725f 	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}
    348c:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    3490:	63776f74 	cmnvs	r7, #464	; 0x1d0
    3494:	6174735f 	cmnvs	r4, pc, asr r3
    3498:	5f006574 	svcpl	0x00006574
    349c:	00733570 	rsbseq	r3, r3, r0, ror r5
    34a0:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    34a4:	61646d5f 	cmnvs	r4, pc, asr sp
    34a8:	6d690079 	stclvs	0, cr0, [r9, #-484]!
    34ac:	65727570 	ldrbvs	r7, [r2, #-1392]!
    34b0:	7461645f 	strbtvc	r6, [r1], #-1119
    34b4:	2e2e0061 	cdpcs	0, 2, cr0, cr14, cr1, {3}
    34b8:	2f2e2e2f 	svccs	0x002e2e2f
    34bc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    34c0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    34c4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    34c8:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    34cc:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    34d0:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    34d4:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    34d8:	722f6362 	eorvc	r6, pc, #-2013265919	; 0x88000001
    34dc:	746e6565 	strbtvc	r6, [lr], #-1381
    34e0:	706d692f 	rsbvc	r6, sp, pc, lsr #18
    34e4:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    34e8:	3a630063 	bcc	18c367c <__Stack_Size+0x18c327c>
    34ec:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    34f0:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    34f4:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    34f8:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    34fc:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    3500:	646c6975 	strbtvs	r6, [ip], #-2421
    3504:	6d72615c 	ldfvse	f6, [r2, #-368]!
    3508:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    350c:	656e5c69 	strbvs	r5, [lr, #-3177]!
    3510:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    3514:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    3518:	65725c63 	ldrbvs	r5, [r2, #-3171]!
    351c:	00746e65 	rsbseq	r6, r4, r5, ror #28
    3520:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    3524:	615f696e 	cmpvs	pc, lr, ror #18
    3528:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    352c:	6174735f 	cmnvs	r4, pc, asr r3
    3530:	73007472 	movwvc	r7, #1138	; 0x472
    3534:	5f657a69 	svcpl	0x00657a69
    3538:	5f5f0074 	svcpl	0x005f0074
    353c:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    3540:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    3544:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2beb <__Stack_Size+0x27eb>
    3548:	5f00646e 	svcpl	0x0000646e
    354c:	6572705f 	ldrbvs	r7, [r2, #-95]!
    3550:	74696e69 	strbtvc	r6, [r9], #-3689
    3554:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    3558:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2bff <__Stack_Size+0x27ff>
    355c:	2e00646e 	cdpcs	4, 0, cr6, cr0, cr14, {3}
    3560:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3564:	2f2e2e2f 	svccs	0x002e2e2f
    3568:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    356c:	63672f2e 	cmnvs	r7, #184	; 0xb8
    3570:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    3574:	2f302e33 	svccs	0x00302e33
    3578:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    357c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    3580:	2f636269 	svccs	0x00636269
    3584:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
    3588:	696e692f 	stmdbvs	lr!, {r0, r1, r2, r3, r5, r8, fp, sp, lr}^
    358c:	00632e74 	rsbeq	r2, r3, r4, ror lr
    3590:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    3594:	615f7469 	cmpvs	pc, r9, ror #8
    3598:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    359c:	646e655f 	strbtvs	r6, [lr], #-1375
    35a0:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    35a4:	5f636269 	svcpl	0x00636269
    35a8:	74696e69 	strbtvc	r6, [r9], #-3689
    35ac:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    35b0:	63007961 	movwvs	r7, #2401	; 0x961
    35b4:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    35b8:	6d72616e 	ldfvse	f6, [r2, #-440]!
    35bc:	75625c73 	strbvc	r5, [r2, #-3187]!
    35c0:	5c646c69 	stclpl	12, cr6, [r4], #-420
    35c4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    35c8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    35cc:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    35d0:	61652d6d 	cmnvs	r5, sp, ror #26
    35d4:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    35d8:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    35dc:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    35e0:	6d5c6362 	ldclvs	3, cr6, [ip, #-392]
    35e4:	00637369 	rsbeq	r7, r3, r9, ror #6
    35e8:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    35ec:	665f6362 	ldrbvs	r6, [pc], -r2, ror #6
    35f0:	5f696e69 	svcpl	0x00696e69
    35f4:	61727261 	cmnvs	r2, r1, ror #4
    35f8:	5f5f0079 	svcpl	0x005f0079
    35fc:	69657270 	stmdbvs	r5!, {r4, r5, r6, r9, ip, sp, lr}^
    3600:	5f74696e 	svcpl	0x0074696e
    3604:	61727261 	cmnvs	r2, r1, ror #4
    3608:	74735f79 	ldrbtvc	r5, [r3], #-3961
    360c:	00747261 	rsbseq	r7, r4, r1, ror #4
    3610:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    3614:	615f7469 	cmpvs	pc, r9, ror #8
    3618:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    361c:	6174735f 	cmnvs	r4, pc, asr r3
    3620:	61007472 	tstvs	r0, r2, ror r4
    3624:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
    3628:	615f6465 	cmpvs	pc, r5, ror #8
    362c:	00726464 	rsbseq	r6, r2, r4, ror #8
    3630:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    3634:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    3638:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    363c:	646c6975 	strbtvs	r6, [ip], #-2421
    3640:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    3644:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    3648:	615c646c 	cmpvs	ip, ip, ror #8
    364c:	652d6d72 	strvs	r6, [sp, #-3442]!
    3650:	5c696261 	sfmpl	f6, 2, [r9], #-388
    3654:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3658:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    365c:	5c636269 	sfmpl	f6, 2, [r3], #-420
    3660:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3664:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
    3668:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    366c:	2f2e2e2f 	svccs	0x002e2e2f
    3670:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3674:	63672f2e 	cmnvs	r7, #184	; 0xb8
    3678:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    367c:	2f302e33 	svccs	0x00302e33
    3680:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3684:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    3688:	2f636269 	svccs	0x00636269
    368c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3690:	6d2f676e 	stcvs	7, cr6, [pc, #-440]!
    3694:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    3698:	00632e74 	rsbeq	r2, r3, r4, ror lr
    369c:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    36a0:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
    36a4:	65666675 	strbvs	r6, [r6, #-1653]!
    36a8:	2e2e0072 	mcrcs	0, 1, r0, cr14, cr2, {3}
    36ac:	2f2e2e2f 	svccs	0x002e2e2f
    36b0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    36b4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    36b8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    36bc:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    36c0:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    36c4:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    36c8:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    36cc:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    36d0:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    36d4:	5f5f2f62 	svcpl	0x005f2f62
    36d8:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    36dc:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    36e0:	70797400 	rsbsvc	r7, r9, r0, lsl #8
    36e4:	5f5f0065 	svcpl	0x005f0065
    36e8:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    36ec:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    36f0:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    36f4:	6f727074 	svcvs	0x00727074
    36f8:	5f5f0063 	svcpl	0x005f0063
    36fc:	6c6c6163 	stfvse	f6, [ip], #-396
    3700:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    3704:	6f727074 	svcvs	0x00727074
    3708:	2e007363 	cdpcs	3, 0, cr7, cr0, cr3, {3}
    370c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3710:	2f2e2e2f 	svccs	0x002e2e2f
    3714:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3718:	63672f2e 	cmnvs	r7, #184	; 0xb8
    371c:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    3720:	2f302e33 	svccs	0x00302e33
    3724:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3728:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    372c:	2f636269 	svccs	0x00636269
    3730:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    3734:	5f2f6269 	svcpl	0x002f6269
    3738:	6c61635f 	stclvs	3, cr6, [r1], #-380
    373c:	74615f6c 	strbtvc	r5, [r1], #-3948
    3740:	74697865 	strbtvc	r7, [r9], #-2149
    3744:	6c00632e 	stcvs	3, cr6, [r0], {46}
    3748:	70747361 	rsbsvc	r7, r4, r1, ror #6
    374c:	73657200 	cmnvc	r5, #0	; 0x0
    3750:	74726174 	ldrbtvc	r6, [r2], #-372
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000034 	andeq	r0, r0, r4, lsr r0
       4:	00000036 	andeq	r0, r0, r6, lsr r0
       8:	365d0001 	ldrbcc	r0, [sp], -r1
       c:	3c000000 	stccc	0, cr0, [r0], {0}
      10:	02000000 	andeq	r0, r0, #0	; 0x0
      14:	3c0c7d00 	stccc	13, cr7, [ip], {0}
      18:	dc000000 	stcle	0, cr0, [r0], {0}
      1c:	02000000 	andeq	r0, r0, #0	; 0x0
      20:	00107d00 	andseq	r7, r0, r0, lsl #26
      24:	00000000 	andeq	r0, r0, r0
      28:	dc000000 	stcle	0, cr0, [r0], {0}
      2c:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
      30:	01000000 	tsteq	r0, r0
      34:	00de5d00 	sbcseq	r5, lr, r0, lsl #26
      38:	019c0000 	orrseq	r0, ip, r0
      3c:	00020000 	andeq	r0, r2, r0
      40:	0000107d 	andeq	r1, r0, sp, ror r0
      44:	00000000 	andeq	r0, r0, r0
      48:	01440000 	cmpeq	r4, r0
      4c:	01460000 	cmpeq	r6, r0
      50:	00010000 	andeq	r0, r1, r0
      54:	00014654 	andeq	r4, r1, r4, asr r6
      58:	00014a00 	andeq	r4, r1, r0, lsl #20
      5c:	50000100 	andpl	r0, r0, r0, lsl #2
      60:	00000164 	andeq	r0, r0, r4, ror #2
      64:	0000019c 	muleq	r0, ip, r1
      68:	00540001 	subseq	r0, r4, r1
	...
      74:	02000001 	.word	0x02000001
      78:	01000001 	.word	0x01000001
      7c:	01025d00 	.word	0x01025d00
      80:	01040000 	.word	0x01040000
      84:	00020000 	.word	0x00020000
      88:	0104047d 	.word	0x0104047d
      8c:	010c0000 	.word	0x010c0000
      90:	00020000 	.word	0x00020000
      94:	0000087d 	.word	0x0000087d
      98:	00000000 	.word	0x00000000
      9c:	010c0000 	.word	0x010c0000
      a0:	010e0000 	.word	0x010e0000
      a4:	00010000 	.word	0x00010000
      a8:	00010e5d 	.word	0x00010e5d
      ac:	00011000 	.word	0x00011000
      b0:	7d000200 	.word	0x7d000200
      b4:	00011004 	.word	0x00011004
      b8:	00011800 	.word	0x00011800
      bc:	7d000200 	.word	0x7d000200
      c0:	00000008 	.word	0x00000008
      c4:	00000000 	.word	0x00000000
      c8:	00011800 	.word	0x00011800
      cc:	00011a00 	.word	0x00011a00
      d0:	5d000100 	.word	0x5d000100
      d4:	0000011a 	.word	0x0000011a
      d8:	0000011c 	.word	0x0000011c
      dc:	047d0002 	.word	0x047d0002
      e0:	0000011c 	.word	0x0000011c
      e4:	00000124 	.word	0x00000124
      e8:	087d0002 	.word	0x087d0002
	...
      f4:	00000124 	.word	0x00000124
      f8:	00000126 	.word	0x00000126
      fc:	265d0001 	.word	0x265d0001
     100:	2a000001 	.word	0x2a000001
     104:	02000001 	.word	0x02000001
     108:	2a047d00 	.word	0x2a047d00
     10c:	38000001 	.word	0x38000001
     110:	02000001 	.word	0x02000001
     114:	00087d00 	.word	0x00087d00
     118:	00000000 	.word	0x00000000
     11c:	38000000 	.word	0x38000000
     120:	3a000001 	.word	0x3a000001
     124:	01000001 	.word	0x01000001
     128:	013a5d00 	.word	0x013a5d00
     12c:	013c0000 	.word	0x013c0000
     130:	00020000 	.word	0x00020000
     134:	013c047d 	.word	0x013c047d
     138:	01440000 	.word	0x01440000
     13c:	00020000 	.word	0x00020000
     140:	0000087d 	.word	0x0000087d
     144:	00000000 	.word	0x00000000
     148:	00300000 	.word	0x00300000
     14c:	00320000 	.word	0x00320000
     150:	00010000 	.word	0x00010000
     154:	0000325d 	.word	0x0000325d
     158:	00003600 	.word	0x00003600
     15c:	7d000200 	.word	0x7d000200
     160:	00003604 	.word	0x00003604
     164:	00004400 	.word	0x00004400
     168:	7d000200 	.word	0x7d000200
     16c:	00000008 	.word	0x00000008
     170:	00000000 	.word	0x00000000
     174:	00004400 	.word	0x00004400
     178:	00004600 	.word	0x00004600
     17c:	5d000100 	.word	0x5d000100
     180:	00000046 	.word	0x00000046
     184:	00000048 	.word	0x00000048
     188:	147d0002 	.word	0x147d0002
     18c:	00000048 	.word	0x00000048
     190:	00000138 	.word	0x00000138
     194:	207d0002 	.word	0x207d0002
	...
     1a0:	00000138 	.word	0x00000138
     1a4:	0000013a 	.word	0x0000013a
     1a8:	3a5d0001 	.word	0x3a5d0001
     1ac:	40000001 	.word	0x40000001
     1b0:	02000001 	.word	0x02000001
     1b4:	40107d00 	.word	0x40107d00
     1b8:	a2000001 	.word	0xa2000001
     1bc:	02000001 	.word	0x02000001
     1c0:	00187d00 	.word	0x00187d00
     1c4:	00000000 	.word	0x00000000
     1c8:	a4000000 	.word	0xa4000000
     1cc:	a6000001 	.word	0xa6000001
     1d0:	01000001 	.word	0x01000001
     1d4:	01a65d00 	.word	0x01a65d00
     1d8:	01a80000 	.word	0x01a80000
     1dc:	00020000 	.word	0x00020000
     1e0:	01a8047d 	.word	0x01a8047d
     1e4:	02280000 	.word	0x02280000
     1e8:	00020000 	.word	0x00020000
     1ec:	0000087d 	.word	0x0000087d
	...
     1f8:	00020000 	.word	0x00020000
     1fc:	00010000 	.word	0x00010000
     200:	0000025d 	.word	0x0000025d
     204:	00003800 	.word	0x00003800
     208:	7d000200 	.word	0x7d000200
     20c:	00000008 	.word	0x00000008
     210:	00000000 	.word	0x00000000
     214:	00003800 	.word	0x00003800
     218:	00003a00 	.word	0x00003a00
     21c:	5d000100 	.word	0x5d000100
     220:	0000003a 	.word	0x0000003a
     224:	00000064 	.word	0x00000064
     228:	087d0002 	.word	0x087d0002
	...
     234:	00000038 	.word	0x00000038
     238:	0000003e 	.word	0x0000003e
     23c:	3e500001 	.word	0x3e500001
     240:	64000000 	.word	0x64000000
     244:	01000000 	.word	0x01000000
     248:	00005400 	.word	0x00005400
     24c:	00000000 	.word	0x00000000
     250:	00640000 	.word	0x00640000
     254:	00660000 	.word	0x00660000
     258:	00010000 	.word	0x00010000
     25c:	0000665d 	.word	0x0000665d
     260:	00007000 	.word	0x00007000
     264:	7d000200 	.word	0x7d000200
     268:	00007004 	.word	0x00007004
     26c:	00007a00 	.word	0x00007a00
     270:	7d000200 	.word	0x7d000200
     274:	00000008 	.word	0x00000008
     278:	00000000 	.word	0x00000000
     27c:	00006400 	.word	0x00006400
     280:	00006e00 	.word	0x00006e00
     284:	50000100 	.word	0x50000100
	...
     290:	0000007c 	.word	0x0000007c
     294:	0000007e 	.word	0x0000007e
     298:	7e5d0001 	.word	0x7e5d0001
     29c:	82000000 	.word	0x82000000
     2a0:	02000000 	.word	0x02000000
     2a4:	82047d00 	.word	0x82047d00
     2a8:	9c000000 	.word	0x9c000000
     2ac:	02000000 	.word	0x02000000
     2b0:	00087d00 	.word	0x00087d00
     2b4:	00000000 	.word	0x00000000
     2b8:	7c000000 	.word	0x7c000000
     2bc:	80000000 	.word	0x80000000
     2c0:	01000000 	.word	0x01000000
     2c4:	00805000 	.word	0x00805000
     2c8:	00880000 	.word	0x00880000
     2cc:	00010000 	.word	0x00010000
     2d0:	00000051 	.word	0x00000051
     2d4:	00000000 	.word	0x00000000
     2d8:	00009c00 	.word	0x00009c00
     2dc:	00009e00 	.word	0x00009e00
     2e0:	5d000100 	.word	0x5d000100
     2e4:	0000009e 	.word	0x0000009e
     2e8:	000000b0 	.word	0x000000b0
     2ec:	087d0002 	.word	0x087d0002
	...
     2f8:	0000009c 	.word	0x0000009c
     2fc:	000000a2 	.word	0x000000a2
     300:	a2500001 	.word	0xa2500001
     304:	b0000000 	.word	0xb0000000
     308:	01000000 	.word	0x01000000
     30c:	00005400 	.word	0x00005400
     310:	00000000 	.word	0x00000000
     314:	00b00000 	.word	0x00b00000
     318:	00b20000 	.word	0x00b20000
     31c:	00010000 	.word	0x00010000
     320:	0000b25d 	.word	0x0000b25d
     324:	0000b600 	.word	0x0000b600
     328:	7d000200 	.word	0x7d000200
     32c:	0000b614 	.word	0x0000b614
     330:	0000f400 	.word	0x0000f400
     334:	7d000200 	.word	0x7d000200
     338:	00000020 	.word	0x00000020
     33c:	00000000 	.word	0x00000000
     340:	0000b000 	.word	0x0000b000
     344:	0000c600 	.word	0x0000c600
     348:	50000100 	.word	0x50000100
     34c:	000000c6 	.word	0x000000c6
     350:	000000c8 	.word	0x000000c8
     354:	c8550001 	.word	0xc8550001
     358:	cc000000 	.word	0xcc000000
     35c:	01000000 	.word	0x01000000
     360:	00dc5000 	.word	0x00dc5000
     364:	00f40000 	.word	0x00f40000
     368:	00010000 	.word	0x00010000
     36c:	00000055 	.word	0x00000055
     370:	00000000 	.word	0x00000000
     374:	0000b000 	.word	0x0000b000
     378:	0000c600 	.word	0x0000c600
     37c:	51000100 	.word	0x51000100
     380:	000000c6 	.word	0x000000c6
     384:	000000f4 	.word	0x000000f4
     388:	00570001 	.word	0x00570001
     38c:	00000000 	.word	0x00000000
     390:	f4000000 	.word	0xf4000000
     394:	f6000000 	.word	0xf6000000
     398:	01000000 	.word	0x01000000
     39c:	00f65d00 	.word	0x00f65d00
     3a0:	010c0000 	.word	0x010c0000
     3a4:	00020000 	.word	0x00020000
     3a8:	0000107d 	.word	0x0000107d
     3ac:	00000000 	.word	0x00000000
     3b0:	00f40000 	.word	0x00f40000
     3b4:	00fe0000 	.word	0x00fe0000
     3b8:	00010000 	.word	0x00010000
     3bc:	0000fe50 	.word	0x0000fe50
     3c0:	00010c00 	.word	0x00010c00
     3c4:	56000100 	.word	0x56000100
	...
     3d0:	000000f4 	.word	0x000000f4
     3d4:	000000fe 	.word	0x000000fe
     3d8:	fe510001 	.word	0xfe510001
     3dc:	0c000000 	.word	0x0c000000
     3e0:	01000001 	.word	0x01000001
     3e4:	00005500 	.word	0x00005500
     3e8:	00000000 	.word	0x00000000
     3ec:	010c0000 	.word	0x010c0000
     3f0:	010e0000 	.word	0x010e0000
     3f4:	00010000 	.word	0x00010000
     3f8:	00010e5d 	.word	0x00010e5d
     3fc:	00011200 	.word	0x00011200
     400:	7d000200 	.word	0x7d000200
     404:	0001120c 	.word	0x0001120c
     408:	00012600 	.word	0x00012600
     40c:	7d000200 	.word	0x7d000200
     410:	00000010 	.word	0x00000010
     414:	00000000 	.word	0x00000000
     418:	00010c00 	.word	0x00010c00
     41c:	00011600 	.word	0x00011600
     420:	50000100 	.word	0x50000100
     424:	00000116 	.word	0x00000116
     428:	00000126 	.word	0x00000126
     42c:	00550001 	.word	0x00550001
     430:	00000000 	.word	0x00000000
     434:	28000000 	.word	0x28000000
     438:	2a000001 	.word	0x2a000001
     43c:	01000001 	.word	0x01000001
     440:	012a5d00 	.word	0x012a5d00
     444:	012c0000 	.word	0x012c0000
     448:	00020000 	.word	0x00020000
     44c:	012c107d 	.word	0x012c107d
     450:	01b40000 	.word	0x01b40000
     454:	00020000 	.word	0x00020000
     458:	0000207d 	.word	0x0000207d
     45c:	00000000 	.word	0x00000000
     460:	01280000 	.word	0x01280000
     464:	01300000 	.word	0x01300000
     468:	00010000 	.word	0x00010000
     46c:	00013050 	.word	0x00013050
     470:	0001b400 	.word	0x0001b400
     474:	55000100 	.word	0x55000100
	...
     480:	00000128 	.word	0x00000128
     484:	00000136 	.word	0x00000136
     488:	36510001 	.word	0x36510001
     48c:	b4000001 	.word	0xb4000001
     490:	01000001 	.word	0x01000001
     494:	00005400 	.word	0x00005400
	...
     4a0:	00020000 	.word	0x00020000
     4a4:	00010000 	.word	0x00010000
     4a8:	0000025d 	.word	0x0000025d
     4ac:	00000400 	.word	0x00000400
     4b0:	7d000200 	.word	0x7d000200
     4b4:	0000040c 	.word	0x0000040c
     4b8:	00006000 	.word	0x00006000
     4bc:	7d000200 	.word	0x7d000200
     4c0:	00000020 	.word	0x00000020
	...
     4cc:	00000800 	.word	0x00000800
     4d0:	50000100 	.word	0x50000100
     4d4:	00000008 	.word	0x00000008
     4d8:	00000010 	.word	0x00000010
     4dc:	00540001 	.word	0x00540001
     4e0:	00000000 	.word	0x00000000
     4e4:	60000000 	.word	0x60000000
     4e8:	62000000 	.word	0x62000000
     4ec:	01000000 	.word	0x01000000
     4f0:	00625d00 	.word	0x00625d00
     4f4:	00640000 	.word	0x00640000
     4f8:	00020000 	.word	0x00020000
     4fc:	0064047d 	.word	0x0064047d
     500:	006c0000 	.word	0x006c0000
     504:	00020000 	.word	0x00020000
     508:	0000087d 	.word	0x0000087d
     50c:	00000000 	.word	0x00000000
     510:	00600000 	.word	0x00600000
     514:	00680000 	.word	0x00680000
     518:	00010000 	.word	0x00010000
     51c:	00000050 	.word	0x00000050
     520:	00000000 	.word	0x00000000
     524:	00006c00 	.word	0x00006c00
     528:	00006e00 	.word	0x00006e00
     52c:	5d000100 	.word	0x5d000100
     530:	0000006e 	.word	0x0000006e
     534:	00000072 	.word	0x00000072
     538:	0c7d0002 	.word	0x0c7d0002
     53c:	00000072 	.word	0x00000072
     540:	000000a4 	.word	0x000000a4
     544:	107d0002 	.word	0x107d0002
	...
     550:	000000a4 	.word	0x000000a4
     554:	000000a6 	.word	0x000000a6
     558:	a65d0001 	.word	0xa65d0001
     55c:	e8000000 	.word	0xe8000000
     560:	02000000 	.word	0x02000000
     564:	00087d00 	.word	0x00087d00
     568:	00000000 	.word	0x00000000
     56c:	a4000000 	.word	0xa4000000
     570:	ac000000 	.word	0xac000000
     574:	01000000 	.word	0x01000000
     578:	00ac5000 	.word	0x00ac5000
     57c:	00e80000 	.word	0x00e80000
     580:	00010000 	.word	0x00010000
     584:	00000054 	.word	0x00000054
     588:	00000000 	.word	0x00000000
     58c:	0000e800 	.word	0x0000e800
     590:	0000ee00 	.word	0x0000ee00
     594:	5d000100 	.word	0x5d000100
     598:	000000ee 	.word	0x000000ee
     59c:	0000010a 	.word	0x0000010a
     5a0:	0c7d0002 	.word	0x0c7d0002
     5a4:	0000010a 	.word	0x0000010a
     5a8:	00000160 	.word	0x00000160
     5ac:	107d0002 	.word	0x107d0002
	...
     5b8:	000000e8 	.word	0x000000e8
     5bc:	00000114 	.word	0x00000114
     5c0:	00500001 	.word	0x00500001
     5c4:	00000000 	.word	0x00000000
     5c8:	e8000000 	.word	0xe8000000
     5cc:	12000000 	.word	0x12000000
     5d0:	01000001 	.word	0x01000001
     5d4:	00005100 	.word	0x00005100
     5d8:	00000000 	.word	0x00000000
     5dc:	01120000 	.word	0x01120000
     5e0:	014a0000 	.word	0x014a0000
     5e4:	00010000 	.word	0x00010000
     5e8:	00000051 	.word	0x00000051
     5ec:	00000000 	.word	0x00000000
     5f0:	00011400 	.word	0x00011400
     5f4:	00014400 	.word	0x00014400
     5f8:	50000100 	.word	0x50000100
	...
     604:	00000160 	.word	0x00000160
     608:	00000162 	.word	0x00000162
     60c:	625d0001 	.word	0x625d0001
     610:	8a000001 	.word	0x8a000001
     614:	02000001 	.word	0x02000001
     618:	8a0c7d00 	.word	0x8a0c7d00
     61c:	ec000001 	.word	0xec000001
     620:	02000001 	.word	0x02000001
     624:	00107d00 	.word	0x00107d00
     628:	00000000 	.word	0x00000000
     62c:	60000000 	.word	0x60000000
     630:	9c000001 	.word	0x9c000001
     634:	01000001 	.word	0x01000001
     638:	01aa5000 	.word	0x01aa5000
     63c:	01ae0000 	.word	0x01ae0000
     640:	00010000 	.word	0x00010000
     644:	00000050 	.word	0x00000050
     648:	00000000 	.word	0x00000000
     64c:	00016000 	.word	0x00016000
     650:	00019a00 	.word	0x00019a00
     654:	51000100 	.word	0x51000100
	...
     660:	00000160 	.word	0x00000160
     664:	00000180 	.word	0x00000180
     668:	00520001 	.word	0x00520001
     66c:	00000000 	.word	0x00000000
     670:	98000000 	.word	0x98000000
     674:	ba000001 	.word	0xba000001
     678:	01000001 	.word	0x01000001
     67c:	01d05200 	.word	0x01d05200
     680:	01d80000 	.word	0x01d80000
     684:	00010000 	.word	0x00010000
     688:	0001da53 	.word	0x0001da53
     68c:	0001ec00 	.word	0x0001ec00
     690:	53000100 	.word	0x53000100
	...
     69c:	0000019a 	.word	0x0000019a
     6a0:	000001ca 	.word	0x000001ca
     6a4:	00510001 	.word	0x00510001
     6a8:	00000000 	.word	0x00000000
     6ac:	0000      	.short	0x0000
     6ae:	00          	.byte	0x00
     6af:	04          	.byte	0x04
     6b0:	06000000 	.word	0x06000000
     6b4:	01000000 	.word	0x01000000
     6b8:	00065d00 	.word	0x00065d00
     6bc:	00340000 	.word	0x00340000
     6c0:	00020000 	.word	0x00020000
     6c4:	0000087d 	.word	0x0000087d
     6c8:	00000000 	.word	0x00000000
     6cc:	00040000 	.word	0x00040000
     6d0:	001a0000 	.word	0x001a0000
     6d4:	00010000 	.word	0x00010000
     6d8:	00000050 	.word	0x00000050
     6dc:	00000000 	.word	0x00000000
     6e0:	00003400 	.word	0x00003400
     6e4:	00003600 	.word	0x00003600
     6e8:	5d000100 	.word	0x5d000100
     6ec:	00000036 	.word	0x00000036
     6f0:	00000054 	.word	0x00000054
     6f4:	0c7d0002 	.word	0x0c7d0002
     6f8:	00000054 	.word	0x00000054
     6fc:	0000006c 	.word	0x0000006c
     700:	107d0002 	.word	0x107d0002
	...
     70c:	00000034 	.word	0x00000034
     710:	00000042 	.word	0x00000042
     714:	42500001 	.word	0x42500001
     718:	6c000000 	.word	0x6c000000
     71c:	01000000 	.word	0x01000000
     720:	00005500 	.word	0x00005500
     724:	00000000 	.word	0x00000000
     728:	006c0000 	.word	0x006c0000
     72c:	006e0000 	.word	0x006e0000
     730:	00010000 	.word	0x00010000
     734:	00006e5d 	.word	0x00006e5d
     738:	0000a000 	.word	0x0000a000
     73c:	7d000200 	.word	0x7d000200
     740:	00000008 	.word	0x00000008
     744:	00000000 	.word	0x00000000
     748:	00006c00 	.word	0x00006c00
     74c:	00007a00 	.word	0x00007a00
     750:	50000100 	.word	0x50000100
     754:	0000007a 	.word	0x0000007a
     758:	00000084 	.word	0x00000084
     75c:	84540001 	.word	0x84540001
     760:	8e000000 	.word	0x8e000000
     764:	01000000 	.word	0x01000000
     768:	00005200 	.word	0x00005200
     76c:	00000000 	.word	0x00000000
     770:	00a00000 	.word	0x00a00000
     774:	00a20000 	.word	0x00a20000
     778:	00010000 	.word	0x00010000
     77c:	0000a25d 	.word	0x0000a25d
     780:	0000d000 	.word	0x0000d000
     784:	7d000200 	.word	0x7d000200
     788:	00000008 	.word	0x00000008
     78c:	00000000 	.word	0x00000000
     790:	0000a000 	.word	0x0000a000
     794:	0000ae00 	.word	0x0000ae00
     798:	50000100 	.word	0x50000100
     79c:	000000ae 	.word	0x000000ae
     7a0:	000000d0 	.word	0x000000d0
     7a4:	00540001 	.word	0x00540001
     7a8:	00000000 	.word	0x00000000
     7ac:	b6000000 	.word	0xb6000000
     7b0:	c0000000 	.word	0xc0000000
     7b4:	01000000 	.word	0x01000000
     7b8:	00005200 	.word	0x00005200
     7bc:	00000000 	.word	0x00000000
     7c0:	00d00000 	.word	0x00d00000
     7c4:	00d20000 	.word	0x00d20000
     7c8:	00010000 	.word	0x00010000
     7cc:	0000d25d 	.word	0x0000d25d
     7d0:	0000da00 	.word	0x0000da00
     7d4:	7d000200 	.word	0x7d000200
     7d8:	0000da04 	.word	0x0000da04
     7dc:	0000ec00 	.word	0x0000ec00
     7e0:	7d000200 	.word	0x7d000200
     7e4:	00000008 	.word	0x00000008
     7e8:	00000000 	.word	0x00000000
     7ec:	0000d000 	.word	0x0000d000
     7f0:	0000e200 	.word	0x0000e200
     7f4:	50000100 	.word	0x50000100
	...
     804:	00000006 	.word	0x00000006
     808:	00500001 	.word	0x00500001
     80c:	00000000 	.word	0x00000000
     810:	08000000 	.word	0x08000000
     814:	0a000000 	.word	0x0a000000
     818:	01000000 	.word	0x01000000
     81c:	000a5d00 	.word	0x000a5d00
     820:	000c0000 	.word	0x000c0000
     824:	00020000 	.word	0x00020000
     828:	000c087d 	.word	0x000c087d
     82c:	00940000 	.word	0x00940000
     830:	00020000 	.word	0x00020000
     834:	0000207d 	.word	0x0000207d
     838:	00000000 	.word	0x00000000
     83c:	00940000 	.word	0x00940000
     840:	00960000 	.word	0x00960000
     844:	00010000 	.word	0x00010000
     848:	0000965d 	.word	0x0000965d
     84c:	0002f400 	.word	0x0002f400
     850:	7d000200 	.word	0x7d000200
     854:	00000008 	.word	0x00000008
     858:	00000000 	.word	0x00000000
     85c:	00009400 	.word	0x00009400
     860:	0000ae00 	.word	0x0000ae00
     864:	50000100 	.word	0x50000100
     868:	00000108 	.word	0x00000108
     86c:	0000010a 	.word	0x0000010a
     870:	64500001 	.word	0x64500001
     874:	66000001 	.word	0x66000001
     878:	01000001 	.word	0x01000001
     87c:	01c05000 	.word	0x01c05000
     880:	01c20000 	.word	0x01c20000
     884:	00010000 	.word	0x00010000
     888:	00022850 	.word	0x00022850
     88c:	00022a00 	.word	0x00022a00
     890:	50000100 	.word	0x50000100
     894:	0000028c 	.word	0x0000028c
     898:	0000028e 	.word	0x0000028e
     89c:	dc500001 	.word	0xdc500001
     8a0:	e0000002 	.word	0xe0000002
     8a4:	01000002 	.word	0x01000002
     8a8:	00005000 	.word	0x00005000
     8ac:	00000000 	.word	0x00000000
     8b0:	00f40000 	.word	0x00f40000
     8b4:	01080000 	.word	0x01080000
     8b8:	00010000 	.word	0x00010000
     8bc:	00015054 	.word	0x00015054
     8c0:	00016400 	.word	0x00016400
     8c4:	54000100 	.word	0x54000100
     8c8:	000001ac 	.word	0x000001ac
     8cc:	000001c0 	.word	0x000001c0
     8d0:	0c540001 	.word	0x0c540001
     8d4:	28000002 	.word	0x28000002
     8d8:	01000002 	.word	0x01000002
     8dc:	02745400 	.word	0x02745400
     8e0:	028c0000 	.word	0x028c0000
     8e4:	00010000 	.word	0x00010000
     8e8:	0002d854 	.word	0x0002d854
     8ec:	0002da00 	.word	0x0002da00
     8f0:	50000100 	.word	0x50000100
     8f4:	000002de 	.word	0x000002de
     8f8:	000002f4 	.word	0x000002f4
     8fc:	00540001 	.word	0x00540001
     900:	00000000 	.word	0x00000000
     904:	02000000 	.word	0x02000000
     908:	08000000 	.word	0x08000000
     90c:	01000000 	.word	0x01000000
     910:	00145300 	.word	0x00145300
     914:	00180000 	.word	0x00180000
     918:	00010000 	.word	0x00010000
     91c:	00001e53 	.word	0x00001e53
     920:	00002e00 	.word	0x00002e00
     924:	5c000100 	.word	0x5c000100
     928:	0000002e 	.word	0x0000002e
     92c:	00000048 	.word	0x00000048
     930:	00520001 	.word	0x00520001
     934:	00000000 	.word	0x00000000
     938:	84000000 	.word	0x84000000
     93c:	86000000 	.word	0x86000000
     940:	01000000 	.word	0x01000000
     944:	00005100 	.word	0x00005100
     948:	00000000 	.word	0x00000000
     94c:	00a80000 	.word	0x00a80000
     950:	00aa0000 	.word	0x00aa0000
     954:	00010000 	.word	0x00010000
     958:	00000050 	.word	0x00000050
     95c:	00000000 	.word	0x00000000
     960:	0000c000 	.word	0x0000c000
     964:	0000c200 	.word	0x0000c200
     968:	50000100 	.word	0x50000100
	...
     974:	000000e0 	.word	0x000000e0
     978:	000000e2 	.word	0x000000e2
     97c:	00500001 	.word	0x00500001
     980:	00000000 	.word	0x00000000
     984:	ec000000 	.word	0xec000000
     988:	f0000000 	.word	0xf0000000
     98c:	01000000 	.word	0x01000000
     990:	00005100 	.word	0x00005100
     994:	00000000 	.word	0x00000000
     998:	01100000 	.word	0x01100000
     99c:	01140000 	.word	0x01140000
     9a0:	00010000 	.word	0x00010000
     9a4:	0001145d 	.word	0x0001145d
     9a8:	0001a600 	.word	0x0001a600
     9ac:	7d000200 	.word	0x7d000200
     9b0:	0000000c 	.word	0x0000000c
     9b4:	00000000 	.word	0x00000000
     9b8:	00011000 	.word	0x00011000
     9bc:	00012e00 	.word	0x00012e00
     9c0:	51000100 	.word	0x51000100
     9c4:	0000012e 	.word	0x0000012e
     9c8:	00000138 	.word	0x00000138
     9cc:	38540001 	.word	0x38540001
     9d0:	44000001 	.word	0x44000001
     9d4:	01000001 	.word	0x01000001
     9d8:	01445100 	.word	0x01445100
     9dc:	01a60000 	.word	0x01a60000
     9e0:	00010000 	.word	0x00010000
     9e4:	00000054 	.word	0x00000054
     9e8:	00000000 	.word	0x00000000
     9ec:	00011000 	.word	0x00011000
     9f0:	00011e00 	.word	0x00011e00
     9f4:	52000100 	.word	0x52000100
     9f8:	0000011e 	.word	0x0000011e
     9fc:	000001a6 	.word	0x000001a6
     a00:	005c0001 	.word	0x005c0001
     a04:	00000000 	.word	0x00000000
     a08:	10000000 	.word	0x10000000
     a0c:	20000001 	.word	0x20000001
     a10:	01000001 	.word	0x01000001
     a14:	01205300 	.word	0x01205300
     a18:	01a60000 	.word	0x01a60000
     a1c:	00010000 	.word	0x00010000
     a20:	00000055 	.word	0x00000055
     a24:	00000000 	.word	0x00000000
     a28:	00012e00 	.word	0x00012e00
     a2c:	00013800 	.word	0x00013800
     a30:	51000100 	.word	0x51000100
     a34:	00000144 	.word	0x00000144
     a38:	000001a6 	.word	0x000001a6
     a3c:	00510001 	.word	0x00510001
     a40:	00000000 	.word	0x00000000
     a44:	bc000000 	.word	0xbc000000
     a48:	be000001 	.word	0xbe000001
     a4c:	01000001 	.word	0x01000001
     a50:	00005000 	.word	0x00005000
     a54:	00000000 	.word	0x00000000
     a58:	01f80000 	.word	0x01f80000
     a5c:	02000000 	.word	0x02000000
     a60:	00010000 	.word	0x00010000
     a64:	00000051 	.word	0x00000051
     a68:	00000000 	.word	0x00000000
     a6c:	0001fa00 	.word	0x0001fa00
     a70:	00020000 	.word	0x00020000
     a74:	53000100 	.word	0x53000100
     a78:	00000200 	.word	0x00000200
     a7c:	00000204 	.word	0x00000204
     a80:	00510001 	.word	0x00510001
     a84:	00000000 	.word	0x00000000
     a88:	2c000000 	.word	0x2c000000
     a8c:	2e000002 	.word	0x2e000002
     a90:	01000002 	.word	0x01000002
     a94:	00005000 	.word	0x00005000
     a98:	00000000 	.word	0x00000000
     a9c:	02380000 	.word	0x02380000
     aa0:	023c0000 	.word	0x023c0000
     aa4:	00010000 	.word	0x00010000
     aa8:	00023c5d 	.word	0x00023c5d
     aac:	00029a00 	.word	0x00029a00
     ab0:	7d000200 	.word	0x7d000200
     ab4:	0000000c 	.word	0x0000000c
     ab8:	00000000 	.word	0x00000000
     abc:	00023800 	.word	0x00023800
     ac0:	00025600 	.word	0x00025600
     ac4:	51000100 	.word	0x51000100
     ac8:	00000256 	.word	0x00000256
     acc:	00000260 	.word	0x00000260
     ad0:	605c0001 	.word	0x605c0001
     ad4:	6c000002 	.word	0x6c000002
     ad8:	01000002 	.word	0x01000002
     adc:	026c5100 	.word	0x026c5100
     ae0:	029a0000 	.word	0x029a0000
     ae4:	00010000 	.word	0x00010000
     ae8:	0000005c 	.word	0x0000005c
     aec:	00000000 	.word	0x00000000
     af0:	00023800 	.word	0x00023800
     af4:	00024600 	.word	0x00024600
     af8:	52000100 	.word	0x52000100
     afc:	00000246 	.word	0x00000246
     b00:	0000029a 	.word	0x0000029a
     b04:	00550001 	.word	0x00550001
     b08:	00000000 	.word	0x00000000
     b0c:	38000000 	.word	0x38000000
     b10:	48000002 	.word	0x48000002
     b14:	01000002 	.word	0x01000002
     b18:	02485300 	.word	0x02485300
     b1c:	029a0000 	.word	0x029a0000
     b20:	00010000 	.word	0x00010000
     b24:	00000054 	.word	0x00000054
     b28:	00000000 	.word	0x00000000
     b2c:	00025600 	.word	0x00025600
     b30:	00026000 	.word	0x00026000
     b34:	51000100 	.word	0x51000100
     b38:	0000026c 	.word	0x0000026c
     b3c:	00000276 	.word	0x00000276
     b40:	76510001 	.word	0x76510001
     b44:	9a000002 	.word	0x9a000002
     b48:	01000002 	.word	0x01000002
     b4c:	00005300 	.word	0x00005300
     b50:	00000000 	.word	0x00000000
     b54:	029c0000 	.word	0x029c0000
     b58:	02a00000 	.word	0x02a00000
     b5c:	00010000 	.word	0x00010000
     b60:	00000051 	.word	0x00000051
     b64:	00000000 	.word	0x00000000
     b68:	0002ac00 	.word	0x0002ac00
     b6c:	0002ae00 	.word	0x0002ae00
     b70:	5d000100 	.word	0x5d000100
     b74:	000002ae 	.word	0x000002ae
     b78:	000002b4 	.word	0x000002b4
     b7c:	087d0002 	.word	0x087d0002
	...
     b88:	000002ac 	.word	0x000002ac
     b8c:	000002b0 	.word	0x000002b0
     b90:	00500001 	.word	0x00500001
     b94:	00000000 	.word	0x00000000
     b98:	b4000000 	.word	0xb4000000
     b9c:	b6000002 	.word	0xb6000002
     ba0:	01000002 	.word	0x01000002
     ba4:	02b65d00 	.word	0x02b65d00
     ba8:	02c20000 	.word	0x02c20000
     bac:	00020000 	.word	0x00020000
     bb0:	0000087d 	.word	0x0000087d
     bb4:	00000000 	.word	0x00000000
     bb8:	02b40000 	.word	0x02b40000
     bbc:	02b80000 	.word	0x02b80000
     bc0:	00010000 	.word	0x00010000
     bc4:	00000050 	.word	0x00000050
     bc8:	00000000 	.word	0x00000000
     bcc:	0002c400 	.word	0x0002c400
     bd0:	0002d000 	.word	0x0002d000
     bd4:	51000100 	.word	0x51000100
	...
     be0:	000002c6 	.word	0x000002c6
     be4:	000002d0 	.word	0x000002d0
     be8:	d0530001 	.word	0xd0530001
     bec:	d4000002 	.word	0xd4000002
     bf0:	01000002 	.word	0x01000002
     bf4:	00005100 	.word	0x00005100
     bf8:	00000000 	.word	0x00000000
     bfc:	02dc0000 	.word	0x02dc0000
     c00:	02e40000 	.word	0x02e40000
     c04:	00010000 	.word	0x00010000
     c08:	00000051 	.word	0x00000051
     c0c:	00000000 	.word	0x00000000
     c10:	0002de00 	.word	0x0002de00
     c14:	0002e400 	.word	0x0002e400
     c18:	53000100 	.word	0x53000100
     c1c:	000002e4 	.word	0x000002e4
     c20:	000002e8 	.word	0x000002e8
     c24:	00510001 	.word	0x00510001
     c28:	00000000 	.word	0x00000000
     c2c:	04000000 	.word	0x04000000
     c30:	0e000003 	.word	0x0e000003
     c34:	01000003 	.word	0x01000003
     c38:	00005000 	.word	0x00005000
     c3c:	00000000 	.word	0x00000000
     c40:	03100000 	.word	0x03100000
     c44:	03140000 	.word	0x03140000
     c48:	00010000 	.word	0x00010000
     c4c:	00000051 	.word	0x00000051
     c50:	00000000 	.word	0x00000000
     c54:	00031800 	.word	0x00031800
     c58:	00032400 	.word	0x00032400
     c5c:	50000100 	.word	0x50000100
     c60:	00000326 	.word	0x00000326
     c64:	00000330 	.word	0x00000330
     c68:	00500001 	.word	0x00500001
     c6c:	00000000 	.word	0x00000000
     c70:	18000000 	.word	0x18000000
     c74:	28000003 	.word	0x28000003
     c78:	01000003 	.word	0x01000003
     c7c:	03285100 	.word	0x03285100
     c80:	03320000 	.word	0x03320000
     c84:	00010000 	.word	0x00010000
     c88:	00000053 	.word	0x00000053
     c8c:	00000000 	.word	0x00000000
     c90:	00032400 	.word	0x00032400
     c94:	00032600 	.word	0x00032600
     c98:	50000100 	.word	0x50000100
     c9c:	00000330 	.word	0x00000330
     ca0:	00000330 	.word	0x00000330
     ca4:	00500001 	.word	0x00500001
     ca8:	00000000 	.word	0x00000000
     cac:	34000000 	.word	0x34000000
     cb0:	38000003 	.word	0x38000003
     cb4:	01000003 	.word	0x01000003
     cb8:	00005100 	.word	0x00005100
     cbc:	00000000 	.word	0x00000000
     cc0:	033c0000 	.word	0x033c0000
     cc4:	033e0000 	.word	0x033e0000
     cc8:	00010000 	.word	0x00010000
     ccc:	00033e5d 	.word	0x00033e5d
     cd0:	00034200 	.word	0x00034200
     cd4:	7d000200 	.word	0x7d000200
     cd8:	00034204 	.word	0x00034204
     cdc:	00039400 	.word	0x00039400
     ce0:	7d000200 	.word	0x7d000200
     ce4:	00000010 	.word	0x00000010
     ce8:	00000000 	.word	0x00000000
     cec:	00033c00 	.word	0x00033c00
     cf0:	00034400 	.word	0x00034400
     cf4:	50000100 	.word	0x50000100
     cf8:	00000346 	.word	0x00000346
     cfc:	00000394 	.word	0x00000394
     d00:	047d0002 	.word	0x047d0002
	...
     d10:	0000000e 	.word	0x0000000e
     d14:	00500001 	.word	0x00500001
     d18:	00000000 	.word	0x00000000
     d1c:	18000000 	.word	0x18000000
     d20:	26000000 	.word	0x26000000
     d24:	01000000 	.word	0x01000000
     d28:	00005000 	.word	0x00005000
     d2c:	00000000 	.word	0x00000000
     d30:	00300000 	.word	0x00300000
     d34:	003e0000 	.word	0x003e0000
     d38:	00010000 	.word	0x00010000
     d3c:	00000050 	.word	0x00000050
     d40:	00000000 	.word	0x00000000
     d44:	0000c400 	.word	0x0000c400
     d48:	0000d000 	.word	0x0000d000
     d4c:	50000100 	.word	0x50000100
     d50:	000000d2 	.word	0x000000d2
     d54:	000000de 	.word	0x000000de
     d58:	00500001 	.word	0x00500001
     d5c:	00000000 	.word	0x00000000
     d60:	d0000000 	.word	0xd0000000
     d64:	d2000000 	.word	0xd2000000
     d68:	01000000 	.word	0x01000000
     d6c:	00de5000 	.word	0x00de5000
     d70:	00de0000 	.word	0x00de0000
     d74:	00010000 	.word	0x00010000
     d78:	00000050 	.word	0x00000050
     d7c:	00000000 	.word	0x00000000
     d80:	0000fc00 	.word	0x0000fc00
     d84:	0000fe00 	.word	0x0000fe00
     d88:	50000100 	.word	0x50000100
     d8c:	00000108 	.word	0x00000108
     d90:	0000010a 	.word	0x0000010a
     d94:	16500001 	.word	0x16500001
     d98:	16000001 	.word	0x16000001
     d9c:	01000001 	.word	0x01000001
     da0:	00005000 	.word	0x00005000
     da4:	00000000 	.word	0x00000000
     da8:	011c0000 	.word	0x011c0000
     dac:	011e0000 	.word	0x011e0000
     db0:	00010000 	.word	0x00010000
     db4:	00011e5d 	.word	0x00011e5d
     db8:	00012200 	.word	0x00012200
     dbc:	7d000200 	.word	0x7d000200
     dc0:	00012208 	.word	0x00012208
     dc4:	0001b000 	.word	0x0001b000
     dc8:	7d000200 	.word	0x7d000200
     dcc:	00000010 	.word	0x00000010
     dd0:	00000000 	.word	0x00000000
     dd4:	00011c00 	.word	0x00011c00
     dd8:	00012c00 	.word	0x00012c00
     ddc:	50000100 	.word	0x50000100
     de0:	0000012c 	.word	0x0000012c
     de4:	000001b0 	.word	0x000001b0
     de8:	00510001 	.word	0x00510001
     dec:	00000000 	.word	0x00000000
     df0:	2e000000 	.word	0x2e000000
     df4:	30000001 	.word	0x30000001
     df8:	01000001 	.word	0x01000001
     dfc:	013a5000 	.word	0x013a5000
     e00:	013c0000 	.word	0x013c0000
     e04:	00010000 	.word	0x00010000
     e08:	00014850 	.word	0x00014850
     e0c:	0001a800 	.word	0x0001a800
     e10:	50000100 	.word	0x50000100
	...
     e1c:	0000014a 	.word	0x0000014a
     e20:	0000014c 	.word	0x0000014c
     e24:	7c910002 	.word	0x7c910002
     e28:	0000014c 	.word	0x0000014c
     e2c:	00000152 	.word	0x00000152
     e30:	047d0002 	.word	0x047d0002
     e34:	00000152 	.word	0x00000152
     e38:	00000158 	.word	0x00000158
     e3c:	7c910002 	.word	0x7c910002
     e40:	00000158 	.word	0x00000158
     e44:	0000015e 	.word	0x0000015e
     e48:	047d0002 	.word	0x047d0002
     e4c:	0000015e 	.word	0x0000015e
     e50:	00000186 	.word	0x00000186
     e54:	7c910002 	.word	0x7c910002
     e58:	0000018e 	.word	0x0000018e
     e5c:	000001b0 	.word	0x000001b0
     e60:	7c910002 	.word	0x7c910002
	...
     e6c:	000001b0 	.word	0x000001b0
     e70:	000001b2 	.word	0x000001b2
     e74:	b25d0001 	.word	0xb25d0001
     e78:	b8000001 	.word	0xb8000001
     e7c:	02000001 	.word	0x02000001
     e80:	b8147d00 	.word	0xb8147d00
     e84:	0c000001 	.word	0x0c000001
     e88:	02000002 	.word	0x02000002
     e8c:	00187d00 	.word	0x00187d00
     e90:	00000000 	.word	0x00000000
     e94:	b0000000 	.word	0xb0000000
     e98:	c4000001 	.word	0xc4000001
     e9c:	01000001 	.word	0x01000001
     ea0:	01c45000 	.word	0x01c45000
     ea4:	020c0000 	.word	0x020c0000
     ea8:	00010000 	.word	0x00010000
     eac:	00000055 	.word	0x00000055
     eb0:	00000000 	.word	0x00000000
     eb4:	0001b000 	.word	0x0001b000
     eb8:	0001cc00 	.word	0x0001cc00
     ebc:	51000100 	.word	0x51000100
     ec0:	000001cc 	.word	0x000001cc
     ec4:	0000020c 	.word	0x0000020c
     ec8:	00560001 	.word	0x00560001
     ecc:	00000000 	.word	0x00000000
     ed0:	b0000000 	.word	0xb0000000
     ed4:	cc000001 	.word	0xcc000001
     ed8:	01000001 	.word	0x01000001
     edc:	01cc5200 	.word	0x01cc5200
     ee0:	020c0000 	.word	0x020c0000
     ee4:	00010000 	.word	0x00010000
     ee8:	00000057 	.word	0x00000057
     eec:	00000000 	.word	0x00000000
     ef0:	0001ce00 	.word	0x0001ce00
     ef4:	0001ea00 	.word	0x0001ea00
     ef8:	50000100 	.word	0x50000100
     efc:	000001f0 	.word	0x000001f0
     f00:	000001fc 	.word	0x000001fc
     f04:	00500001 	.word	0x00500001
     f08:	00000000 	.word	0x00000000
     f0c:	0c000000 	.word	0x0c000000
     f10:	0e000002 	.word	0x0e000002
     f14:	01000002 	.word	0x01000002
     f18:	020e5d00 	.word	0x020e5d00
     f1c:	02120000 	.word	0x02120000
     f20:	00020000 	.word	0x00020000
     f24:	02120c7d 	.word	0x02120c7d
     f28:	02a80000 	.word	0x02a80000
     f2c:	00020000 	.word	0x00020000
     f30:	0000107d 	.word	0x0000107d
     f34:	00000000 	.word	0x00000000
     f38:	020c0000 	.word	0x020c0000
     f3c:	02160000 	.word	0x02160000
     f40:	00010000 	.word	0x00010000
     f44:	00021650 	.word	0x00021650
     f48:	0002a800 	.word	0x0002a800
     f4c:	55000100 	.word	0x55000100
	...
     f58:	0000021c 	.word	0x0000021c
     f5c:	00000226 	.word	0x00000226
     f60:	46500001 	.word	0x46500001
     f64:	72000002 	.word	0x72000002
     f68:	01000002 	.word	0x01000002
     f6c:	02785000 	.word	0x02785000
     f70:	02980000 	.word	0x02980000
     f74:	00010000 	.word	0x00010000
     f78:	00000050 	.word	0x00000050
     f7c:	00000000 	.word	0x00000000
     f80:	0002a800 	.word	0x0002a800
     f84:	0002aa00 	.word	0x0002aa00
     f88:	5d000100 	.word	0x5d000100
     f8c:	000002aa 	.word	0x000002aa
     f90:	00000368 	.word	0x00000368
     f94:	087d0002 	.word	0x087d0002
	...
     fa0:	000002a8 	.word	0x000002a8
     fa4:	000002ae 	.word	0x000002ae
     fa8:	ae500001 	.word	0xae500001
     fac:	68000002 	.word	0x68000002
     fb0:	01000003 	.word	0x01000003
     fb4:	00005400 	.word	0x00005400
     fb8:	00000000 	.word	0x00000000
     fbc:	02ca0000 	.word	0x02ca0000
     fc0:	02de0000 	.word	0x02de0000
     fc4:	00010000 	.word	0x00010000
     fc8:	0002de51 	.word	0x0002de51
     fcc:	00030200 	.word	0x00030200
     fd0:	51000100 	.word	0x51000100
     fd4:	00000302 	.word	0x00000302
     fd8:	00000326 	.word	0x00000326
     fdc:	26510001 	.word	0x26510001
     fe0:	46000003 	.word	0x46000003
     fe4:	01000003 	.word	0x01000003
     fe8:	03465100 	.word	0x03465100
     fec:	034c0000 	.word	0x034c0000
     ff0:	00010000 	.word	0x00010000
     ff4:	00000051 	.word	0x00000051
     ff8:	00000000 	.word	0x00000000
     ffc:	0002e400 	.word	0x0002e400
    1000:	00030200 	.word	0x00030200
    1004:	52000100 	.word	0x52000100
    1008:	00000302 	.word	0x00000302
    100c:	00000308 	.word	0x00000308
    1010:	00520001 	.word	0x00520001
    1014:	00000000 	.word	0x00000000
    1018:	08000000 	.word	0x08000000
    101c:	26000003 	.word	0x26000003
    1020:	01000003 	.word	0x01000003
    1024:	03265200 	.word	0x03265200
    1028:	03280000 	.word	0x03280000
    102c:	00010000 	.word	0x00010000
    1030:	00000052 	.word	0x00000052
    1034:	00000000 	.word	0x00000000
    1038:	00032800 	.word	0x00032800
    103c:	00034600 	.word	0x00034600
    1040:	52000100 	.word	0x52000100
    1044:	00000346 	.word	0x00000346
    1048:	00000352 	.word	0x00000352
    104c:	00520001 	.word	0x00520001
    1050:	00000000 	.word	0x00000000
    1054:	b4000000 	.word	0xb4000000
    1058:	d8000002 	.word	0xd8000002
    105c:	01000002 	.word	0x01000002
    1060:	02de5000 	.word	0x02de5000
    1064:	02fc0000 	.word	0x02fc0000
    1068:	00010000 	.word	0x00010000
    106c:	00030250 	.word	0x00030250
    1070:	00032000 	.word	0x00032000
    1074:	50000100 	.word	0x50000100
    1078:	00000326 	.word	0x00000326
    107c:	00000340 	.word	0x00000340
    1080:	46500001 	.word	0x46500001
    1084:	58000003 	.word	0x58000003
    1088:	01000003 	.word	0x01000003
    108c:	00005000 	.word	0x00005000
    1090:	00000000 	.word	0x00000000
    1094:	03680000 	.word	0x03680000
    1098:	036a0000 	.word	0x036a0000
    109c:	00010000 	.word	0x00010000
    10a0:	00036a5d 	.word	0x00036a5d
    10a4:	0003ac00 	.word	0x0003ac00
    10a8:	7d000200 	.word	0x7d000200
    10ac:	00000010 	.word	0x00000010
    10b0:	00000000 	.word	0x00000000
    10b4:	00036800 	.word	0x00036800
    10b8:	00036e00 	.word	0x00036e00
    10bc:	50000100 	.word	0x50000100
    10c0:	0000036e 	.word	0x0000036e
    10c4:	000003ac 	.word	0x000003ac
    10c8:	00560001 	.word	0x00560001
    10cc:	00000000 	.word	0x00000000
    10d0:	68000000 	.word	0x68000000
    10d4:	74000003 	.word	0x74000003
    10d8:	01000003 	.word	0x01000003
    10dc:	03745100 	.word	0x03745100
    10e0:	03ac0000 	.word	0x03ac0000
    10e4:	00010000 	.word	0x00010000
    10e8:	00000055 	.word	0x00000055
    10ec:	00000000 	.word	0x00000000
    10f0:	00037600 	.word	0x00037600
    10f4:	00037e00 	.word	0x00037e00
    10f8:	50000100 	.word	0x50000100
    10fc:	00000396 	.word	0x00000396
    1100:	000003a2 	.word	0x000003a2
    1104:	00500001 	.word	0x00500001
    1108:	00000000 	.word	0x00000000
    110c:	ac000000 	.word	0xac000000
    1110:	ae000003 	.word	0xae000003
    1114:	01000003 	.word	0x01000003
    1118:	03ae5d00 	.word	0x03ae5d00
    111c:	03e40000 	.word	0x03e40000
    1120:	00020000 	.word	0x00020000
    1124:	0000107d 	.word	0x0000107d
    1128:	00000000 	.word	0x00000000
    112c:	03ac0000 	.word	0x03ac0000
    1130:	03b20000 	.word	0x03b20000
    1134:	00010000 	.word	0x00010000
    1138:	0003b250 	.word	0x0003b250
    113c:	0003e400 	.word	0x0003e400
    1140:	56000100 	.word	0x56000100
	...
    114c:	000003ac 	.word	0x000003ac
    1150:	000003b8 	.word	0x000003b8
    1154:	b8510001 	.word	0xb8510001
    1158:	e4000003 	.word	0xe4000003
    115c:	01000003 	.word	0x01000003
    1160:	00005500 	.word	0x00005500
    1164:	00000000 	.word	0x00000000
    1168:	03ba0000 	.word	0x03ba0000
    116c:	03c00000 	.word	0x03c00000
    1170:	00010000 	.word	0x00010000
    1174:	0003d050 	.word	0x0003d050
    1178:	0003dc00 	.word	0x0003dc00
    117c:	50000100 	.word	0x50000100
	...
    1188:	000003e4 	.word	0x000003e4
    118c:	000003e6 	.word	0x000003e6
    1190:	e65d0001 	.word	0xe65d0001
    1194:	2c000003 	.word	0x2c000003
    1198:	02000004 	.word	0x02000004
    119c:	00107d00 	.word	0x00107d00
    11a0:	00000000 	.word	0x00000000
    11a4:	e4000000 	.word	0xe4000000
    11a8:	ea000003 	.word	0xea000003
    11ac:	01000003 	.word	0x01000003
    11b0:	03ea5000 	.word	0x03ea5000
    11b4:	042c0000 	.word	0x042c0000
    11b8:	00010000 	.word	0x00010000
    11bc:	00000056 	.word	0x00000056
    11c0:	00000000 	.word	0x00000000
    11c4:	0003e400 	.word	0x0003e400
    11c8:	0003f000 	.word	0x0003f000
    11cc:	51000100 	.word	0x51000100
    11d0:	000003f0 	.word	0x000003f0
    11d4:	0000042c 	.word	0x0000042c
    11d8:	00550001 	.word	0x00550001
    11dc:	00000000 	.word	0x00000000
    11e0:	f2000000 	.word	0xf2000000
    11e4:	f8000003 	.word	0xf8000003
    11e8:	01000003 	.word	0x01000003
    11ec:	040a5000 	.word	0x040a5000
    11f0:	04120000 	.word	0x04120000
    11f4:	00010000 	.word	0x00010000
    11f8:	00041650 	.word	0x00041650
    11fc:	00042400 	.word	0x00042400
    1200:	50000100 	.word	0x50000100
	...
    120c:	0000042c 	.word	0x0000042c
    1210:	0000042e 	.word	0x0000042e
    1214:	2e5d0001 	.word	0x2e5d0001
    1218:	a4000004 	.word	0xa4000004
    121c:	02000004 	.word	0x02000004
    1220:	00087d00 	.word	0x00087d00
    1224:	00000000 	.word	0x00000000
    1228:	38000000 	.word	0x38000000
    122c:	42000004 	.word	0x42000004
    1230:	01000004 	.word	0x01000004
    1234:	04625000 	.word	0x04625000
    1238:	04800000 	.word	0x04800000
    123c:	00010000 	.word	0x00010000
    1240:	00048650 	.word	0x00048650
    1244:	00049400 	.word	0x00049400
    1248:	50000100 	.word	0x50000100
	...
    1254:	000004a4 	.word	0x000004a4
    1258:	000004a6 	.word	0x000004a6
    125c:	a65d0001 	.word	0xa65d0001
    1260:	e0000004 	.word	0xe0000004
    1264:	02000004 	.word	0x02000004
    1268:	00087d00 	.word	0x00087d00
    126c:	00000000 	.word	0x00000000
    1270:	b0000000 	.word	0xb0000000
    1274:	c0000004 	.word	0xc0000004
    1278:	01000004 	.word	0x01000004
    127c:	04ce5000 	.word	0x04ce5000
    1280:	04da0000 	.word	0x04da0000
    1284:	00010000 	.word	0x00010000
    1288:	00000050 	.word	0x00000050
    128c:	00000000 	.word	0x00000000
    1290:	0004e000 	.word	0x0004e000
    1294:	0004e200 	.word	0x0004e200
    1298:	5d000100 	.word	0x5d000100
    129c:	000004e2 	.word	0x000004e2
    12a0:	000004e6 	.word	0x000004e6
    12a4:	0c7d0002 	.word	0x0c7d0002
    12a8:	000004e6 	.word	0x000004e6
    12ac:	00000528 	.word	0x00000528
    12b0:	107d0002 	.word	0x107d0002
	...
    12bc:	000004e0 	.word	0x000004e0
    12c0:	000004ea 	.word	0x000004ea
    12c4:	ea500001 	.word	0xea500001
    12c8:	28000004 	.word	0x28000004
    12cc:	01000005 	.word	0x01000005
    12d0:	00005500 	.word	0x00005500
    12d4:	00000000 	.word	0x00000000
    12d8:	04f00000 	.word	0x04f00000
    12dc:	04f80000 	.word	0x04f80000
    12e0:	00010000 	.word	0x00010000
    12e4:	00051250 	.word	0x00051250
    12e8:	00051e00 	.word	0x00051e00
    12ec:	50000100 	.word	0x50000100
	...
    12fc:	00000002 	.word	0x00000002
    1300:	025d0001 	.word	0x025d0001
    1304:	1c000000 	.word	0x1c000000
    1308:	02000000 	.word	0x02000000
    130c:	1c147d00 	.word	0x1c147d00
    1310:	a6000000 	.word	0xa6000000
    1314:	02000000 	.word	0x02000000
    1318:	00207d00 	.word	0x00207d00
	...
    1324:	22000000 	.word	0x22000000
    1328:	01000000 	.word	0x01000000
    132c:	005c5100 	.word	0x005c5100
    1330:	00640000 	.word	0x00640000
    1334:	00010000 	.word	0x00010000
    1338:	0000a251 	.word	0x0000a251
    133c:	0000a600 	.word	0x0000a600
    1340:	51000100 	.word	0x51000100
	...
    134c:	00000022 	.word	0x00000022
    1350:	00000034 	.word	0x00000034
    1354:	54530001 	.word	0x54530001
    1358:	6a000000 	.word	0x6a000000
    135c:	01000000 	.word	0x01000000
    1360:	006e5300 	.word	0x006e5300
    1364:	007a0000 	.word	0x007a0000
    1368:	00010000 	.word	0x00010000
    136c:	00009a53 	.word	0x00009a53
    1370:	0000a600 	.word	0x0000a600
    1374:	53000100 	.word	0x53000100
	...
    1380:	000000b8 	.word	0x000000b8
    1384:	000000c2 	.word	0x000000c2
    1388:	00500001 	.word	0x00500001
    138c:	00000000 	.word	0x00000000
    1390:	c4000000 	.word	0xc4000000
    1394:	c6000000 	.word	0xc6000000
    1398:	01000000 	.word	0x01000000
    139c:	00005000 	.word	0x00005000
    13a0:	00000000 	.word	0x00000000
    13a4:	00cc0000 	.word	0x00cc0000
    13a8:	00d60000 	.word	0x00d60000
    13ac:	00010000 	.word	0x00010000
    13b0:	00000050 	.word	0x00000050
    13b4:	00000000 	.word	0x00000000
    13b8:	0000d800 	.word	0x0000d800
    13bc:	0000da00 	.word	0x0000da00
    13c0:	50000100 	.word	0x50000100
	...
    13cc:	00000108 	.word	0x00000108
    13d0:	00000118 	.word	0x00000118
    13d4:	00510001 	.word	0x00510001
    13d8:	00000000 	.word	0x00000000
    13dc:	10000000 	.word	0x10000000
    13e0:	14000001 	.word	0x14000001
    13e4:	01000001 	.word	0x01000001
    13e8:	01145300 	.word	0x01145300
    13ec:	01180000 	.word	0x01180000
    13f0:	00010000 	.word	0x00010000
    13f4:	00011852 	.word	0x00011852
    13f8:	00011c00 	.word	0x00011c00
    13fc:	51000100 	.word	0x51000100
    1400:	0000011c 	.word	0x0000011c
    1404:	0000011e 	.word	0x0000011e
    1408:	1e530001 	.word	0x1e530001
    140c:	28000001 	.word	0x28000001
    1410:	01000001 	.word	0x01000001
    1414:	00005100 	.word	0x00005100
    1418:	00000000 	.word	0x00000000
    141c:	01340000 	.word	0x01340000
    1420:	01360000 	.word	0x01360000
    1424:	00010000 	.word	0x00010000
    1428:	0001365d 	.word	0x0001365d
    142c:	00019400 	.word	0x00019400
    1430:	7d000200 	.word	0x7d000200
    1434:	0000000c 	.word	0x0000000c
    1438:	00000000 	.word	0x00000000
    143c:	00013400 	.word	0x00013400
    1440:	00014000 	.word	0x00014000
    1444:	51000100 	.word	0x51000100
    1448:	00000140 	.word	0x00000140
    144c:	00000194 	.word	0x00000194
    1450:	00550001 	.word	0x00550001
    1454:	00000000 	.word	0x00000000
    1458:	4a000000 	.word	0x4a000000
    145c:	52000001 	.word	0x52000001
    1460:	01000001 	.word	0x01000001
    1464:	01525c00 	.word	0x01525c00
    1468:	015a0000 	.word	0x015a0000
    146c:	00010000 	.word	0x00010000
    1470:	00015a52 	.word	0x00015a52
    1474:	00017800 	.word	0x00017800
    1478:	5c000100 	.word	0x5c000100
    147c:	00000178 	.word	0x00000178
    1480:	0000017c 	.word	0x0000017c
    1484:	7c530001 	.word	0x7c530001
    1488:	94000001 	.word	0x94000001
    148c:	01000001 	.word	0x01000001
    1490:	00005200 	.word	0x00005200
    1494:	00000000 	.word	0x00000000
    1498:	01940000 	.word	0x01940000
    149c:	01960000 	.word	0x01960000
    14a0:	00010000 	.word	0x00010000
    14a4:	0001965d 	.word	0x0001965d
    14a8:	0001c800 	.word	0x0001c800
    14ac:	7d000200 	.word	0x7d000200
    14b0:	00000008 	.word	0x00000008
    14b4:	00000000 	.word	0x00000000
    14b8:	00019400 	.word	0x00019400
    14bc:	0001a200 	.word	0x0001a200
    14c0:	50000100 	.word	0x50000100
	...
    14cc:	00000194 	.word	0x00000194
    14d0:	000001a8 	.word	0x000001a8
    14d4:	00510001 	.word	0x00510001
    14d8:	00000000 	.word	0x00000000
    14dc:	c8000000 	.word	0xc8000000
    14e0:	ca000001 	.word	0xca000001
    14e4:	01000001 	.word	0x01000001
    14e8:	01ca5d00 	.word	0x01ca5d00
    14ec:	01d00000 	.word	0x01d00000
    14f0:	00020000 	.word	0x00020000
    14f4:	01d0047d 	.word	0x01d0047d
    14f8:	01e00000 	.word	0x01e00000
    14fc:	00020000 	.word	0x00020000
    1500:	0000087d 	.word	0x0000087d
    1504:	00000000 	.word	0x00000000
    1508:	01e00000 	.word	0x01e00000
    150c:	01e20000 	.word	0x01e20000
    1510:	00010000 	.word	0x00010000
    1514:	0001e25d 	.word	0x0001e25d
    1518:	0001e600 	.word	0x0001e600
    151c:	7d000200 	.word	0x7d000200
    1520:	0001e604 	.word	0x0001e604
    1524:	00028800 	.word	0x00028800
    1528:	7d000200 	.word	0x7d000200
    152c:	00000010 	.word	0x00000010
    1530:	00000000 	.word	0x00000000
    1534:	0001e000 	.word	0x0001e000
    1538:	0001e800 	.word	0x0001e800
    153c:	50000100 	.word	0x50000100
    1540:	000001ea 	.word	0x000001ea
    1544:	00000288 	.word	0x00000288
    1548:	047d0002 	.word	0x047d0002
	...
    1554:	00000064 	.word	0x00000064
    1558:	00000068 	.word	0x00000068
    155c:	00500001 	.word	0x00500001
    1560:	00000000 	.word	0x00000000
    1564:	78000000 	.word	0x78000000
    1568:	7a000000 	.word	0x7a000000
    156c:	01000000 	.word	0x01000000
    1570:	007a5d00 	.word	0x007a5d00
    1574:	00f40000 	.word	0x00f40000
    1578:	00020000 	.word	0x00020000
    157c:	00000c7d 	.word	0x00000c7d
    1580:	00000000 	.word	0x00000000
    1584:	00780000 	.word	0x00780000
    1588:	00a20000 	.word	0x00a20000
    158c:	00010000 	.word	0x00010000
    1590:	0000d850 	.word	0x0000d850
    1594:	0000f400 	.word	0x0000f400
    1598:	50000100 	.word	0x50000100
	...
    15a4:	00000092 	.word	0x00000092
    15a8:	00000098 	.word	0x00000098
    15ac:	98520001 	.word	0x98520001
    15b0:	a6000000 	.word	0xa6000000
    15b4:	01000000 	.word	0x01000000
    15b8:	00a65100 	.word	0x00a65100
    15bc:	00be0000 	.word	0x00be0000
    15c0:	00010000 	.word	0x00010000
    15c4:	00000053 	.word	0x00000053
    15c8:	00000000 	.word	0x00000000
    15cc:	0000bc00 	.word	0x0000bc00
    15d0:	0000c400 	.word	0x0000c400
    15d4:	51000100 	.word	0x51000100
    15d8:	000000c4 	.word	0x000000c4
    15dc:	000000ce 	.word	0x000000ce
    15e0:	00530001 	.word	0x00530001
    15e4:	00000000 	.word	0x00000000
    15e8:	ae000000 	.word	0xae000000
    15ec:	cc000000 	.word	0xcc000000
    15f0:	01000000 	.word	0x01000000
    15f4:	00005200 	.word	0x00005200
    15f8:	00000000 	.word	0x00000000
    15fc:	01180000 	.word	0x01180000
    1600:	01220000 	.word	0x01220000
    1604:	00010000 	.word	0x00010000
    1608:	00000050 	.word	0x00000050
    160c:	00000000 	.word	0x00000000
    1610:	00014800 	.word	0x00014800
    1614:	00015000 	.word	0x00015000
    1618:	50000100 	.word	0x50000100
	...
    1624:	00000170 	.word	0x00000170
    1628:	0000017a 	.word	0x0000017a
    162c:	00500001 	.word	0x00500001
    1630:	00000000 	.word	0x00000000
    1634:	a0000000 	.word	0xa0000000
    1638:	a4000001 	.word	0xa4000001
    163c:	01000001 	.word	0x01000001
    1640:	00005100 	.word	0x00005100
    1644:	00000000 	.word	0x00000000
    1648:	01f00000 	.word	0x01f00000
    164c:	01f40000 	.word	0x01f40000
    1650:	00010000 	.word	0x00010000
    1654:	00000050 	.word	0x00000050
    1658:	00000000 	.word	0x00000000
    165c:	00021800 	.word	0x00021800
    1660:	00021a00 	.word	0x00021a00
    1664:	5d000100 	.word	0x5d000100
    1668:	0000021a 	.word	0x0000021a
    166c:	00000270 	.word	0x00000270
    1670:	087d0002 	.word	0x087d0002
	...
    167c:	00000218 	.word	0x00000218
    1680:	00000242 	.word	0x00000242
    1684:	00500001 	.word	0x00500001
    1688:	00000000 	.word	0x00000000
    168c:	18000000 	.word	0x18000000
    1690:	30000002 	.word	0x30000002
    1694:	01000002 	.word	0x01000002
    1698:	00005100 	.word	0x00005100
    169c:	00000000 	.word	0x00000000
    16a0:	02180000 	.word	0x02180000
    16a4:	023a0000 	.word	0x023a0000
    16a8:	00010000 	.word	0x00010000
    16ac:	00000052 	.word	0x00000052
    16b0:	00000000 	.word	0x00000000
    16b4:	00024000 	.word	0x00024000
    16b8:	00025200 	.word	0x00025200
    16bc:	51000100 	.word	0x51000100
	...
    16c8:	00000228 	.word	0x00000228
    16cc:	00000230 	.word	0x00000230
    16d0:	30530001 	.word	0x30530001
    16d4:	3c000002 	.word	0x3c000002
    16d8:	01000002 	.word	0x01000002
    16dc:	023c5100 	.word	0x023c5100
    16e0:	024e0000 	.word	0x024e0000
    16e4:	00010000 	.word	0x00010000
    16e8:	00000052 	.word	0x00000052
    16ec:	00000000 	.word	0x00000000
    16f0:	00027000 	.word	0x00027000
    16f4:	00027200 	.word	0x00027200
    16f8:	50000100 	.word	0x50000100
	...
    1704:	00000272 	.word	0x00000272
    1708:	00000276 	.word	0x00000276
    170c:	7a500001 	.word	0x7a500001
    1710:	90000002 	.word	0x90000002
    1714:	01000002 	.word	0x01000002
    1718:	00005300 	.word	0x00005300
    171c:	00000000 	.word	0x00000000
    1720:	02900000 	.word	0x02900000
    1724:	02940000 	.word	0x02940000
    1728:	00010000 	.word	0x00010000
    172c:	00000050 	.word	0x00000050
    1730:	00000000 	.word	0x00000000
    1734:	0002a800 	.word	0x0002a800
    1738:	0002ac00 	.word	0x0002ac00
    173c:	50000100 	.word	0x50000100
	...
    1748:	000002c0 	.word	0x000002c0
    174c:	000002c2 	.word	0x000002c2
    1750:	00500001 	.word	0x00500001
    1754:	00000000 	.word	0x00000000
    1758:	e0000000 	.word	0xe0000000
    175c:	ec000002 	.word	0xec000002
    1760:	01000002 	.word	0x01000002
    1764:	02ee5000 	.word	0x02ee5000
    1768:	030c0000 	.word	0x030c0000
    176c:	00010000 	.word	0x00010000
    1770:	00031a50 	.word	0x00031a50
    1774:	00031e00 	.word	0x00031e00
    1778:	50000100 	.word	0x50000100
	...
    1784:	000002ec 	.word	0x000002ec
    1788:	000002ee 	.word	0x000002ee
    178c:	0c500001 	.word	0x0c500001
    1790:	1a000003 	.word	0x1a000003
    1794:	01000003 	.word	0x01000003
    1798:	031e5000 	.word	0x031e5000
    179c:	031e0000 	.word	0x031e0000
    17a0:	00010000 	.word	0x00010000
    17a4:	00000050 	.word	0x00000050
    17a8:	00000000 	.word	0x00000000
    17ac:	0002e600 	.word	0x0002e600
    17b0:	0002ea00 	.word	0x0002ea00
    17b4:	53000100 	.word	0x53000100
    17b8:	000002ee 	.word	0x000002ee
    17bc:	000002f6 	.word	0x000002f6
    17c0:	1a530001 	.word	0x1a530001
    17c4:	1c000003 	.word	0x1c000003
    17c8:	01000003 	.word	0x01000003
    17cc:	00005300 	.word	0x00005300
    17d0:	00000000 	.word	0x00000000
    17d4:	03040000 	.word	0x03040000
    17d8:	031a0000 	.word	0x031a0000
    17dc:	00010000 	.word	0x00010000
    17e0:	00031e52 	.word	0x00031e52
    17e4:	00032400 	.word	0x00032400
    17e8:	52000100 	.word	0x52000100
	...
    17f4:	00000324 	.word	0x00000324
    17f8:	00000330 	.word	0x00000330
    17fc:	00500001 	.word	0x00500001
    1800:	00000000 	.word	0x00000000
    1804:	30000000 	.word	0x30000000
    1808:	32000003 	.word	0x32000003
    180c:	01000003 	.word	0x01000003
    1810:	00005000 	.word	0x00005000
    1814:	00000000 	.word	0x00000000
    1818:	03380000 	.word	0x03380000
    181c:	033a0000 	.word	0x033a0000
    1820:	00010000 	.word	0x00010000
    1824:	00033a5d 	.word	0x00033a5d
    1828:	00033c00 	.word	0x00033c00
    182c:	7d000200 	.word	0x7d000200
    1830:	00033c04 	.word	0x00033c04
    1834:	00034400 	.word	0x00034400
    1838:	7d000200 	.word	0x7d000200
    183c:	00000008 	.word	0x00000008
    1840:	00000000 	.word	0x00000000
    1844:	00034400 	.word	0x00034400
    1848:	00034600 	.word	0x00034600
    184c:	5d000100 	.word	0x5d000100
    1850:	00000346 	.word	0x00000346
    1854:	0000034a 	.word	0x0000034a
    1858:	047d0002 	.word	0x047d0002
    185c:	0000034a 	.word	0x0000034a
    1860:	00000352 	.word	0x00000352
    1864:	087d0002 	.word	0x087d0002
	...
    1870:	00000344 	.word	0x00000344
    1874:	00000348 	.word	0x00000348
    1878:	00500001 	.word	0x00500001
    187c:	00000000 	.word	0x00000000
    1880:	54000000 	.word	0x54000000
    1884:	56000003 	.word	0x56000003
    1888:	01000003 	.word	0x01000003
    188c:	03565d00 	.word	0x03565d00
    1890:	03580000 	.word	0x03580000
    1894:	00020000 	.word	0x00020000
    1898:	0358047d 	.word	0x0358047d
    189c:	03600000 	.word	0x03600000
    18a0:	00020000 	.word	0x00020000
    18a4:	0000087d 	.word	0x0000087d
    18a8:	00000000 	.word	0x00000000
    18ac:	03600000 	.word	0x03600000
    18b0:	03620000 	.word	0x03620000
    18b4:	00010000 	.word	0x00010000
    18b8:	0003625d 	.word	0x0003625d
    18bc:	00036400 	.word	0x00036400
    18c0:	7d000200 	.word	0x7d000200
    18c4:	00036404 	.word	0x00036404
    18c8:	00036c00 	.word	0x00036c00
    18cc:	7d000200 	.word	0x7d000200
    18d0:	00000008 	.word	0x00000008
    18d4:	00000000 	.word	0x00000000
    18d8:	00036c00 	.word	0x00036c00
    18dc:	00036e00 	.word	0x00036e00
    18e0:	5d000100 	.word	0x5d000100
    18e4:	0000036e 	.word	0x0000036e
    18e8:	00000370 	.word	0x00000370
    18ec:	047d0002 	.word	0x047d0002
    18f0:	00000370 	.word	0x00000370
    18f4:	00000378 	.word	0x00000378
    18f8:	087d0002 	.word	0x087d0002
	...
    1904:	00000378 	.word	0x00000378
    1908:	0000037a 	.word	0x0000037a
    190c:	7a5d0001 	.word	0x7a5d0001
    1910:	7c000003 	.word	0x7c000003
    1914:	02000003 	.word	0x02000003
    1918:	7c047d00 	.word	0x7c047d00
    191c:	84000003 	.word	0x84000003
    1920:	02000003 	.word	0x02000003
    1924:	00087d00 	.word	0x00087d00
    1928:	00000000 	.word	0x00000000
    192c:	0000      	.short	0x0000
    192e:	00          	.byte	0x00
    192f:	18          	.byte	0x18
    1930:	22000000 	.word	0x22000000
    1934:	01000000 	.word	0x01000000
    1938:	00005000 	.word	0x00005000
    193c:	00000000 	.word	0x00000000
    1940:	001c0000 	.word	0x001c0000
    1944:	00220000 	.word	0x00220000
    1948:	00010000 	.word	0x00010000
    194c:	00002253 	.word	0x00002253
    1950:	00002c00 	.word	0x00002c00
    1954:	50000100 	.word	0x50000100
	...
    1960:	00000038 	.word	0x00000038
    1964:	00000044 	.word	0x00000044
    1968:	00500001 	.word	0x00500001
    196c:	00000000 	.word	0x00000000
    1970:	5c000000 	.word	0x5c000000
    1974:	60000000 	.word	0x60000000
    1978:	01000000 	.word	0x01000000
    197c:	00605d00 	.word	0x00605d00
    1980:	00640000 	.word	0x00640000
    1984:	00020000 	.word	0x00020000
    1988:	0064047d 	.word	0x0064047d
    198c:	00900000 	.word	0x00900000
    1990:	00020000 	.word	0x00020000
    1994:	0000087d 	.word	0x0000087d
    1998:	00000000 	.word	0x00000000
    199c:	00900000 	.word	0x00900000
    19a0:	00940000 	.word	0x00940000
    19a4:	00010000 	.word	0x00010000
    19a8:	0000945d 	.word	0x0000945d
    19ac:	00009800 	.word	0x00009800
    19b0:	7d000200 	.word	0x7d000200
    19b4:	00009804 	.word	0x00009804
    19b8:	0000c800 	.word	0x0000c800
    19bc:	7d000200 	.word	0x7d000200
    19c0:	00000008 	.word	0x00000008
    19c4:	00000000 	.word	0x00000000
    19c8:	00009000 	.word	0x00009000
    19cc:	00009e00 	.word	0x00009e00
    19d0:	50000100 	.word	0x50000100
	...
    19dc:	00000090 	.word	0x00000090
    19e0:	000000ba 	.word	0x000000ba
    19e4:	bc510001 	.word	0xbc510001
    19e8:	c0000000 	.word	0xc0000000
    19ec:	01000000 	.word	0x01000000
    19f0:	00005100 	.word	0x00005100
    19f4:	00000000 	.word	0x00000000
    19f8:	00960000 	.word	0x00960000
    19fc:	009e0000 	.word	0x009e0000
    1a00:	00010000 	.word	0x00010000
    1a04:	00009e53 	.word	0x00009e53
    1a08:	0000ba00 	.word	0x0000ba00
    1a0c:	50000100 	.word	0x50000100
    1a10:	000000bc 	.word	0x000000bc
    1a14:	000000c0 	.word	0x000000c0
    1a18:	00500001 	.word	0x00500001
    1a1c:	00000000 	.word	0x00000000
    1a20:	c8000000 	.word	0xc8000000
    1a24:	ca000000 	.word	0xca000000
    1a28:	01000000 	.word	0x01000000
    1a2c:	00ca5d00 	.word	0x00ca5d00
    1a30:	00e00000 	.word	0x00e00000
    1a34:	00020000 	.word	0x00020000
    1a38:	0000087d 	.word	0x0000087d
    1a3c:	00000000 	.word	0x00000000
    1a40:	00740000 	.word	0x00740000
    1a44:	00760000 	.word	0x00760000
    1a48:	00010000 	.word	0x00010000
    1a4c:	0000765d 	.word	0x0000765d
    1a50:	0000a400 	.word	0x0000a400
    1a54:	7d000200 	.word	0x7d000200
    1a58:	00000008 	.word	0x00000008
    1a5c:	00000000 	.word	0x00000000
    1a60:	00007c00 	.word	0x00007c00
    1a64:	00008200 	.word	0x00008200
    1a68:	7d000200 	.word	0x7d000200
    1a6c:	00008204 	.word	0x00008204
    1a70:	00008a00 	.word	0x00008a00
    1a74:	53000100 	.word	0x53000100
    1a78:	0000008a 	.word	0x0000008a
    1a7c:	000000a4 	.word	0x000000a4
    1a80:	047d0002 	.word	0x047d0002
	...
    1a8c:	00000096 	.word	0x00000096
    1a90:	00000098 	.word	0x00000098
    1a94:	00500001 	.word	0x00500001
    1a98:	00000000 	.word	0x00000000
    1a9c:	c4000000 	.word	0xc4000000
    1aa0:	ce000000 	.word	0xce000000
    1aa4:	01000000 	.word	0x01000000
    1aa8:	00005000 	.word	0x00005000
    1aac:	00000000 	.word	0x00000000
    1ab0:	00c80000 	.word	0x00c80000
    1ab4:	00cc0000 	.word	0x00cc0000
    1ab8:	00010000 	.word	0x00010000
    1abc:	0000d053 	.word	0x0000d053
    1ac0:	0000d800 	.word	0x0000d800
    1ac4:	50000100 	.word	0x50000100
	...
    1ad0:	000000e4 	.word	0x000000e4
    1ad4:	000000ee 	.word	0x000000ee
    1ad8:	00500001 	.word	0x00500001
    1adc:	00000000 	.word	0x00000000
    1ae0:	e8000000 	.word	0xe8000000
    1ae4:	ee000000 	.word	0xee000000
    1ae8:	01000000 	.word	0x01000000
    1aec:	00ee5300 	.word	0x00ee5300
    1af0:	00f80000 	.word	0x00f80000
    1af4:	00010000 	.word	0x00010000
    1af8:	00000050 	.word	0x00000050
    1afc:	00000000 	.word	0x00000000
    1b00:	00010800 	.word	0x00010800
    1b04:	00011200 	.word	0x00011200
    1b08:	50000100 	.word	0x50000100
	...
    1b14:	0000010c 	.word	0x0000010c
    1b18:	00000112 	.word	0x00000112
    1b1c:	12530001 	.word	0x12530001
    1b20:	1c000001 	.word	0x1c000001
    1b24:	01000001 	.word	0x01000001
    1b28:	00005000 	.word	0x00005000
    1b2c:	00000000 	.word	0x00000000
    1b30:	011c0000 	.word	0x011c0000
    1b34:	01260000 	.word	0x01260000
    1b38:	00010000 	.word	0x00010000
    1b3c:	00000050 	.word	0x00000050
    1b40:	00000000 	.word	0x00000000
    1b44:	00012000 	.word	0x00012000
    1b48:	00012600 	.word	0x00012600
    1b4c:	53000100 	.word	0x53000100
    1b50:	00000126 	.word	0x00000126
    1b54:	00000130 	.word	0x00000130
    1b58:	00500001 	.word	0x00500001
    1b5c:	00000000 	.word	0x00000000
    1b60:	6c000000 	.word	0x6c000000
    1b64:	76000001 	.word	0x76000001
    1b68:	01000001 	.word	0x01000001
    1b6c:	00005000 	.word	0x00005000
    1b70:	00000000 	.word	0x00000000
    1b74:	01700000 	.word	0x01700000
    1b78:	01760000 	.word	0x01760000
    1b7c:	00010000 	.word	0x00010000
    1b80:	00017653 	.word	0x00017653
    1b84:	00018000 	.word	0x00018000
    1b88:	50000100 	.word	0x50000100
	...
    1b94:	000001ac 	.word	0x000001ac
    1b98:	000001b2 	.word	0x000001b2
    1b9c:	00500001 	.word	0x00500001
    1ba0:	00000000 	.word	0x00000000
    1ba4:	c8000000 	.word	0xc8000000
    1ba8:	d6000001 	.word	0xd6000001
    1bac:	01000001 	.word	0x01000001
    1bb0:	01d65000 	.word	0x01d65000
    1bb4:	02800000 	.word	0x02800000
    1bb8:	00010000 	.word	0x00010000
    1bbc:	0000005c 	.word	0x0000005c
    1bc0:	00000000 	.word	0x00000000
    1bc4:	00022a00 	.word	0x00022a00
    1bc8:	00022c00 	.word	0x00022c00
    1bcc:	53000100 	.word	0x53000100
    1bd0:	0000023e 	.word	0x0000023e
    1bd4:	00000240 	.word	0x00000240
    1bd8:	50530001 	.word	0x50530001
    1bdc:	52000002 	.word	0x52000002
    1be0:	01000002 	.word	0x01000002
    1be4:	02625300 	.word	0x02625300
    1be8:	02640000 	.word	0x02640000
    1bec:	00010000 	.word	0x00010000
    1bf0:	00000053 	.word	0x00000053
    1bf4:	00000000 	.word	0x00000000
    1bf8:	0001e400 	.word	0x0001e400
    1bfc:	00021a00 	.word	0x00021a00
    1c00:	52000100 	.word	0x52000100
    1c04:	0000021c 	.word	0x0000021c
    1c08:	00000226 	.word	0x00000226
    1c0c:	00520001 	.word	0x00520001
    1c10:	00000000 	.word	0x00000000
    1c14:	30000000 	.word	0x30000000
    1c18:	66000003 	.word	0x66000003
    1c1c:	01000003 	.word	0x01000003
    1c20:	00005000 	.word	0x00005000
    1c24:	00000000 	.word	0x00000000
    1c28:	03320000 	.word	0x03320000
    1c2c:	033a0000 	.word	0x033a0000
    1c30:	00010000 	.word	0x00010000
    1c34:	00034853 	.word	0x00034853
    1c38:	00035000 	.word	0x00035000
    1c3c:	53000100 	.word	0x53000100
    1c40:	0000035e 	.word	0x0000035e
    1c44:	00000360 	.word	0x00000360
    1c48:	00530001 	.word	0x00530001
    1c4c:	00000000 	.word	0x00000000
    1c50:	46000000 	.word	0x46000000
    1c54:	48000003 	.word	0x48000003
    1c58:	01000003 	.word	0x01000003
    1c5c:	035c5300 	.word	0x035c5300
    1c60:	035e0000 	.word	0x035e0000
    1c64:	00010000 	.word	0x00010000
    1c68:	00036253 	.word	0x00036253
    1c6c:	00037400 	.word	0x00037400
    1c70:	53000100 	.word	0x53000100
	...
    1c7c:	00000384 	.word	0x00000384
    1c80:	00000390 	.word	0x00000390
    1c84:	00500001 	.word	0x00500001
    1c88:	00000000 	.word	0x00000000
    1c8c:	7c000000 	.word	0x7c000000
    1c90:	84000000 	.word	0x84000000
    1c94:	01000000 	.word	0x01000000
    1c98:	00845000 	.word	0x00845000
    1c9c:	00a40000 	.word	0x00a40000
    1ca0:	00010000 	.word	0x00010000
    1ca4:	00000052 	.word	0x00000052
    1ca8:	00000000 	.word	0x00000000
    1cac:	00009000 	.word	0x00009000
    1cb0:	00009200 	.word	0x00009200
    1cb4:	50000100 	.word	0x50000100
    1cb8:	00000096 	.word	0x00000096
    1cbc:	00000098 	.word	0x00000098
    1cc0:	00500001 	.word	0x00500001
	...
    1ccc:	04000000 	.word	0x04000000
    1cd0:	01000000 	.word	0x01000000
    1cd4:	00045d00 	.word	0x00045d00
    1cd8:	00540000 	.word	0x00540000
    1cdc:	00020000 	.word	0x00020000
    1ce0:	0000087d 	.word	0x0000087d
	...
    1cec:	00020000 	.word	0x00020000
    1cf0:	00010000 	.word	0x00010000
    1cf4:	00001650 	.word	0x00001650
    1cf8:	00005400 	.word	0x00005400
    1cfc:	7d000200 	.word	0x7d000200
    1d00:	00000004 	.word	0x00000004
	...
    1d0c:	00004200 	.word	0x00004200
    1d10:	51000100 	.word	0x51000100
    1d14:	00000042 	.word	0x00000042
    1d18:	00000054 	.word	0x00000054
    1d1c:	005c0001 	.word	0x005c0001
    1d20:	00000000 	.word	0x00000000
    1d24:	54000000 	.word	0x54000000
    1d28:	68000000 	.word	0x68000000
    1d2c:	01000000 	.word	0x01000000
    1d30:	00685d00 	.word	0x00685d00
    1d34:	009e0000 	.word	0x009e0000
    1d38:	00020000 	.word	0x00020000
    1d3c:	009e147d 	.word	0x009e147d
    1d40:	01040000 	.word	0x01040000
    1d44:	00020000 	.word	0x00020000
    1d48:	0000207d 	.word	0x0000207d
    1d4c:	00000000 	.word	0x00000000
    1d50:	00540000 	.word	0x00540000
    1d54:	00560000 	.word	0x00560000
    1d58:	00010000 	.word	0x00010000
    1d5c:	0000a850 	.word	0x0000a850
    1d60:	00010400 	.word	0x00010400
    1d64:	7d000200 	.word	0x7d000200
    1d68:	00000004 	.word	0x00000004
    1d6c:	00000000 	.word	0x00000000
    1d70:	00005400 	.word	0x00005400
    1d74:	00006400 	.word	0x00006400
    1d78:	51000100 	.word	0x51000100
    1d7c:	00000064 	.word	0x00000064
    1d80:	00000104 	.word	0x00000104
    1d84:	005c0001 	.word	0x005c0001
    1d88:	00000000 	.word	0x00000000
    1d8c:	72000000 	.word	0x72000000
    1d90:	ea000000 	.word	0xea000000
    1d94:	01000000 	.word	0x01000000
    1d98:	00ea5600 	.word	0x00ea5600
    1d9c:	01040000 	.word	0x01040000
    1da0:	00010000 	.word	0x00010000
    1da4:	00000053 	.word	0x00000053
    1da8:	00000000 	.word	0x00000000
    1dac:	00007a00 	.word	0x00007a00
    1db0:	00008000 	.word	0x00008000
    1db4:	51000100 	.word	0x51000100
    1db8:	00000080 	.word	0x00000080
    1dbc:	00000082 	.word	0x00000082
    1dc0:	82530001 	.word	0x82530001
    1dc4:	86000000 	.word	0x86000000
    1dc8:	01000000 	.word	0x01000000
    1dcc:	00865100 	.word	0x00865100
    1dd0:	00ae0000 	.word	0x00ae0000
    1dd4:	00010000 	.word	0x00010000
    1dd8:	0000ae54 	.word	0x0000ae54
    1ddc:	0000c200 	.word	0x0000c200
    1de0:	52000100 	.word	0x52000100
    1de4:	000000c2 	.word	0x000000c2
    1de8:	000000d2 	.word	0x000000d2
    1dec:	d2530001 	.word	0xd2530001
    1df0:	04000000 	.word	0x04000000
    1df4:	01000001 	.word	0x01000001
    1df8:	00005400 	.word	0x00005400
    1dfc:	00000000 	.word	0x00000000
    1e00:	006a0000 	.word	0x006a0000
    1e04:	00ce0000 	.word	0x00ce0000
    1e08:	00010000 	.word	0x00010000
    1e0c:	0000ce55 	.word	0x0000ce55
    1e10:	0000e200 	.word	0x0000e200
    1e14:	51000100 	.word	0x51000100
    1e18:	000000e2 	.word	0x000000e2
    1e1c:	000000e6 	.word	0x000000e6
    1e20:	e6530001 	.word	0xe6530001
    1e24:	04000000 	.word	0x04000000
    1e28:	01000001 	.word	0x01000001
    1e2c:	00005500 	.word	0x00005500
    1e30:	00000000 	.word	0x00000000
    1e34:	01040000 	.word	0x01040000
    1e38:	01080000 	.word	0x01080000
    1e3c:	00010000 	.word	0x00010000
    1e40:	0001085d 	.word	0x0001085d
    1e44:	00014800 	.word	0x00014800
    1e48:	7d000200 	.word	0x7d000200
    1e4c:	00014814 	.word	0x00014814
    1e50:	0001bc00 	.word	0x0001bc00
    1e54:	7d000200 	.word	0x7d000200
    1e58:	00000020 	.word	0x00000020
    1e5c:	00000000 	.word	0x00000000
    1e60:	00010400 	.word	0x00010400
    1e64:	00010600 	.word	0x00010600
    1e68:	50000100 	.word	0x50000100
    1e6c:	00000152 	.word	0x00000152
    1e70:	000001bc 	.word	0x000001bc
    1e74:	047d0002 	.word	0x047d0002
	...
    1e80:	00000104 	.word	0x00000104
    1e84:	00000156 	.word	0x00000156
    1e88:	56510001 	.word	0x56510001
    1e8c:	bc000001 	.word	0xbc000001
    1e90:	01000001 	.word	0x01000001
    1e94:	00005c00 	.word	0x00005c00
    1e98:	00000000 	.word	0x00000000
    1e9c:	01220000 	.word	0x01220000
    1ea0:	019e0000 	.word	0x019e0000
    1ea4:	00010000 	.word	0x00010000
    1ea8:	00019e56 	.word	0x00019e56
    1eac:	0001a600 	.word	0x0001a600
    1eb0:	53000100 	.word	0x53000100
    1eb4:	000001a8 	.word	0x000001a8
    1eb8:	000001bc 	.word	0x000001bc
    1ebc:	00530001 	.word	0x00530001
    1ec0:	00000000 	.word	0x00000000
    1ec4:	1a000000 	.word	0x1a000000
    1ec8:	2a000001 	.word	0x2a000001
    1ecc:	01000001 	.word	0x01000001
    1ed0:	012e5300 	.word	0x012e5300
    1ed4:	01320000 	.word	0x01320000
    1ed8:	00010000 	.word	0x00010000
    1edc:	00013453 	.word	0x00013453
    1ee0:	00015a00 	.word	0x00015a00
    1ee4:	54000100 	.word	0x54000100
    1ee8:	0000015a 	.word	0x0000015a
    1eec:	0000016c 	.word	0x0000016c
    1ef0:	70520001 	.word	0x70520001
    1ef4:	7c000001 	.word	0x7c000001
    1ef8:	01000001 	.word	0x01000001
    1efc:	017e5300 	.word	0x017e5300
    1f00:	01bc0000 	.word	0x01bc0000
    1f04:	00010000 	.word	0x00010000
    1f08:	00000054 	.word	0x00000054
    1f0c:	00000000 	.word	0x00000000
    1f10:	00011c00 	.word	0x00011c00
    1f14:	00018600 	.word	0x00018600
    1f18:	55000100 	.word	0x55000100
    1f1c:	00000186 	.word	0x00000186
    1f20:	0000018e 	.word	0x0000018e
    1f24:	94530001 	.word	0x94530001
    1f28:	98000001 	.word	0x98000001
    1f2c:	01000001 	.word	0x01000001
    1f30:	019a5300 	.word	0x019a5300
    1f34:	01bc0000 	.word	0x01bc0000
    1f38:	00010000 	.word	0x00010000
    1f3c:	00000055 	.word	0x00000055
    1f40:	00000000 	.word	0x00000000
    1f44:	0001bc00 	.word	0x0001bc00
    1f48:	0001c000 	.word	0x0001c000
    1f4c:	5d000100 	.word	0x5d000100
    1f50:	000001c0 	.word	0x000001c0
    1f54:	00000200 	.word	0x00000200
    1f58:	147d0002 	.word	0x147d0002
    1f5c:	00000200 	.word	0x00000200
    1f60:	00000270 	.word	0x00000270
    1f64:	207d0002 	.word	0x207d0002
	...
    1f70:	000001bc 	.word	0x000001bc
    1f74:	000001be 	.word	0x000001be
    1f78:	0a500001 	.word	0x0a500001
    1f7c:	70000002 	.word	0x70000002
    1f80:	02000002 	.word	0x02000002
    1f84:	00047d00 	.word	0x00047d00
    1f88:	00000000 	.word	0x00000000
    1f8c:	bc000000 	.word	0xbc000000
    1f90:	0e000001 	.word	0x0e000001
    1f94:	01000002 	.word	0x01000002
    1f98:	020e5100 	.word	0x020e5100
    1f9c:	02700000 	.word	0x02700000
    1fa0:	00010000 	.word	0x00010000
    1fa4:	0000005c 	.word	0x0000005c
    1fa8:	00000000 	.word	0x00000000
    1fac:	0001da00 	.word	0x0001da00
    1fb0:	00025600 	.word	0x00025600
    1fb4:	56000100 	.word	0x56000100
    1fb8:	00000256 	.word	0x00000256
    1fbc:	00000270 	.word	0x00000270
    1fc0:	00530001 	.word	0x00530001
    1fc4:	00000000 	.word	0x00000000
    1fc8:	d2000000 	.word	0xd2000000
    1fcc:	e2000001 	.word	0xe2000001
    1fd0:	01000001 	.word	0x01000001
    1fd4:	01e65300 	.word	0x01e65300
    1fd8:	01ea0000 	.word	0x01ea0000
    1fdc:	00010000 	.word	0x00010000
    1fe0:	0001ec53 	.word	0x0001ec53
    1fe4:	00021200 	.word	0x00021200
    1fe8:	54000100 	.word	0x54000100
    1fec:	00000212 	.word	0x00000212
    1ff0:	00000224 	.word	0x00000224
    1ff4:	28520001 	.word	0x28520001
    1ff8:	34000002 	.word	0x34000002
    1ffc:	01000002 	.word	0x01000002
    2000:	02365300 	.word	0x02365300
    2004:	02700000 	.word	0x02700000
    2008:	00010000 	.word	0x00010000
    200c:	00000054 	.word	0x00000054
    2010:	00000000 	.word	0x00000000
    2014:	0001d400 	.word	0x0001d400
    2018:	00023e00 	.word	0x00023e00
    201c:	55000100 	.word	0x55000100
    2020:	0000023e 	.word	0x0000023e
    2024:	00000246 	.word	0x00000246
    2028:	4c530001 	.word	0x4c530001
    202c:	50000002 	.word	0x50000002
    2030:	01000002 	.word	0x01000002
    2034:	02525300 	.word	0x02525300
    2038:	02700000 	.word	0x02700000
    203c:	00010000 	.word	0x00010000
    2040:	00000055 	.word	0x00000055
    2044:	00000000 	.word	0x00000000
    2048:	00027000 	.word	0x00027000
    204c:	00027400 	.word	0x00027400
    2050:	5d000100 	.word	0x5d000100
    2054:	00000274 	.word	0x00000274
    2058:	00000282 	.word	0x00000282
    205c:	147d0002 	.word	0x147d0002
    2060:	00000282 	.word	0x00000282
    2064:	00000304 	.word	0x00000304
    2068:	287d0002 	.word	0x287d0002
	...
    2074:	00000270 	.word	0x00000270
    2078:	00000272 	.word	0x00000272
    207c:	b4500001 	.word	0xb4500001
    2080:	04000002 	.word	0x04000002
    2084:	02000003 	.word	0x02000003
    2088:	000c7d00 	.word	0x000c7d00
    208c:	00000000 	.word	0x00000000
    2090:	70000000 	.word	0x70000000
    2094:	b8000002 	.word	0xb8000002
    2098:	01000002 	.word	0x01000002
    209c:	02b85100 	.word	0x02b85100
    20a0:	03040000 	.word	0x03040000
    20a4:	00010000 	.word	0x00010000
    20a8:	00000054 	.word	0x00000054
    20ac:	00000000 	.word	0x00000000
    20b0:	00029400 	.word	0x00029400
    20b4:	0002cc00 	.word	0x0002cc00
    20b8:	55000100 	.word	0x55000100
    20bc:	000002cc 	.word	0x000002cc
    20c0:	000002d4 	.word	0x000002d4
    20c4:	d6530001 	.word	0xd6530001
    20c8:	e2000002 	.word	0xe2000002
    20cc:	01000002 	.word	0x01000002
    20d0:	00005300 	.word	0x00005300
    20d4:	00000000 	.word	0x00000000
    20d8:	02860000 	.word	0x02860000
    20dc:	02e20000 	.word	0x02e20000
    20e0:	00020000 	.word	0x00020000
    20e4:	02e2087d 	.word	0x02e2087d
    20e8:	02ea0000 	.word	0x02ea0000
    20ec:	00010000 	.word	0x00010000
    20f0:	0002ee53 	.word	0x0002ee53
    20f4:	0002f200 	.word	0x0002f200
    20f8:	53000100 	.word	0x53000100
    20fc:	000002f4 	.word	0x000002f4
    2100:	00000304 	.word	0x00000304
    2104:	00530001 	.word	0x00530001
    2108:	00000000 	.word	0x00000000
    210c:	8e000000 	.word	0x8e000000
    2110:	bc000002 	.word	0xbc000002
    2114:	01000002 	.word	0x01000002
    2118:	02bc5c00 	.word	0x02bc5c00
    211c:	02c40000 	.word	0x02c40000
    2120:	00010000 	.word	0x00010000
    2124:	0002c853 	.word	0x0002c853
    2128:	00030400 	.word	0x00030400
    212c:	5c000100 	.word	0x5c000100
	...
    2138:	00000304 	.word	0x00000304
    213c:	00000308 	.word	0x00000308
    2140:	085d0001 	.word	0x085d0001
    2144:	70000003 	.word	0x70000003
    2148:	02000004 	.word	0x02000004
    214c:	000c7d00 	.word	0x000c7d00
    2150:	00000000 	.word	0x00000000
    2154:	04000000 	.word	0x04000000
    2158:	0e000003 	.word	0x0e000003
    215c:	01000003 	.word	0x01000003
    2160:	030e5000 	.word	0x030e5000
    2164:	04700000 	.word	0x04700000
    2168:	00010000 	.word	0x00010000
    216c:	00000054 	.word	0x00000054
    2170:	00000000 	.word	0x00000000
    2174:	00030400 	.word	0x00030400
    2178:	00030e00 	.word	0x00030e00
    217c:	51000100 	.word	0x51000100
    2180:	0000030e 	.word	0x0000030e
    2184:	00000470 	.word	0x00000470
    2188:	00550001 	.word	0x00550001
    218c:	00000000 	.word	0x00000000
    2190:	44000000 	.word	0x44000000
    2194:	4c000003 	.word	0x4c000003
    2198:	01000003 	.word	0x01000003
    219c:	00005300 	.word	0x00005300
    21a0:	00000000 	.word	0x00000000
    21a4:	03320000 	.word	0x03320000
    21a8:	034e0000 	.word	0x034e0000
    21ac:	00010000 	.word	0x00010000
    21b0:	00000052 	.word	0x00000052
    21b4:	00000000 	.word	0x00000000
    21b8:	00038000 	.word	0x00038000
    21bc:	00038e00 	.word	0x00038e00
    21c0:	53000100 	.word	0x53000100
    21c4:	00000392 	.word	0x00000392
    21c8:	0000039a 	.word	0x0000039a
    21cc:	9e530001 	.word	0x9e530001
    21d0:	a8000003 	.word	0xa8000003
    21d4:	01000003 	.word	0x01000003
    21d8:	00005300 	.word	0x00005300
    21dc:	00000000 	.word	0x00000000
    21e0:	03a20000 	.word	0x03a20000
    21e4:	03aa0000 	.word	0x03aa0000
    21e8:	00010000 	.word	0x00010000
    21ec:	00000052 	.word	0x00000052
    21f0:	00000000 	.word	0x00000000
    21f4:	0003fc00 	.word	0x0003fc00
    21f8:	00040600 	.word	0x00040600
    21fc:	53000100 	.word	0x53000100
	...
    2208:	00000400 	.word	0x00000400
    220c:	00000408 	.word	0x00000408
    2210:	00520001 	.word	0x00520001
    2214:	00000000 	.word	0x00000000
    2218:	4c000000 	.word	0x4c000000
    221c:	56000004 	.word	0x56000004
    2220:	01000004 	.word	0x01000004
    2224:	00005300 	.word	0x00005300
    2228:	00000000 	.word	0x00000000
    222c:	04500000 	.word	0x04500000
    2230:	04580000 	.word	0x04580000
    2234:	00010000 	.word	0x00010000
    2238:	00000052 	.word	0x00000052
    223c:	00000000 	.word	0x00000000
    2240:	00047000 	.word	0x00047000
    2244:	00047400 	.word	0x00047400
    2248:	5d000100 	.word	0x5d000100
    224c:	00000474 	.word	0x00000474
    2250:	000005ca 	.word	0x000005ca
    2254:	147d0002 	.word	0x147d0002
	...
    2260:	00000470 	.word	0x00000470
    2264:	0000047c 	.word	0x0000047c
    2268:	7c510001 	.word	0x7c510001
    226c:	ca000004 	.word	0xca000004
    2270:	01000005 	.word	0x01000005
    2274:	00005c00 	.word	0x00005c00
    2278:	00000000 	.word	0x00000000
    227c:	04ba0000 	.word	0x04ba0000
    2280:	04c80000 	.word	0x04c80000
    2284:	00010000 	.word	0x00010000
    2288:	00000053 	.word	0x00000053
    228c:	00000000 	.word	0x00000000
    2290:	0004b400 	.word	0x0004b400
    2294:	0004ee00 	.word	0x0004ee00
    2298:	52000100 	.word	0x52000100
	...
    22a4:	000004f2 	.word	0x000004f2
    22a8:	00000500 	.word	0x00000500
    22ac:	04530001 	.word	0x04530001
    22b0:	16000005 	.word	0x16000005
    22b4:	01000005 	.word	0x01000005
    22b8:	00005300 	.word	0x00005300
    22bc:	00000000 	.word	0x00000000
    22c0:	05100000 	.word	0x05100000
    22c4:	052c0000 	.word	0x052c0000
    22c8:	00010000 	.word	0x00010000
    22cc:	0005c652 	.word	0x0005c652
    22d0:	0005ca00 	.word	0x0005ca00
    22d4:	52000100 	.word	0x52000100
	...
    22e0:	00000540 	.word	0x00000540
    22e4:	0000054e 	.word	0x0000054e
    22e8:	52530001 	.word	0x52530001
    22ec:	5a000005 	.word	0x5a000005
    22f0:	01000005 	.word	0x01000005
    22f4:	055e5300 	.word	0x055e5300
    22f8:	05680000 	.word	0x05680000
    22fc:	00010000 	.word	0x00010000
    2300:	00000053 	.word	0x00000053
    2304:	00000000 	.word	0x00000000
    2308:	00056200 	.word	0x00056200
    230c:	00059200 	.word	0x00059200
    2310:	52000100 	.word	0x52000100
	...
    231c:	000005ae 	.word	0x000005ae
    2320:	000005b6 	.word	0x000005b6
    2324:	00530001 	.word	0x00530001
    2328:	00000000 	.word	0x00000000
    232c:	a0000000 	.word	0xa0000000
    2330:	a2000006 	.word	0xa2000006
    2334:	01000006 	.word	0x01000006
    2338:	00005200 	.word	0x00005200
    233c:	00000000 	.word	0x00000000
    2340:	06d00000 	.word	0x06d00000
    2344:	06dc0000 	.word	0x06dc0000
    2348:	00010000 	.word	0x00010000
    234c:	00000051 	.word	0x00000051
    2350:	00000000 	.word	0x00000000
    2354:	0006d600 	.word	0x0006d600
    2358:	0006dc00 	.word	0x0006dc00
    235c:	53000100 	.word	0x53000100
    2360:	000006dc 	.word	0x000006dc
    2364:	000006ea 	.word	0x000006ea
    2368:	00510001 	.word	0x00510001
    236c:	00000000 	.word	0x00000000
    2370:	ec000000 	.word	0xec000000
    2374:	ee000006 	.word	0xee000006
    2378:	01000006 	.word	0x01000006
    237c:	06ee5d00 	.word	0x06ee5d00
    2380:	077e0000 	.word	0x077e0000
    2384:	00020000 	.word	0x00020000
    2388:	0000087d 	.word	0x0000087d
    238c:	00000000 	.word	0x00000000
    2390:	06ec0000 	.word	0x06ec0000
    2394:	06f40000 	.word	0x06f40000
    2398:	00010000 	.word	0x00010000
    239c:	0006f451 	.word	0x0006f451
    23a0:	00077e00 	.word	0x00077e00
    23a4:	54000100 	.word	0x54000100
	...
    23b0:	000006ec 	.word	0x000006ec
    23b4:	000006f8 	.word	0x000006f8
    23b8:	f8520001 	.word	0xf8520001
    23bc:	7e000006 	.word	0x7e000006
    23c0:	01000007 	.word	0x01000007
    23c4:	00005100 	.word	0x00005100
    23c8:	00000000 	.word	0x00000000
    23cc:	06ec0000 	.word	0x06ec0000
    23d0:	06f80000 	.word	0x06f80000
    23d4:	00010000 	.word	0x00010000
    23d8:	0006f853 	.word	0x0006f853
    23dc:	00077e00 	.word	0x00077e00
    23e0:	5c000100 	.word	0x5c000100
	...
    23ec:	0000070c 	.word	0x0000070c
    23f0:	00000724 	.word	0x00000724
    23f4:	2a530001 	.word	0x2a530001
    23f8:	2e000007 	.word	0x2e000007
    23fc:	01000007 	.word	0x01000007
    2400:	075e5300 	.word	0x075e5300
    2404:	07640000 	.word	0x07640000
    2408:	00010000 	.word	0x00010000
    240c:	00000053 	.word	0x00000053
    2410:	00000000 	.word	0x00000000
    2414:	00072c00 	.word	0x00072c00
    2418:	00072e00 	.word	0x00072e00
    241c:	52000100 	.word	0x52000100
    2420:	0000075e 	.word	0x0000075e
    2424:	0000077e 	.word	0x0000077e
    2428:	00520001 	.word	0x00520001
    242c:	00000000 	.word	0x00000000
    2430:	5c000000 	.word	0x5c000000
    2434:	64000007 	.word	0x64000007
    2438:	01000007 	.word	0x01000007
    243c:	00005300 	.word	0x00005300
    2440:	00000000 	.word	0x00000000
    2444:	07680000 	.word	0x07680000
    2448:	07740000 	.word	0x07740000
    244c:	00010000 	.word	0x00010000
    2450:	00000053 	.word	0x00000053
    2454:	00000000 	.word	0x00000000
    2458:	00078000 	.word	0x00078000
    245c:	00078c00 	.word	0x00078c00
    2460:	51000100 	.word	0x51000100
	...
    246c:	00000780 	.word	0x00000780
    2470:	0000078e 	.word	0x0000078e
    2474:	00520001 	.word	0x00520001
    2478:	00000000 	.word	0x00000000
    247c:	80000000 	.word	0x80000000
    2480:	98000007 	.word	0x98000007
    2484:	01000007 	.word	0x01000007
    2488:	00005300 	.word	0x00005300
    248c:	00000000 	.word	0x00000000
    2490:	07a80000 	.word	0x07a80000
    2494:	07b40000 	.word	0x07b40000
    2498:	00010000 	.word	0x00010000
    249c:	00000051 	.word	0x00000051
    24a0:	00000000 	.word	0x00000000
    24a4:	0007a800 	.word	0x0007a800
    24a8:	0007b600 	.word	0x0007b600
    24ac:	52000100 	.word	0x52000100
	...
    24b8:	000007a8 	.word	0x000007a8
    24bc:	000007c0 	.word	0x000007c0
    24c0:	00530001 	.word	0x00530001
    24c4:	00000000 	.word	0x00000000
    24c8:	cc000000 	.word	0xcc000000
    24cc:	d8000007 	.word	0xd8000007
    24d0:	01000007 	.word	0x01000007
    24d4:	00005100 	.word	0x00005100
    24d8:	00000000 	.word	0x00000000
    24dc:	07cc0000 	.word	0x07cc0000
    24e0:	07da0000 	.word	0x07da0000
    24e4:	00010000 	.word	0x00010000
    24e8:	00000052 	.word	0x00000052
    24ec:	00000000 	.word	0x00000000
    24f0:	0007ec00 	.word	0x0007ec00
    24f4:	0007f800 	.word	0x0007f800
    24f8:	51000100 	.word	0x51000100
	...
    2504:	000007f2 	.word	0x000007f2
    2508:	000007f8 	.word	0x000007f8
    250c:	f8530001 	.word	0xf8530001
    2510:	fc000007 	.word	0xfc000007
    2514:	01000007 	.word	0x01000007
    2518:	00005100 	.word	0x00005100
    251c:	00000000 	.word	0x00000000
    2520:	07fc0000 	.word	0x07fc0000
    2524:	08080000 	.word	0x08080000
    2528:	00010000 	.word	0x00010000
    252c:	00000051 	.word	0x00000051
    2530:	00000000 	.word	0x00000000
    2534:	00080200 	.word	0x00080200
    2538:	00080800 	.word	0x00080800
    253c:	53000100 	.word	0x53000100
    2540:	00000808 	.word	0x00000808
    2544:	0000080c 	.word	0x0000080c
    2548:	00510001 	.word	0x00510001
    254c:	00000000 	.word	0x00000000
    2550:	0c000000 	.word	0x0c000000
    2554:	12000008 	.word	0x12000008
    2558:	01000008 	.word	0x01000008
    255c:	08125d00 	.word	0x08125d00
    2560:	08520000 	.word	0x08520000
    2564:	00020000 	.word	0x00020000
    2568:	00000c7d 	.word	0x00000c7d
    256c:	00000000 	.word	0x00000000
    2570:	080c0000 	.word	0x080c0000
    2574:	08440000 	.word	0x08440000
    2578:	00010000 	.word	0x00010000
    257c:	00000051 	.word	0x00000051
    2580:	00000000 	.word	0x00000000
    2584:	00080c00 	.word	0x00080c00
    2588:	00083400 	.word	0x00083400
    258c:	52000100 	.word	0x52000100
	...
    2598:	00000828 	.word	0x00000828
    259c:	00000844 	.word	0x00000844
    25a0:	445c0001 	.word	0x445c0001
    25a4:	52000008 	.word	0x52000008
    25a8:	01000008 	.word	0x01000008
    25ac:	00005100 	.word	0x00005100
    25b0:	00000000 	.word	0x00000000
    25b4:	08540000 	.word	0x08540000
    25b8:	08600000 	.word	0x08600000
    25bc:	00010000 	.word	0x00010000
    25c0:	00000051 	.word	0x00000051
    25c4:	00000000 	.word	0x00000000
    25c8:	00085a00 	.word	0x00085a00
    25cc:	00086000 	.word	0x00086000
    25d0:	53000100 	.word	0x53000100
    25d4:	00000860 	.word	0x00000860
    25d8:	00000864 	.word	0x00000864
    25dc:	00510001 	.word	0x00510001
    25e0:	00000000 	.word	0x00000000
    25e4:	6a000000 	.word	0x6a000000
    25e8:	72000008 	.word	0x72000008
    25ec:	01000008 	.word	0x01000008
    25f0:	08745300 	.word	0x08745300
    25f4:	08780000 	.word	0x08780000
    25f8:	00010000 	.word	0x00010000
    25fc:	00000053 	.word	0x00000053
    2600:	00000000 	.word	0x00000000
    2604:	00087800 	.word	0x00087800
    2608:	00088400 	.word	0x00088400
    260c:	51000100 	.word	0x51000100
	...
    2618:	0000087e 	.word	0x0000087e
    261c:	00000884 	.word	0x00000884
    2620:	84530001 	.word	0x84530001
    2624:	88000008 	.word	0x88000008
    2628:	01000008 	.word	0x01000008
    262c:	00005100 	.word	0x00005100
    2630:	00000000 	.word	0x00000000
    2634:	088e0000 	.word	0x088e0000
    2638:	08960000 	.word	0x08960000
    263c:	00010000 	.word	0x00010000
    2640:	00089853 	.word	0x00089853
    2644:	00089c00 	.word	0x00089c00
    2648:	53000100 	.word	0x53000100
	...
    2654:	0000090c 	.word	0x0000090c
    2658:	00000918 	.word	0x00000918
    265c:	00510001 	.word	0x00510001
    2660:	00000000 	.word	0x00000000
    2664:	12000000 	.word	0x12000000
    2668:	18000009 	.word	0x18000009
    266c:	01000009 	.word	0x01000009
    2670:	09185300 	.word	0x09185300
    2674:	091c0000 	.word	0x091c0000
    2678:	00010000 	.word	0x00010000
    267c:	00000051 	.word	0x00000051
    2680:	00000000 	.word	0x00000000
    2684:	00092200 	.word	0x00092200
    2688:	00092a00 	.word	0x00092a00
    268c:	53000100 	.word	0x53000100
    2690:	0000092c 	.word	0x0000092c
    2694:	00000930 	.word	0x00000930
    2698:	00530001 	.word	0x00530001
    269c:	00000000 	.word	0x00000000
    26a0:	30000000 	.word	0x30000000
    26a4:	3c000009 	.word	0x3c000009
    26a8:	01000009 	.word	0x01000009
    26ac:	00005100 	.word	0x00005100
    26b0:	00000000 	.word	0x00000000
    26b4:	09360000 	.word	0x09360000
    26b8:	093c0000 	.word	0x093c0000
    26bc:	00010000 	.word	0x00010000
    26c0:	00093c53 	.word	0x00093c53
    26c4:	00094000 	.word	0x00094000
    26c8:	51000100 	.word	0x51000100
	...
    26d4:	00000946 	.word	0x00000946
    26d8:	0000094e 	.word	0x0000094e
    26dc:	50530001 	.word	0x50530001
    26e0:	54000009 	.word	0x54000009
    26e4:	01000009 	.word	0x01000009
    26e8:	00005300 	.word	0x00005300
    26ec:	00000000 	.word	0x00000000
    26f0:	09540000 	.word	0x09540000
    26f4:	09600000 	.word	0x09600000
    26f8:	00010000 	.word	0x00010000
    26fc:	00000051 	.word	0x00000051
    2700:	00000000 	.word	0x00000000
    2704:	00095a00 	.word	0x00095a00
    2708:	00096000 	.word	0x00096000
    270c:	53000100 	.word	0x53000100
    2710:	00000960 	.word	0x00000960
    2714:	00000964 	.word	0x00000964
    2718:	00510001 	.word	0x00510001
    271c:	00000000 	.word	0x00000000
    2720:	6a000000 	.word	0x6a000000
    2724:	72000009 	.word	0x72000009
    2728:	01000009 	.word	0x01000009
    272c:	09745300 	.word	0x09745300
    2730:	09780000 	.word	0x09780000
    2734:	00010000 	.word	0x00010000
    2738:	00000053 	.word	0x00000053
    273c:	00000000 	.word	0x00000000
    2740:	00097800 	.word	0x00097800
    2744:	00098400 	.word	0x00098400
    2748:	51000100 	.word	0x51000100
	...
    2754:	0000097e 	.word	0x0000097e
    2758:	00000984 	.word	0x00000984
    275c:	84530001 	.word	0x84530001
    2760:	88000009 	.word	0x88000009
    2764:	01000009 	.word	0x01000009
    2768:	00005100 	.word	0x00005100
    276c:	00000000 	.word	0x00000000
    2770:	098e0000 	.word	0x098e0000
    2774:	09960000 	.word	0x09960000
    2778:	00010000 	.word	0x00010000
    277c:	00099853 	.word	0x00099853
    2780:	00099c00 	.word	0x00099c00
    2784:	53000100 	.word	0x53000100
	...
    2790:	0000099c 	.word	0x0000099c
    2794:	000009a8 	.word	0x000009a8
    2798:	00510001 	.word	0x00510001
    279c:	00000000 	.word	0x00000000
    27a0:	a2000000 	.word	0xa2000000
    27a4:	a8000009 	.word	0xa8000009
    27a8:	01000009 	.word	0x01000009
    27ac:	09a85300 	.word	0x09a85300
    27b0:	09ac0000 	.word	0x09ac0000
    27b4:	00010000 	.word	0x00010000
    27b8:	00000051 	.word	0x00000051
    27bc:	00000000 	.word	0x00000000
    27c0:	0009b000 	.word	0x0009b000
    27c4:	0009b600 	.word	0x0009b600
    27c8:	53000100 	.word	0x53000100
    27cc:	000009b8 	.word	0x000009b8
    27d0:	000009bc 	.word	0x000009bc
    27d4:	00530001 	.word	0x00530001
    27d8:	00000000 	.word	0x00000000
    27dc:	bc000000 	.word	0xbc000000
    27e0:	c8000009 	.word	0xc8000009
    27e4:	01000009 	.word	0x01000009
    27e8:	00005100 	.word	0x00005100
    27ec:	00000000 	.word	0x00000000
    27f0:	09c20000 	.word	0x09c20000
    27f4:	09c80000 	.word	0x09c80000
    27f8:	00010000 	.word	0x00010000
    27fc:	0009c853 	.word	0x0009c853
    2800:	0009cc00 	.word	0x0009cc00
    2804:	51000100 	.word	0x51000100
	...
    2810:	000009d0 	.word	0x000009d0
    2814:	000009d6 	.word	0x000009d6
    2818:	d8530001 	.word	0xd8530001
    281c:	dc000009 	.word	0xdc000009
    2820:	01000009 	.word	0x01000009
    2824:	00005300 	.word	0x00005300
    2828:	00000000 	.word	0x00000000
    282c:	09dc0000 	.word	0x09dc0000
    2830:	09e80000 	.word	0x09e80000
    2834:	00010000 	.word	0x00010000
    2838:	00000051 	.word	0x00000051
    283c:	00000000 	.word	0x00000000
    2840:	0009e200 	.word	0x0009e200
    2844:	0009e800 	.word	0x0009e800
    2848:	53000100 	.word	0x53000100
    284c:	000009e8 	.word	0x000009e8
    2850:	000009ec 	.word	0x000009ec
    2854:	00510001 	.word	0x00510001
    2858:	00000000 	.word	0x00000000
    285c:	ec000000 	.word	0xec000000
    2860:	f8000009 	.word	0xf8000009
    2864:	01000009 	.word	0x01000009
    2868:	00005100 	.word	0x00005100
    286c:	00000000 	.word	0x00000000
    2870:	09f20000 	.word	0x09f20000
    2874:	09f80000 	.word	0x09f80000
    2878:	00010000 	.word	0x00010000
    287c:	0009f853 	.word	0x0009f853
    2880:	0009fc00 	.word	0x0009fc00
    2884:	51000100 	.word	0x51000100
	...
    2890:	00000a02 	.word	0x00000a02
    2894:	00000a0a 	.word	0x00000a0a
    2898:	0c530001 	.word	0x0c530001
    289c:	1000000a 	.word	0x1000000a
    28a0:	0100000a 	.word	0x0100000a
    28a4:	00005300 	.word	0x00005300
    28a8:	00000000 	.word	0x00000000
    28ac:	0a160000 	.word	0x0a160000
    28b0:	0a1e0000 	.word	0x0a1e0000
    28b4:	00010000 	.word	0x00010000
    28b8:	000a2053 	.word	0x000a2053
    28bc:	000a2400 	.word	0x000a2400
    28c0:	53000100 	.word	0x53000100
	...
    28cc:	00000a2a 	.word	0x00000a2a
    28d0:	00000a32 	.word	0x00000a32
    28d4:	34530001 	.word	0x34530001
    28d8:	3800000a 	.word	0x3800000a
    28dc:	0100000a 	.word	0x0100000a
    28e0:	00005300 	.word	0x00005300
    28e4:	00000000 	.word	0x00000000
    28e8:	0a3e0000 	.word	0x0a3e0000
    28ec:	0a460000 	.word	0x0a460000
    28f0:	00010000 	.word	0x00010000
    28f4:	000a4853 	.word	0x000a4853
    28f8:	000a4c00 	.word	0x000a4c00
    28fc:	53000100 	.word	0x53000100
	...
    2908:	00000a52 	.word	0x00000a52
    290c:	00000a5a 	.word	0x00000a5a
    2910:	5c530001 	.word	0x5c530001
    2914:	6000000a 	.word	0x6000000a
    2918:	0100000a 	.word	0x0100000a
    291c:	00005300 	.word	0x00005300
    2920:	00000000 	.word	0x00000000
    2924:	0a600000 	.word	0x0a600000
    2928:	0a660000 	.word	0x0a660000
    292c:	00010000 	.word	0x00010000
    2930:	00000052 	.word	0x00000052
    2934:	00000000 	.word	0x00000000
    2938:	000a8000 	.word	0x000a8000
    293c:	000a8600 	.word	0x000a8600
    2940:	52000100 	.word	0x52000100
	...
    294c:	00000aa0 	.word	0x00000aa0
    2950:	00000aaa 	.word	0x00000aaa
    2954:	aa5d0001 	.word	0xaa5d0001
    2958:	0800000a 	.word	0x0800000a
    295c:	0200000b 	.word	0x0200000b
    2960:	00087d00 	.word	0x00087d00
    2964:	00000000 	.word	0x00000000
    2968:	a0000000 	.word	0xa0000000
    296c:	a800000a 	.word	0xa800000a
    2970:	0100000a 	.word	0x0100000a
    2974:	0ac25000 	.word	0x0ac25000
    2978:	0b080000 	.word	0x0b080000
    297c:	00020000 	.word	0x00020000
    2980:	0000047d 	.word	0x0000047d
    2984:	00000000 	.word	0x00000000
    2988:	0aa00000 	.word	0x0aa00000
    298c:	0acc0000 	.word	0x0acc0000
    2990:	00010000 	.word	0x00010000
    2994:	000ae251 	.word	0x000ae251
    2998:	000aee00 	.word	0x000aee00
    299c:	51000100 	.word	0x51000100
	...
    29a8:	00000aa0 	.word	0x00000aa0
    29ac:	00000aa8 	.word	0x00000aa8
    29b0:	a8520001 	.word	0xa8520001
    29b4:	0800000a 	.word	0x0800000a
    29b8:	0100000b 	.word	0x0100000b
    29bc:	00005c00 	.word	0x00005c00
    29c0:	00000000 	.word	0x00000000
    29c4:	0b5c0000 	.word	0x0b5c0000
    29c8:	0b6e0000 	.word	0x0b6e0000
    29cc:	00010000 	.word	0x00010000
    29d0:	00000051 	.word	0x00000051
    29d4:	00000000 	.word	0x00000000
    29d8:	000b7400 	.word	0x000b7400
    29dc:	000b8600 	.word	0x000b8600
    29e0:	51000100 	.word	0x51000100
	...
    29ec:	00000b8c 	.word	0x00000b8c
    29f0:	00000b9e 	.word	0x00000b9e
    29f4:	00510001 	.word	0x00510001
    29f8:	00000000 	.word	0x00000000
    29fc:	a4000000 	.word	0xa4000000
    2a00:	b600000b 	.word	0xb600000b
    2a04:	0100000b 	.word	0x0100000b
    2a08:	00005100 	.word	0x00005100
    2a0c:	00000000 	.word	0x00000000
    2a10:	0bd80000 	.word	0x0bd80000
    2a14:	0bea0000 	.word	0x0bea0000
    2a18:	00010000 	.word	0x00010000
    2a1c:	00000051 	.word	0x00000051
    2a20:	00000000 	.word	0x00000000
    2a24:	000c0c00 	.word	0x000c0c00
    2a28:	000c1e00 	.word	0x000c1e00
    2a2c:	51000100 	.word	0x51000100
	...
    2a38:	00000c40 	.word	0x00000c40
    2a3c:	00000c4c 	.word	0x00000c4c
    2a40:	00510001 	.word	0x00510001
    2a44:	00000000 	.word	0x00000000
    2a48:	50000000 	.word	0x50000000
    2a4c:	5200000c 	.word	0x5200000c
    2a50:	0100000c 	.word	0x0100000c
    2a54:	00005000 	.word	0x00005000
    2a58:	00000000 	.word	0x00000000
    2a5c:	0c580000 	.word	0x0c580000
    2a60:	0c5a0000 	.word	0x0c5a0000
    2a64:	00010000 	.word	0x00010000
    2a68:	00000050 	.word	0x00000050
    2a6c:	00000000 	.word	0x00000000
    2a70:	000c6000 	.word	0x000c6000
    2a74:	000c6200 	.word	0x000c6200
    2a78:	50000100 	.word	0x50000100
	...
    2a84:	00000c68 	.word	0x00000c68
    2a88:	00000c6c 	.word	0x00000c6c
    2a8c:	00500001 	.word	0x00500001
    2a90:	00000000 	.word	0x00000000
    2a94:	70000000 	.word	0x70000000
    2a98:	7200000c 	.word	0x7200000c
    2a9c:	0100000c 	.word	0x0100000c
    2aa0:	00005000 	.word	0x00005000
    2aa4:	00000000 	.word	0x00000000
    2aa8:	0c780000 	.word	0x0c780000
    2aac:	0c7a0000 	.word	0x0c7a0000
    2ab0:	00010000 	.word	0x00010000
    2ab4:	00000050 	.word	0x00000050
    2ab8:	00000000 	.word	0x00000000
    2abc:	000c8000 	.word	0x000c8000
    2ac0:	000c8a00 	.word	0x000c8a00
    2ac4:	50000100 	.word	0x50000100
	...
    2ad0:	00000c8c 	.word	0x00000c8c
    2ad4:	00000c90 	.word	0x00000c90
    2ad8:	00510001 	.word	0x00510001
    2adc:	00000000 	.word	0x00000000
    2ae0:	98000000 	.word	0x98000000
    2ae4:	a400000c 	.word	0xa400000c
    2ae8:	0100000c 	.word	0x0100000c
    2aec:	00005000 	.word	0x00005000
    2af0:	00000000 	.word	0x00000000
    2af4:	0cb00000 	.word	0x0cb00000
    2af8:	0cb40000 	.word	0x0cb40000
    2afc:	00010000 	.word	0x00010000
    2b00:	00000051 	.word	0x00000051
    2b04:	00000000 	.word	0x00000000
    2b08:	000cbc00 	.word	0x000cbc00
    2b0c:	000cbe00 	.word	0x000cbe00
    2b10:	5d000100 	.word	0x5d000100
    2b14:	00000cbe 	.word	0x00000cbe
    2b18:	00000cc2 	.word	0x00000cc2
    2b1c:	047d0002 	.word	0x047d0002
    2b20:	00000cc2 	.word	0x00000cc2
    2b24:	00000d88 	.word	0x00000d88
    2b28:	107d0002 	.word	0x107d0002
	...
    2b34:	00000cbc 	.word	0x00000cbc
    2b38:	00000cc4 	.word	0x00000cc4
    2b3c:	c6500001 	.word	0xc6500001
    2b40:	8800000c 	.word	0x8800000c
    2b44:	0200000d 	.word	0x0200000d
    2b48:	00047d00 	.word	0x00047d00
    2b4c:	00000000 	.word	0x00000000
    2b50:	20000000 	.word	0x20000000
    2b54:	32000000 	.word	0x32000000
    2b58:	01000000 	.word	0x01000000
    2b5c:	00005100 	.word	0x00005100
    2b60:	00000000 	.word	0x00000000
    2b64:	00740000 	.word	0x00740000
    2b68:	00820000 	.word	0x00820000
    2b6c:	00010000 	.word	0x00010000
    2b70:	0000825d 	.word	0x0000825d
    2b74:	0000b200 	.word	0x0000b200
    2b78:	7d000200 	.word	0x7d000200
    2b7c:	00000008 	.word	0x00000008
    2b80:	00000000 	.word	0x00000000
    2b84:	00007400 	.word	0x00007400
    2b88:	00008c00 	.word	0x00008c00
    2b8c:	50000100 	.word	0x50000100
	...
    2b98:	00000074 	.word	0x00000074
    2b9c:	00000076 	.word	0x00000076
    2ba0:	76510001 	.word	0x76510001
    2ba4:	80000000 	.word	0x80000000
    2ba8:	01000000 	.word	0x01000000
    2bac:	00005300 	.word	0x00005300
    2bb0:	00000000 	.word	0x00000000
    2bb4:	00900000 	.word	0x00900000
    2bb8:	00920000 	.word	0x00920000
    2bbc:	00010000 	.word	0x00010000
    2bc0:	00009a50 	.word	0x00009a50
    2bc4:	00009c00 	.word	0x00009c00
    2bc8:	50000100 	.word	0x50000100
    2bcc:	0000009e 	.word	0x0000009e
    2bd0:	000000b2 	.word	0x000000b2
    2bd4:	00500001 	.word	0x00500001
    2bd8:	00000000 	.word	0x00000000
    2bdc:	e4000000 	.word	0xe4000000
    2be0:	f6000000 	.word	0xf6000000
    2be4:	01000000 	.word	0x01000000
    2be8:	00005100 	.word	0x00005100
    2bec:	00000000 	.word	0x00000000
    2bf0:	01180000 	.word	0x01180000
    2bf4:	012a0000 	.word	0x012a0000
    2bf8:	00010000 	.word	0x00010000
    2bfc:	00000051 	.word	0x00000051
    2c00:	00000000 	.word	0x00000000
    2c04:	00014c00 	.word	0x00014c00
    2c08:	00014e00 	.word	0x00014e00
    2c0c:	51000100 	.word	0x51000100
	...
    2c18:	00000154 	.word	0x00000154
    2c1c:	00000156 	.word	0x00000156
    2c20:	00500001 	.word	0x00500001
    2c24:	00000000 	.word	0x00000000
    2c28:	e4000000 	.word	0xe4000000
    2c2c:	f6000001 	.word	0xf6000001
    2c30:	01000001 	.word	0x01000001
    2c34:	00005100 	.word	0x00005100
    2c38:	00000000 	.word	0x00000000
    2c3c:	02180000 	.word	0x02180000
    2c40:	02220000 	.word	0x02220000
    2c44:	00010000 	.word	0x00010000
    2c48:	00000050 	.word	0x00000050
    2c4c:	00000000 	.word	0x00000000
    2c50:	00022400 	.word	0x00022400
    2c54:	00022800 	.word	0x00022800
    2c58:	51000100 	.word	0x51000100
	...
    2c64:	00000230 	.word	0x00000230
    2c68:	0000026c 	.word	0x0000026c
    2c6c:	00500001 	.word	0x00500001
    2c70:	00000000 	.word	0x00000000
    2c74:	30000000 	.word	0x30000000
    2c78:	32000002 	.word	0x32000002
    2c7c:	01000002 	.word	0x01000002
    2c80:	02325100 	.word	0x02325100
    2c84:	023c0000 	.word	0x023c0000
    2c88:	00010000 	.word	0x00010000
    2c8c:	00023c53 	.word	0x00023c53
    2c90:	00027a00 	.word	0x00027a00
    2c94:	51000100 	.word	0x51000100
	...
    2ca0:	00000240 	.word	0x00000240
    2ca4:	0000025a 	.word	0x0000025a
    2ca8:	5a520001 	.word	0x5a520001
    2cac:	7a000002 	.word	0x7a000002
    2cb0:	01000002 	.word	0x01000002
    2cb4:	00005c00 	.word	0x00005c00
    2cb8:	00000000 	.word	0x00000000
    2cbc:	02360000 	.word	0x02360000
    2cc0:	025a0000 	.word	0x025a0000
    2cc4:	00010000 	.word	0x00010000
    2cc8:	0000005c 	.word	0x0000005c
    2ccc:	00000000 	.word	0x00000000
    2cd0:	00027c00 	.word	0x00027c00
    2cd4:	00027e00 	.word	0x00027e00
    2cd8:	51000100 	.word	0x51000100
	...
    2ce4:	0000028c 	.word	0x0000028c
    2ce8:	000002a0 	.word	0x000002a0
    2cec:	a05d0001 	.word	0xa05d0001
    2cf0:	cc000002 	.word	0xcc000002
    2cf4:	02000002 	.word	0x02000002
    2cf8:	cc107d00 	.word	0xcc107d00
    2cfc:	28000002 	.word	0x28000002
    2d00:	02000003 	.word	0x02000003
    2d04:	00307d00 	.word	0x00307d00
    2d08:	00000000 	.word	0x00000000
    2d0c:	8c000000 	.word	0x8c000000
    2d10:	8e000002 	.word	0x8e000002
    2d14:	01000002 	.word	0x01000002
    2d18:	02d45000 	.word	0x02d45000
    2d1c:	03280000 	.word	0x03280000
    2d20:	00020000 	.word	0x00020000
    2d24:	0000047d 	.word	0x0000047d
    2d28:	00000000 	.word	0x00000000
    2d2c:	028c0000 	.word	0x028c0000
    2d30:	02a60000 	.word	0x02a60000
    2d34:	00010000 	.word	0x00010000
    2d38:	0002a651 	.word	0x0002a651
    2d3c:	00032800 	.word	0x00032800
    2d40:	56000100 	.word	0x56000100
	...
    2d4c:	00000294 	.word	0x00000294
    2d50:	0000029a 	.word	0x0000029a
    2d54:	aa530001 	.word	0xaa530001
    2d58:	c2000002 	.word	0xc2000002
    2d5c:	01000002 	.word	0x01000002
    2d60:	02c65200 	.word	0x02c65200
    2d64:	02ce0000 	.word	0x02ce0000
    2d68:	00010000 	.word	0x00010000
    2d6c:	00000053 	.word	0x00000053
    2d70:	00000000 	.word	0x00000000
    2d74:	0002e600 	.word	0x0002e600
    2d78:	0002ee00 	.word	0x0002ee00
    2d7c:	53000100 	.word	0x53000100
	...
    2d88:	00000328 	.word	0x00000328
    2d8c:	0000032a 	.word	0x0000032a
    2d90:	2a5d0001 	.word	0x2a5d0001
    2d94:	2e000003 	.word	0x2e000003
    2d98:	02000003 	.word	0x02000003
    2d9c:	2e047d00 	.word	0x2e047d00
    2da0:	bc000003 	.word	0xbc000003
    2da4:	02000003 	.word	0x02000003
    2da8:	00107d00 	.word	0x00107d00
    2dac:	00000000 	.word	0x00000000
    2db0:	28000000 	.word	0x28000000
    2db4:	30000003 	.word	0x30000003
    2db8:	01000003 	.word	0x01000003
    2dbc:	03325000 	.word	0x03325000
    2dc0:	03bc0000 	.word	0x03bc0000
    2dc4:	00020000 	.word	0x00020000
    2dc8:	0000047d 	.word	0x0000047d
	...
    2dd4:	000a0000 	.word	0x000a0000
    2dd8:	00010000 	.word	0x00010000
    2ddc:	00000a5d 	.word	0x00000a5d
    2de0:	00005400 	.word	0x00005400
    2de4:	7d000200 	.word	0x7d000200
    2de8:	00000008 	.word	0x00000008
    2dec:	00000000 	.word	0x00000000
    2df0:	00002600 	.word	0x00002600
    2df4:	00003800 	.word	0x00003800
    2df8:	53000100 	.word	0x53000100
	...
    2e08:	00000004 	.word	0x00000004
    2e0c:	045d0001 	.word	0x045d0001
    2e10:	10000000 	.word	0x10000000
    2e14:	02000000 	.word	0x02000000
    2e18:	10047d00 	.word	0x10047d00
    2e1c:	28000000 	.word	0x28000000
    2e20:	02000000 	.word	0x02000000
    2e24:	00087d00 	.word	0x00087d00
	...
    2e30:	0c000000 	.word	0x0c000000
    2e34:	01000000 	.word	0x01000000
    2e38:	000c5000 	.word	0x000c5000
    2e3c:	001c0000 	.word	0x001c0000
    2e40:	00010000 	.word	0x00010000
    2e44:	00000051 	.word	0x00000051
	...
    2e50:	00000c00 	.word	0x00000c00
    2e54:	50000100 	.word	0x50000100
    2e58:	0000000c 	.word	0x0000000c
    2e5c:	00000030 	.word	0x00000030
    2e60:	00540001 	.word	0x00540001
	...
    2e6c:	04000000 	.word	0x04000000
    2e70:	01000000 	.word	0x01000000
    2e74:	00045d00 	.word	0x00045d00
    2e78:	00480000 	.word	0x00480000
    2e7c:	00020000 	.word	0x00020000
    2e80:	0000107d 	.word	0x0000107d
    2e84:	00000000 	.word	0x00000000
    2e88:	00480000 	.word	0x00480000
    2e8c:	004c0000 	.word	0x004c0000
    2e90:	00010000 	.word	0x00010000
    2e94:	00004c5d 	.word	0x00004c5d
    2e98:	0000c800 	.word	0x0000c800
    2e9c:	7d000200 	.word	0x7d000200
    2ea0:	00000010 	.word	0x00000010
	...
    2eac:	00000800 	.word	0x00000800
    2eb0:	5d000100 	.word	0x5d000100
    2eb4:	00000008 	.word	0x00000008
    2eb8:	000000d0 	.word	0x000000d0
    2ebc:	087d0002 	.word	0x087d0002
	...
    2ecc:	00000018 	.word	0x00000018
    2ed0:	18500001 	.word	0x18500001
    2ed4:	20000000 	.word	0x20000000
    2ed8:	01000000 	.word	0x01000000
    2edc:	00205400 	.word	0x00205400
    2ee0:	00380000 	.word	0x00380000
    2ee4:	00010000 	.word	0x00010000
    2ee8:	00003850 	.word	0x00003850
    2eec:	0000d000 	.word	0x0000d000
    2ef0:	54000100 	.word	0x54000100
	...
    2f00:	0000002c 	.word	0x0000002c
    2f04:	a4510001 	.word	0xa4510001
    2f08:	b0000000 	.word	0xb0000000
    2f0c:	01000000 	.word	0x01000000
    2f10:	00c45100 	.word	0x00c45100
    2f14:	00d00000 	.word	0x00d00000
    2f18:	00010000 	.word	0x00010000
    2f1c:	00000051 	.word	0x00000051
	...
    2f28:	00003800 	.word	0x00003800
    2f2c:	52000100 	.word	0x52000100
    2f30:	00000038 	.word	0x00000038
    2f34:	00000060 	.word	0x00000060
    2f38:	605c0001 	.word	0x605c0001
    2f3c:	90000000 	.word	0x90000000
    2f40:	01000000 	.word	0x01000000
    2f44:	00a05200 	.word	0x00a05200
    2f48:	00d00000 	.word	0x00d00000
    2f4c:	00010000 	.word	0x00010000
    2f50:	00000052 	.word	0x00000052
    2f54:	00000000 	.word	0x00000000
    2f58:	00000c00 	.word	0x00000c00
    2f5c:	00003000 	.word	0x00003000
    2f60:	5c000100 	.word	0x5c000100
    2f64:	000000a4 	.word	0x000000a4
    2f68:	000000d0 	.word	0x000000d0
    2f6c:	005c0001 	.word	0x005c0001
    2f70:	00000000 	.word	0x00000000
    2f74:	28000000 	.word	0x28000000
    2f78:	2c000000 	.word	0x2c000000
    2f7c:	01000000 	.word	0x01000000
    2f80:	002c5300 	.word	0x002c5300
    2f84:	00b00000 	.word	0x00b00000
    2f88:	00010000 	.word	0x00010000
    2f8c:	0000c451 	.word	0x0000c451
    2f90:	0000d000 	.word	0x0000d000
    2f94:	51000100 	.word	0x51000100
	...
    2fa0:	00000034 	.word	0x00000034
    2fa4:	0000005c 	.word	0x0000005c
    2fa8:	70530001 	.word	0x70530001
    2fac:	74000000 	.word	0x74000000
    2fb0:	01000000 	.word	0x01000000
    2fb4:	00745000 	.word	0x00745000
    2fb8:	00840000 	.word	0x00840000
    2fbc:	00010000 	.word	0x00010000
    2fc0:	00008453 	.word	0x00008453
    2fc4:	0000c800 	.word	0x0000c800
    2fc8:	50000100 	.word	0x50000100
	...
    2fd8:	00000008 	.word	0x00000008
    2fdc:	085d0001 	.word	0x085d0001
    2fe0:	9c000000 	.word	0x9c000000
    2fe4:	02000000 	.word	0x02000000
    2fe8:	00147d00 	.word	0x00147d00
	...
    2ff4:	20000000 	.word	0x20000000
    2ff8:	01000000 	.word	0x01000000
    2ffc:	00205000 	.word	0x00205000
    3000:	009c0000 	.word	0x009c0000
    3004:	00010000 	.word	0x00010000
    3008:	00000055 	.word	0x00000055
	...
    3014:	00003c00 	.word	0x00003c00
    3018:	51000100 	.word	0x51000100
    301c:	0000003c 	.word	0x0000003c
    3020:	0000009c 	.word	0x0000009c
    3024:	00580001 	.word	0x00580001
	...
    3030:	3c000000 	.word	0x3c000000
    3034:	01000000 	.word	0x01000000
    3038:	003c5200 	.word	0x003c5200
    303c:	009c0000 	.word	0x009c0000
    3040:	00010000 	.word	0x00010000
    3044:	00000056 	.word	0x00000056
	...
    3050:	00003c00 	.word	0x00003c00
    3054:	53000100 	.word	0x53000100
    3058:	0000003c 	.word	0x0000003c
    305c:	0000009c 	.word	0x0000009c
    3060:	00570001 	.word	0x00570001
	...
    306c:	04000000 	.word	0x04000000
    3070:	01000000 	.word	0x01000000
    3074:	00045d00 	.word	0x00045d00
    3078:	00100000 	.word	0x00100000
    307c:	00020000 	.word	0x00020000
    3080:	0010247d 	.word	0x0010247d
    3084:	010c0000 	.word	0x010c0000
    3088:	00020000 	.word	0x00020000
    308c:	0000307d 	.word	0x0000307d
	...
    3098:	00240000 	.word	0x00240000
    309c:	00010000 	.word	0x00010000
    30a0:	00002450 	.word	0x00002450
    30a4:	0000c000 	.word	0x0000c000
    30a8:	7d000200 	.word	0x7d000200
    30ac:	0000c004 	.word	0x0000c004
    30b0:	0000d400 	.word	0x0000d400
    30b4:	91000200 	.word	0x91000200
    30b8:	0000d470 	.word	0x0000d470
    30bc:	0000e800 	.word	0x0000e800
    30c0:	7d000200 	.word	0x7d000200
    30c4:	0000e804 	.word	0x0000e804
    30c8:	0000f400 	.word	0x0000f400
    30cc:	91000200 	.word	0x91000200
    30d0:	0000f470 	.word	0x0000f470
    30d4:	00010c00 	.word	0x00010c00
    30d8:	7d000200 	.word	0x7d000200
    30dc:	00000004 	.word	0x00000004
	...
    30e8:	00002400 	.word	0x00002400
    30ec:	51000100 	.word	0x51000100
    30f0:	00000024 	.word	0x00000024
    30f4:	0000010c 	.word	0x0000010c
    30f8:	00570001 	.word	0x00570001
    30fc:	00000000 	.word	0x00000000
    3100:	44000000 	.word	0x44000000
    3104:	c0000000 	.word	0xc0000000
    3108:	01000000 	.word	0x01000000
    310c:	00d45c00 	.word	0x00d45c00
    3110:	00dc0000 	.word	0x00dc0000
    3114:	00010000 	.word	0x00010000
    3118:	0000f85c 	.word	0x0000f85c
    311c:	00010400 	.word	0x00010400
    3120:	5c000100 	.word	0x5c000100
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	00000126 	andeq	r0, r0, r6, lsr #2
  24:	00000130 	andeq	r0, r0, r0, lsr r1
  28:	00000132 	andeq	r0, r0, r2, lsr r1
  2c:	00000140 	andeq	r0, r0, r0, asr #2
	...
  38:	000002d6 	ldrdeq	r0, [r0], -r6
  3c:	000002d8 	ldrdeq	r0, [r0], -r8
  40:	000002da 	ldrdeq	r0, [r0], -sl
  44:	000002de 	ldrdeq	r0, [r0], -lr
	...
  50:	0000011e 	andeq	r0, r0, lr, lsl r1
  54:	00000120 	andeq	r0, r0, r0, lsr #2
  58:	00000126 	andeq	r0, r0, r6, lsr #2
  5c:	0000014a 	andeq	r0, r0, sl, asr #2
  60:	00000122 	andeq	r0, r0, r2, lsr #2
  64:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  70:	0000011e 	andeq	r0, r0, lr, lsl r1
  74:	00000120 	andeq	r0, r0, r0, lsr #2
  78:	00000130 	andeq	r0, r0, r0, lsr r1
  7c:	0000014a 	andeq	r0, r0, sl, asr #2
  80:	00000122 	andeq	r0, r0, r2, lsr #2
  84:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  90:	0000014a 	andeq	r0, r0, sl, asr #2
  94:	0000015e 	andeq	r0, r0, lr, asr r1
  98:	00000188 	andeq	r0, r0, r8, lsl #3
  9c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  a8:	0000014a 	andeq	r0, r0, sl, asr #2
  ac:	0000015e 	andeq	r0, r0, lr, asr r1
  b0:	00000188 	andeq	r0, r0, r8, lsl #3
  b4:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  c0:	0000015e 	andeq	r0, r0, lr, asr r1
  c4:	00000182 	andeq	r0, r0, r2, lsl #3
  c8:	00000186 	andeq	r0, r0, r6, lsl #3
  cc:	00000188 	andeq	r0, r0, r8, lsl #3
	...
  d8:	0000015e 	andeq	r0, r0, lr, asr r1
  dc:	00000160 	andeq	r0, r0, r0, ror #2
  e0:	00000186 	andeq	r0, r0, r6, lsl #3
  e4:	00000188 	andeq	r0, r0, r8, lsl #3
  e8:	0000016a 	andeq	r0, r0, sl, ror #2
  ec:	00000182 	andeq	r0, r0, r2, lsl #3
	...
  f8:	00000078 	andeq	r0, r0, r8, ror r0
  fc:	0000007a 	andeq	r0, r0, sl, ror r0
 100:	0000007c 	andeq	r0, r0, ip, ror r0
 104:	0000007e 	andeq	r0, r0, lr, ror r0
	...
 110:	00000078 	andeq	r0, r0, r8, ror r0
 114:	0000007a 	andeq	r0, r0, sl, ror r0
 118:	0000007c 	andeq	r0, r0, ip, ror r0
 11c:	0000007e 	andeq	r0, r0, lr, ror r0
	...
 128:	0000030e 	andeq	r0, r0, lr, lsl #6
 12c:	00000310 	andeq	r0, r0, r0, lsl r3
 130:	00000320 	andeq	r0, r0, r0, lsr #6
 134:	0000034a 	andeq	r0, r0, sl, asr #6
 138:	00000312 	andeq	r0, r0, r2, lsl r3
 13c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 148:	0000030e 	andeq	r0, r0, lr, lsl #6
 14c:	00000310 	andeq	r0, r0, r0, lsl r3
 150:	00000320 	andeq	r0, r0, r0, lsr #6
 154:	0000034a 	andeq	r0, r0, sl, asr #6
 158:	00000312 	andeq	r0, r0, r2, lsl r3
 15c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 168:	0000034a 	andeq	r0, r0, sl, asr #6
 16c:	0000034c 	andeq	r0, r0, ip, asr #6
 170:	0000034e 	andeq	r0, r0, lr, asr #6
 174:	00000360 	andeq	r0, r0, r0, ror #6
	...
 180:	00000364 	andeq	r0, r0, r4, ror #6
 184:	00000366 	andeq	r0, r0, r6, ror #6
 188:	00000376 	andeq	r0, r0, r6, ror r3
 18c:	000003a6 	andeq	r0, r0, r6, lsr #7
 190:	0000036a 	andeq	r0, r0, sl, ror #6
 194:	00000372 	andeq	r0, r0, r2, ror r3
	...
 1a0:	00000364 	andeq	r0, r0, r4, ror #6
 1a4:	00000366 	andeq	r0, r0, r6, ror #6
 1a8:	00000376 	andeq	r0, r0, r6, ror r3
 1ac:	000003a6 	andeq	r0, r0, r6, lsr #7
 1b0:	0000036a 	andeq	r0, r0, sl, ror #6
 1b4:	00000372 	andeq	r0, r0, r2, ror r3
	...
 1c0:	000003a6 	andeq	r0, r0, r6, lsr #7
 1c4:	000003a8 	andeq	r0, r0, r8, lsr #7
 1c8:	000003aa 	andeq	r0, r0, sl, lsr #7
 1cc:	000003c2 	andeq	r0, r0, r2, asr #7
	...
 1d8:	00000404 	andeq	r0, r0, r4, lsl #8
 1dc:	00000406 	andeq	r0, r0, r6, lsl #8
 1e0:	00000408 	andeq	r0, r0, r8, lsl #8
 1e4:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
 1f0:	00000454 	andeq	r0, r0, r4, asr r4
 1f4:	00000456 	andeq	r0, r0, r6, asr r4
 1f8:	00000458 	andeq	r0, r0, r8, asr r4
 1fc:	0000046e 	andeq	r0, r0, lr, ror #8
	...
 208:	000004c6 	andeq	r0, r0, r6, asr #9
 20c:	000004c8 	andeq	r0, r0, r8, asr #9
 210:	000004cc 	andeq	r0, r0, ip, asr #9
 214:	000004de 	ldrdeq	r0, [r0], -lr
	...
 220:	00000566 	andeq	r0, r0, r6, ror #10
 224:	00000568 	andeq	r0, r0, r8, ror #10
 228:	0000056c 	andeq	r0, r0, ip, ror #10
 22c:	00000582 	andeq	r0, r0, r2, lsl #11
	...
 238:	0000001c 	andeq	r0, r0, ip, lsl r0
 23c:	00000024 	andeq	r0, r0, r4, lsr #32
 240:	00000070 	andeq	r0, r0, r0, ror r0
 244:	0000010c 	andeq	r0, r0, ip, lsl #2
 248:	00000044 	andeq	r0, r0, r4, asr #32
 24c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 258:	ffffffff 	undefined instruction 0xffffffff
	...
