Classic Timing Analyzer report for top
Tue Sep 15 12:30:41 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                    ; To                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 7.101 ns                         ; data[4]                                                 ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.201 ns                        ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] ; jour1[1]                                                  ; demux_sel  ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.784 ns                        ; timer                                                   ; control_part:CTRL_PART|c_state.S0                         ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 97.24 MHz ( period = 10.284 ns ) ; control_part:CTRL_PART|en_reg4                          ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control_part:CTRL_PART|c_state.S2                       ; control_part:CTRL_PART|sel                                ; clk        ; clk      ; 4            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                         ;                                                           ;            ;          ; 4            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; demux_sel       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                      ; To                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 97.24 MHz ( period = 10.284 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2]                 ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A   ; 97.24 MHz ( period = 10.284 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0]                 ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A   ; 97.24 MHz ( period = 10.284 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3]                 ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A   ; 97.24 MHz ( period = 10.284 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1]                 ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[5] ; clk        ; clk      ; None                        ; None                      ; 1.588 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[4] ; clk        ; clk      ; None                        ; None                      ; 1.588 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[5] ; clk        ; clk      ; None                        ; None                      ; 1.588 ns                ;
; N/A   ; 115.31 MHz ( period = 8.672 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; 115.31 MHz ( period = 8.672 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; 115.31 MHz ( period = 8.672 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; 119.45 MHz ( period = 8.372 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A   ; 119.45 MHz ( period = 8.372 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A   ; 119.45 MHz ( period = 8.372 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A   ; 119.45 MHz ( period = 8.372 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A   ; 119.45 MHz ( period = 8.372 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A   ; 120.92 MHz ( period = 8.270 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]                ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 120.92 MHz ( period = 8.270 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]                ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 120.92 MHz ( period = 8.270 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 120.92 MHz ( period = 8.270 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 120.92 MHz ( period = 8.270 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 120.92 MHz ( period = 8.270 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 120.92 MHz ( period = 8.270 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 120.92 MHz ( period = 8.270 ns )               ; control_part:CTRL_PART|en_reg4                                            ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[0] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[1] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[2] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[3] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[4] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[6] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[7] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[0] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[1] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[2] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[3] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[6] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 121.92 MHz ( period = 8.202 ns )               ; control_part:CTRL_PART|en_mem                                             ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[7] ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; 160.98 MHz ( period = 6.212 ns )               ; control_part:CTRL_PART|sel                                                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 3.369 ns                ;
; N/A   ; 162.84 MHz ( period = 6.141 ns )               ; control_part:CTRL_PART|sel                                                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 167.17 MHz ( period = 5.982 ns )               ; control_part:CTRL_PART|sel                                                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A   ; 169.18 MHz ( period = 5.911 ns )               ; control_part:CTRL_PART|sel                                                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 3.068 ns                ;
; N/A   ; 171.23 MHz ( period = 5.840 ns )               ; control_part:CTRL_PART|sel                                                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 173.34 MHz ( period = 5.769 ns )               ; control_part:CTRL_PART|sel                                                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 175.50 MHz ( period = 5.698 ns )               ; control_part:CTRL_PART|sel                                                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]                ; clk        ; clk      ; None                        ; None                      ; 2.855 ns                ;
; N/A   ; 188.29 MHz ( period = 5.311 ns )               ; control_part:CTRL_PART|sel                                                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]                ; clk        ; clk      ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 264.90 MHz ( period = 3.775 ns )               ; control_part:CTRL_PART|en_compt                                           ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; clk        ; clk      ; None                        ; None                      ; 1.812 ns                ;
; N/A   ; 264.97 MHz ( period = 3.774 ns )               ; control_part:CTRL_PART|en_compt                                           ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; 267.17 MHz ( period = 3.743 ns )               ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2]                 ; control_part:CTRL_PART|c_state.S2                                         ; clk        ; clk      ; None                        ; None                      ; 3.545 ns                ;
; N/A   ; 275.25 MHz ( period = 3.633 ns )               ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3]                 ; control_part:CTRL_PART|c_state.S2                                         ; clk        ; clk      ; None                        ; None                      ; 3.435 ns                ;
; N/A   ; 291.97 MHz ( period = 3.425 ns )               ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1]                 ; control_part:CTRL_PART|c_state.S2                                         ; clk        ; clk      ; None                        ; None                      ; 3.227 ns                ;
; N/A   ; 296.03 MHz ( period = 3.378 ns )               ; control_part:CTRL_PART|en_compt                                           ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; clk        ; clk      ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 301.02 MHz ( period = 3.322 ns )               ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0]                 ; control_part:CTRL_PART|c_state.S2                                         ; clk        ; clk      ; None                        ; None                      ; 3.124 ns                ;
; N/A   ; 306.18 MHz ( period = 3.266 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; control_part:CTRL_PART|c_state.S1                                         ; control_part:CTRL_PART|c_state.S2                                         ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 2.971 ns                ;
; N/A   ; 312.99 MHz ( period = 3.195 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 2.969 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 2.900 ns                ;
; N/A   ; 321.85 MHz ( period = 3.107 ns )               ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2]                 ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 4.191 ns                ;
; N/A   ; 322.37 MHz ( period = 3.102 ns )               ; control_part:CTRL_PART|en_compt                                           ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; clk        ; clk      ; None                        ; None                      ; 1.139 ns                ;
; N/A   ; 328.73 MHz ( period = 3.042 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 2.816 ns                ;
; N/A   ; 329.38 MHz ( period = 3.036 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 2.810 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 337.04 MHz ( period = 2.967 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 2.741 ns                ;
; N/A   ; 337.27 MHz ( period = 2.965 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 341.06 MHz ( period = 2.932 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 2.706 ns                ;
; N/A   ; 345.30 MHz ( period = 2.896 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 2.670 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 2.668 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 2.635 ns                ;
; N/A   ; 353.98 MHz ( period = 2.825 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 2.599 ns                ;
; N/A   ; 354.23 MHz ( period = 2.823 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 355.62 MHz ( period = 2.812 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 363.11 MHz ( period = 2.754 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; 364.83 MHz ( period = 2.741 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 2.515 ns                ;
; N/A   ; 370.10 MHz ( period = 2.702 ns )               ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3]                 ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 3.786 ns                ;
; N/A   ; 370.10 MHz ( period = 2.702 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 2.476 ns                ;
; N/A   ; 372.30 MHz ( period = 2.686 ns )               ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0]                 ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 3.770 ns                ;
; N/A   ; 372.72 MHz ( period = 2.683 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]                ; clk        ; clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 374.53 MHz ( period = 2.670 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 2.444 ns                ;
; N/A   ; 380.08 MHz ( period = 2.631 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 400.96 MHz ( period = 2.494 ns )               ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1]                 ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 3.578 ns                ;
; N/A   ; 408.16 MHz ( period = 2.450 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; control_part:CTRL_PART|c_state.S2                                         ; clk        ; clk      ; None                        ; None                      ; 2.222 ns                ;
; N/A   ; 410.34 MHz ( period = 2.437 ns )               ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]                ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; control_part:CTRL_PART|c_state.S2                                         ; clk        ; clk      ; None                        ; None                      ; 2.102 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]                ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 2.058 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; control_part:CTRL_PART|c_state.S2                                         ; clk        ; clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; control_part:CTRL_PART|c_state.S2                                         ; clk        ; clk      ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.753 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[3]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.710 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[3]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; clk        ; clk      ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; clk        ; clk      ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]                ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]                ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S1                                         ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 1.588 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 1.575 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 1.523 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[1] ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[1] ; clk        ; clk      ; None                        ; None                      ; 1.523 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[3]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 2.748 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[4]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[3]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 1.421 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 1.416 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; clk        ; clk      ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; clk        ; clk      ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S1                                         ; control_part:CTRL_PART|en_reg4                                            ; clk        ; clk      ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[5]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 1.381 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[4]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 1.361 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[6]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 1.345 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[5]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 1.328 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[4] ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[4] ; clk        ; clk      ; None                        ; None                      ; 1.307 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[5]                ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[5] ; clk        ; clk      ; None                        ; None                      ; 1.309 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 2.573 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S0                                         ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[4]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]                ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S4                                         ; control_part:CTRL_PART|c_state.S0                                         ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[3]                ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[3] ; clk        ; clk      ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[3] ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[3] ; clk        ; clk      ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[1] ; clk        ; clk      ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[0] ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[0] ; clk        ; clk      ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[3]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]                ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]                ; clk        ; clk      ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 0.997 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 0.988 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[6]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]                ; clk        ; clk      ; None                        ; None                      ; 0.963 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S1                                         ; control_part:CTRL_PART|en_compt                                           ; clk        ; clk      ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S4                                         ; control_part:CTRL_PART|en_mem                                             ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; clk        ; clk      ; None                        ; None                      ; 0.934 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; clk        ; clk      ; None                        ; None                      ; 0.920 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[0] ; clk        ; clk      ; None                        ; None                      ; 0.866 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[2] ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[2] ; clk        ; clk      ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[5] ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[5] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[6] ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[6] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[7] ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_2|data_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[5]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 0.852 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]                ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; clk        ; clk      ; None                        ; None                      ; 0.850 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]                ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[3]                ; clk        ; clk      ; None                        ; None                      ; 0.850 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[4]                ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[4] ; clk        ; clk      ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[4]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]                ; clk        ; clk      ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[1]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]                ; clk        ; clk      ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]                ; clk        ; clk      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[7]                ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]                ; clk        ; clk      ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2]                ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[2] ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[6]                ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[6] ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[7]                ; operative_part:OP_PART|memoire_16bits:Memoire|reg_8bits:reg_1|data_out[7] ; clk        ; clk      ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]                ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[5]                ; clk        ; clk      ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]                ; operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]                ; clk        ; clk      ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; clk        ; clk      ; None                        ; None                      ; 0.608 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; clk        ; clk      ; None                        ; None                      ; 0.604 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S2                                         ; control_part:CTRL_PART|c_state.S3                                         ; clk        ; clk      ; None                        ; None                      ; 0.561 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; control_part:CTRL_PART|c_state.S3                                         ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]                       ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S0                                         ; control_part:CTRL_PART|c_state.S0                                         ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]                       ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]                       ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]                       ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; control_part:CTRL_PART|c_state.S3                                         ; control_part:CTRL_PART|c_state.S1                                         ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                             ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control_part:CTRL_PART|c_state.S2 ; control_part:CTRL_PART|sel        ; clk        ; clk      ; None                       ; None                       ; 0.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_part:CTRL_PART|c_state.S4 ; control_part:CTRL_PART|en_mem     ; clk        ; clk      ; None                       ; None                       ; 0.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_part:CTRL_PART|c_state.S3 ; control_part:CTRL_PART|c_state.S4 ; clk        ; clk      ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_part:CTRL_PART|c_state.S1 ; control_part:CTRL_PART|en_reg4    ; clk        ; clk      ; None                       ; None                       ; 0.991 ns                 ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+-----------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                        ; To Clock ;
+-------+--------------+------------+------------+-----------------------------------------------------------+----------+
; N/A   ; None         ; 7.101 ns   ; data[4]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A   ; None         ; 6.968 ns   ; data[2]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A   ; None         ; 6.571 ns   ; data[8]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A   ; None         ; 6.530 ns   ; data[3]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A   ; None         ; 6.521 ns   ; data[2]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A   ; None         ; 6.470 ns   ; data[6]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A   ; None         ; 6.281 ns   ; data[5]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A   ; None         ; 6.263 ns   ; data[4]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A   ; None         ; 6.212 ns   ; data[3]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A   ; None         ; 6.199 ns   ; data[2]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A   ; None         ; 6.067 ns   ; data[1]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A   ; None         ; 5.916 ns   ; data[9]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A   ; None         ; 5.862 ns   ; data[8]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A   ; None         ; 5.788 ns   ; data[3]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A   ; None         ; 5.679 ns   ; data[2]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A   ; None         ; 5.619 ns   ; data[6]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A   ; None         ; 5.559 ns   ; data[4]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A   ; None         ; 5.545 ns   ; data[4]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A   ; None         ; 5.541 ns   ; data[0]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A   ; None         ; 5.525 ns   ; data[3]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A   ; None         ; 5.519 ns   ; data[0]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A   ; None         ; 5.452 ns   ; data[7]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A   ; None         ; 5.391 ns   ; data[1]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A   ; None         ; 5.242 ns   ; data[9]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A   ; None         ; 5.189 ns   ; data[8]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A   ; None         ; 5.154 ns   ; data[9]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A   ; None         ; 5.139 ns   ; rst        ; control_part:CTRL_PART|c_state.S2                         ; clk      ;
; N/A   ; None         ; 5.124 ns   ; data[1]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A   ; None         ; 5.042 ns   ; data[5]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A   ; None         ; 4.991 ns   ; data[1]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A   ; None         ; 4.955 ns   ; timer      ; control_part:CTRL_PART|c_state.S3                         ; clk      ;
; N/A   ; None         ; 4.909 ns   ; data[5]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A   ; None         ; 4.906 ns   ; data[5]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A   ; None         ; 4.873 ns   ; data[9]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A   ; None         ; 4.634 ns   ; pwm_sig    ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]       ; clk      ;
; N/A   ; None         ; 4.633 ns   ; pwm_sig    ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]       ; clk      ;
; N/A   ; None         ; 4.619 ns   ; data[8]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A   ; None         ; 4.560 ns   ; data[6]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A   ; None         ; 4.560 ns   ; data[6]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A   ; None         ; 4.550 ns   ; rst        ; control_part:CTRL_PART|c_state.S3                         ; clk      ;
; N/A   ; None         ; 4.548 ns   ; indicateur ; control_part:CTRL_PART|c_state.S3                         ; clk      ;
; N/A   ; None         ; 4.393 ns   ; data[7]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A   ; None         ; 4.390 ns   ; data[7]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A   ; None         ; 4.389 ns   ; data[7]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A   ; None         ; 4.297 ns   ; timer      ; control_part:CTRL_PART|c_state.S2                         ; clk      ;
; N/A   ; None         ; 4.145 ns   ; data[0]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A   ; None         ; 4.141 ns   ; data[0]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A   ; None         ; 3.989 ns   ; pwm_sig    ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]       ; clk      ;
; N/A   ; None         ; 3.945 ns   ; rst        ; control_part:CTRL_PART|c_state.S1                         ; clk      ;
; N/A   ; None         ; 3.664 ns   ; pwm_sig    ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]       ; clk      ;
; N/A   ; None         ; 3.330 ns   ; indicateur ; control_part:CTRL_PART|c_state.S1                         ; clk      ;
; N/A   ; None         ; 3.271 ns   ; rst        ; control_part:CTRL_PART|c_state.S0                         ; clk      ;
; N/A   ; None         ; 3.268 ns   ; rst        ; control_part:CTRL_PART|c_state.S4                         ; clk      ;
; N/A   ; None         ; 3.237 ns   ; timer      ; control_part:CTRL_PART|c_state.S4                         ; clk      ;
; N/A   ; None         ; 3.014 ns   ; timer      ; control_part:CTRL_PART|c_state.S1                         ; clk      ;
; N/A   ; None         ; 3.014 ns   ; timer      ; control_part:CTRL_PART|c_state.S0                         ; clk      ;
+-------+--------------+------------+------------+-----------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                        ;
+-------+--------------+------------+-----------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                      ; To            ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 11.201 ns  ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1]   ; jour1[1]      ; demux_sel  ;
; N/A   ; None         ; 10.751 ns  ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[4]   ; jour1[4]      ; demux_sel  ;
; N/A   ; None         ; 10.536 ns  ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[0]   ; jour1[0]      ; demux_sel  ;
; N/A   ; None         ; 10.390 ns  ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; max_nb[5]     ; clk        ;
; N/A   ; None         ; 10.125 ns  ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; max_nb[6]     ; clk        ;
; N/A   ; None         ; 9.942 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; max_nb[5]     ; clk        ;
; N/A   ; None         ; 9.904 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; max_nb[4]     ; clk        ;
; N/A   ; None         ; 9.856 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; max_nb[2]     ; clk        ;
; N/A   ; None         ; 9.669 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; max_nb[5]     ; clk        ;
; N/A   ; None         ; 9.662 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; max_nb[3]     ; clk        ;
; N/A   ; None         ; 9.651 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; max_nb[6]     ; clk        ;
; N/A   ; None         ; 9.602 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; max_nb[5]     ; clk        ;
; N/A   ; None         ; 9.452 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; max_nb[4]     ; clk        ;
; N/A   ; None         ; 9.440 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; max_nb[2]     ; clk        ;
; N/A   ; None         ; 9.405 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; max_nb[6]     ; clk        ;
; N/A   ; None         ; 9.338 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; max_nb[6]     ; clk        ;
; N/A   ; None         ; 9.213 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; max_nb[3]     ; clk        ;
; N/A   ; None         ; 9.184 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; max_nb[4]     ; clk        ;
; N/A   ; None         ; 9.168 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; max_nb[2]     ; clk        ;
; N/A   ; None         ; 9.103 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; max_nb[2]     ; clk        ;
; N/A   ; None         ; 9.092 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; max_nb[4]     ; clk        ;
; N/A   ; None         ; 8.977 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]       ; current_nb[6] ; clk        ;
; N/A   ; None         ; 8.942 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; max_nb[3]     ; clk        ;
; N/A   ; None         ; 8.925 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]       ; current_nb[6] ; clk        ;
; N/A   ; None         ; 8.880 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[6]   ; jour1[6]      ; demux_sel  ;
; N/A   ; None         ; 8.875 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; max_nb[3]     ; clk        ;
; N/A   ; None         ; 8.855 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]       ; current_nb[2] ; clk        ;
; N/A   ; None         ; 8.805 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]       ; current_nb[2] ; clk        ;
; N/A   ; None         ; 8.774 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]       ; current_nb[6] ; clk        ;
; N/A   ; None         ; 8.759 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[3]   ; jour1[3]      ; demux_sel  ;
; N/A   ; None         ; 8.755 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]       ; current_nb[4] ; clk        ;
; N/A   ; None         ; 8.742 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]       ; current_nb[5] ; clk        ;
; N/A   ; None         ; 8.703 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]       ; current_nb[4] ; clk        ;
; N/A   ; None         ; 8.690 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]       ; current_nb[5] ; clk        ;
; N/A   ; None         ; 8.669 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]       ; current_nb[6] ; clk        ;
; N/A   ; None         ; 8.642 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]       ; current_nb[2] ; clk        ;
; N/A   ; None         ; 8.558 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]       ; current_nb[0] ; clk        ;
; N/A   ; None         ; 8.554 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]       ; current_nb[2] ; clk        ;
; N/A   ; None         ; 8.552 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]       ; current_nb[4] ; clk        ;
; N/A   ; None         ; 8.539 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]       ; current_nb[5] ; clk        ;
; N/A   ; None         ; 8.498 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]       ; current_nb[0] ; clk        ;
; N/A   ; None         ; 8.496 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]       ; current_nb[3] ; clk        ;
; N/A   ; None         ; 8.471 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; max_nb[1]     ; clk        ;
; N/A   ; None         ; 8.462 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; max_nb[1]     ; clk        ;
; N/A   ; None         ; 8.447 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]       ; current_nb[4] ; clk        ;
; N/A   ; None         ; 8.445 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]       ; current_nb[3] ; clk        ;
; N/A   ; None         ; 8.436 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; max_nb[1]     ; clk        ;
; N/A   ; None         ; 8.434 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]       ; current_nb[5] ; clk        ;
; N/A   ; None         ; 8.376 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]       ; current_nb[0] ; clk        ;
; N/A   ; None         ; 8.294 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]       ; current_nb[3] ; clk        ;
; N/A   ; None         ; 8.258 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]       ; current_nb[0] ; clk        ;
; N/A   ; None         ; 8.188 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]       ; current_nb[3] ; clk        ;
; N/A   ; None         ; 8.159 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; max_nb[1]     ; clk        ;
; N/A   ; None         ; 8.151 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; max_nb[0]     ; clk        ;
; N/A   ; None         ; 8.139 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; max_nb[0]     ; clk        ;
; N/A   ; None         ; 8.134 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[7]   ; jour1[7]      ; demux_sel  ;
; N/A   ; None         ; 8.108 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; max_nb[0]     ; clk        ;
; N/A   ; None         ; 8.087 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[5]   ; jour1[5]      ; demux_sel  ;
; N/A   ; None         ; 7.847 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]       ; current_nb[1] ; clk        ;
; N/A   ; None         ; 7.835 ns   ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; max_nb[0]     ; clk        ;
; N/A   ; None         ; 7.797 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]       ; current_nb[1] ; clk        ;
; N/A   ; None         ; 7.693 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[2]   ; jour1[2]      ; demux_sel  ;
; N/A   ; None         ; 7.661 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]       ; current_nb[1] ; clk        ;
; N/A   ; None         ; 7.542 ns   ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]       ; current_nb[1] ; clk        ;
; N/A   ; None         ; 7.089 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[7]   ; jour2[7]      ; demux_sel  ;
; N/A   ; None         ; 6.833 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[0]   ; jour2[0]      ; demux_sel  ;
; N/A   ; None         ; 6.820 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[1]   ; jour2[1]      ; demux_sel  ;
; N/A   ; None         ; 6.815 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[3]   ; jour2[3]      ; demux_sel  ;
; N/A   ; None         ; 6.742 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[5]   ; jour2[5]      ; demux_sel  ;
; N/A   ; None         ; 6.623 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[2]   ; jour2[2]      ; demux_sel  ;
; N/A   ; None         ; 6.533 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[4]   ; jour2[4]      ; demux_sel  ;
; N/A   ; None         ; 6.190 ns   ; operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[6]   ; jour2[6]      ; demux_sel  ;
+-------+--------------+------------+-----------------------------------------------------------+---------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                        ; To Clock ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------+----------+
; N/A           ; None        ; -2.784 ns ; timer      ; control_part:CTRL_PART|c_state.S1                         ; clk      ;
; N/A           ; None        ; -2.784 ns ; timer      ; control_part:CTRL_PART|c_state.S0                         ; clk      ;
; N/A           ; None        ; -3.007 ns ; timer      ; control_part:CTRL_PART|c_state.S4                         ; clk      ;
; N/A           ; None        ; -3.038 ns ; rst        ; control_part:CTRL_PART|c_state.S4                         ; clk      ;
; N/A           ; None        ; -3.041 ns ; rst        ; control_part:CTRL_PART|c_state.S0                         ; clk      ;
; N/A           ; None        ; -3.100 ns ; indicateur ; control_part:CTRL_PART|c_state.S1                         ; clk      ;
; N/A           ; None        ; -3.434 ns ; pwm_sig    ; operative_part:OP_PART|compt_4bits:Compteur|temp[1]       ; clk      ;
; N/A           ; None        ; -3.488 ns ; rst        ; control_part:CTRL_PART|c_state.S1                         ; clk      ;
; N/A           ; None        ; -3.759 ns ; pwm_sig    ; operative_part:OP_PART|compt_4bits:Compteur|temp[0]       ; clk      ;
; N/A           ; None        ; -3.911 ns ; data[0]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A           ; None        ; -3.915 ns ; data[0]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A           ; None        ; -4.067 ns ; timer      ; control_part:CTRL_PART|c_state.S2                         ; clk      ;
; N/A           ; None        ; -4.159 ns ; data[7]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A           ; None        ; -4.160 ns ; data[7]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A           ; None        ; -4.163 ns ; data[7]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A           ; None        ; -4.318 ns ; indicateur ; control_part:CTRL_PART|c_state.S3                         ; clk      ;
; N/A           ; None        ; -4.320 ns ; rst        ; control_part:CTRL_PART|c_state.S3                         ; clk      ;
; N/A           ; None        ; -4.330 ns ; data[6]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A           ; None        ; -4.330 ns ; data[6]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A           ; None        ; -4.389 ns ; data[8]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A           ; None        ; -4.403 ns ; pwm_sig    ; operative_part:OP_PART|compt_4bits:Compteur|temp[2]       ; clk      ;
; N/A           ; None        ; -4.404 ns ; pwm_sig    ; operative_part:OP_PART|compt_4bits:Compteur|temp[3]       ; clk      ;
; N/A           ; None        ; -4.643 ns ; data[9]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A           ; None        ; -4.676 ns ; data[5]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A           ; None        ; -4.679 ns ; data[5]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A           ; None        ; -4.725 ns ; timer      ; control_part:CTRL_PART|c_state.S3                         ; clk      ;
; N/A           ; None        ; -4.761 ns ; data[1]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A           ; None        ; -4.812 ns ; data[5]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A           ; None        ; -4.894 ns ; data[1]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A           ; None        ; -4.909 ns ; rst        ; control_part:CTRL_PART|c_state.S2                         ; clk      ;
; N/A           ; None        ; -4.924 ns ; data[9]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A           ; None        ; -4.959 ns ; data[8]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A           ; None        ; -5.012 ns ; data[9]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A           ; None        ; -5.161 ns ; data[1]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A           ; None        ; -5.222 ns ; data[7]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A           ; None        ; -5.289 ns ; data[0]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A           ; None        ; -5.295 ns ; data[3]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A           ; None        ; -5.311 ns ; data[0]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A           ; None        ; -5.315 ns ; data[4]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A           ; None        ; -5.329 ns ; data[4]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A           ; None        ; -5.389 ns ; data[6]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A           ; None        ; -5.449 ns ; data[2]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A           ; None        ; -5.558 ns ; data[3]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A           ; None        ; -5.632 ns ; data[8]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A           ; None        ; -5.686 ns ; data[9]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A           ; None        ; -5.837 ns ; data[1]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] ; clk      ;
; N/A           ; None        ; -5.969 ns ; data[2]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A           ; None        ; -5.982 ns ; data[3]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] ; clk      ;
; N/A           ; None        ; -6.033 ns ; data[4]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A           ; None        ; -6.051 ns ; data[5]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A           ; None        ; -6.110 ns ; data[6]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A           ; None        ; -6.164 ns ; data[8]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A           ; None        ; -6.291 ns ; data[2]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A           ; None        ; -6.300 ns ; data[3]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] ; clk      ;
; N/A           ; None        ; -6.613 ns ; data[2]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
; N/A           ; None        ; -6.697 ns ; data[4]    ; operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] ; clk      ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Sep 15 12:30:41 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control_part:CTRL_PART|en_reg4" is a latch
    Warning: Node "control_part:CTRL_PART|sel" is a latch
    Warning: Node "control_part:CTRL_PART|en_compt" is a latch
    Warning: Node "control_part:CTRL_PART|en_mem" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[0]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[2]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[3]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[4]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[5]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[6]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[7]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[0]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[1]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[2]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[3]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[4]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[5]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[6]" is a latch
    Warning: Node "operative_part:OP_PART|demux_2_1:Demuxtiplex|output2[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "demux_sel" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "control_part:CTRL_PART|WideOr3~1" as buffer
    Info: Detected ripple clock "control_part:CTRL_PART|c_state.S4" as buffer
    Info: Detected gated clock "control_part:CTRL_PART|sel~0" as buffer
    Info: Detected ripple clock "control_part:CTRL_PART|c_state.S0" as buffer
    Info: Detected gated clock "control_part:CTRL_PART|WideOr1~0" as buffer
    Info: Detected ripple clock "control_part:CTRL_PART|c_state.S1" as buffer
Info: Clock "clk" has Internal fmax of 97.24 MHz between source register "control_part:CTRL_PART|en_reg4" and destination register "operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2]" (period= 10.284 ns)
    Info: + Longest register to register delay is 2.331 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y16_N22; Fanout = 22; REG Node = 'control_part:CTRL_PART|en_reg4'
        Info: 2: + IC(1.671 ns) + CELL(0.660 ns) = 2.331 ns; Loc. = LCFF_X36_Y12_N13; Fanout = 8; REG Node = 'operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2]'
        Info: Total cell delay = 0.660 ns ( 28.31 % )
        Info: Total interconnect delay = 1.671 ns ( 71.69 % )
    Info: - Smallest clock skew is -2.847 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.799 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 42; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.169 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X36_Y12_N13; Fanout = 8; REG Node = 'operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2]'
            Info: Total cell delay = 1.516 ns ( 54.16 % )
            Info: Total interconnect delay = 1.283 ns ( 45.84 % )
        Info: - Longest clock path from clock "clk" to source register is 5.646 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(2.581 ns) + CELL(0.787 ns) = 4.347 ns; Loc. = LCFF_X6_Y16_N23; Fanout = 4; REG Node = 'control_part:CTRL_PART|c_state.S0'
            Info: 3: + IC(0.333 ns) + CELL(0.393 ns) = 5.073 ns; Loc. = LCCOMB_X6_Y16_N16; Fanout = 1; COMB Node = 'control_part:CTRL_PART|WideOr1~0'
            Info: 4: + IC(0.423 ns) + CELL(0.150 ns) = 5.646 ns; Loc. = LCCOMB_X7_Y16_N22; Fanout = 22; REG Node = 'control_part:CTRL_PART|en_reg4'
            Info: Total cell delay = 2.309 ns ( 40.90 % )
            Info: Total interconnect delay = 3.337 ns ( 59.10 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control_part:CTRL_PART|c_state.S2" and destination pin or register "control_part:CTRL_PART|sel" for clock "clk" (Hold time is 1.88 ns)
    Info: + Largest clock skew is 2.881 ns
        Info: + Longest clock path from clock "clk" to destination register is 5.696 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(2.581 ns) + CELL(0.787 ns) = 4.347 ns; Loc. = LCFF_X6_Y16_N29; Fanout = 6; REG Node = 'control_part:CTRL_PART|c_state.S4'
            Info: 3: + IC(0.338 ns) + CELL(0.420 ns) = 5.105 ns; Loc. = LCCOMB_X6_Y16_N4; Fanout = 1; COMB Node = 'control_part:CTRL_PART|sel~0'
            Info: 4: + IC(0.441 ns) + CELL(0.150 ns) = 5.696 ns; Loc. = LCCOMB_X6_Y16_N12; Fanout = 4; REG Node = 'control_part:CTRL_PART|sel'
            Info: Total cell delay = 2.336 ns ( 41.01 % )
            Info: Total interconnect delay = 3.360 ns ( 58.99 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.815 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 42; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.185 ns) + CELL(0.537 ns) = 2.815 ns; Loc. = LCFF_X6_Y16_N3; Fanout = 2; REG Node = 'control_part:CTRL_PART|c_state.S2'
            Info: Total cell delay = 1.516 ns ( 53.85 % )
            Info: Total interconnect delay = 1.299 ns ( 46.15 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.751 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y16_N3; Fanout = 2; REG Node = 'control_part:CTRL_PART|c_state.S2'
        Info: 2: + IC(0.331 ns) + CELL(0.420 ns) = 0.751 ns; Loc. = LCCOMB_X6_Y16_N12; Fanout = 4; REG Node = 'control_part:CTRL_PART|sel'
        Info: Total cell delay = 0.420 ns ( 55.93 % )
        Info: Total interconnect delay = 0.331 ns ( 44.07 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0]" (data pin = "data[4]", clock pin = "clk") is 7.101 ns
    Info: + Longest pin to register delay is 9.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 5; PIN Node = 'data[4]'
        Info: 2: + IC(6.685 ns) + CELL(0.438 ns) = 7.945 ns; Loc. = LCCOMB_X36_Y12_N20; Fanout = 1; COMB Node = 'operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7'
        Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 8.471 ns; Loc. = LCCOMB_X36_Y12_N24; Fanout = 1; COMB Node = 'operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6'
        Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 9.176 ns; Loc. = LCCOMB_X36_Y12_N26; Fanout = 1; COMB Node = 'operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3'
        Info: 5: + IC(0.260 ns) + CELL(0.416 ns) = 9.852 ns; Loc. = LCCOMB_X36_Y12_N0; Fanout = 1; COMB Node = 'operative_part:OP_PART|codeur_bcd:Codeur|WideOr6'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 9.936 ns; Loc. = LCFF_X36_Y12_N1; Fanout = 8; REG Node = 'operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0]'
        Info: Total cell delay = 2.469 ns ( 24.85 % )
        Info: Total interconnect delay = 7.467 ns ( 75.15 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.799 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 42; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.169 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X36_Y12_N1; Fanout = 8; REG Node = 'operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0]'
        Info: Total cell delay = 1.516 ns ( 54.16 % )
        Info: Total interconnect delay = 1.283 ns ( 45.84 % )
Info: tco from clock "demux_sel" to destination pin "jour1[1]" through register "operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1]" is 11.201 ns
    Info: + Longest clock path from clock "demux_sel" to source register is 2.180 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_V10; Fanout = 16; CLK Node = 'demux_sel'
        Info: 2: + IC(1.208 ns) + CELL(0.150 ns) = 2.180 ns; Loc. = LCCOMB_X8_Y16_N26; Fanout = 1; REG Node = 'operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1]'
        Info: Total cell delay = 0.972 ns ( 44.59 % )
        Info: Total interconnect delay = 1.208 ns ( 55.41 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 9.021 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X8_Y16_N26; Fanout = 1; REG Node = 'operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1]'
        Info: 2: + IC(6.389 ns) + CELL(2.632 ns) = 9.021 ns; Loc. = PIN_AA27; Fanout = 0; PIN Node = 'jour1[1]'
        Info: Total cell delay = 2.632 ns ( 29.18 % )
        Info: Total interconnect delay = 6.389 ns ( 70.82 % )
Info: th for register "control_part:CTRL_PART|c_state.S1" (data pin = "timer", clock pin = "clk") is -2.784 ns
    Info: + Longest clock path from clock "clk" to destination register is 4.097 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(2.581 ns) + CELL(0.537 ns) = 4.097 ns; Loc. = LCFF_X6_Y16_N19; Fanout = 5; REG Node = 'control_part:CTRL_PART|c_state.S1'
        Info: Total cell delay = 1.516 ns ( 37.00 % )
        Info: Total interconnect delay = 2.581 ns ( 63.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.147 ns
        Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 5; PIN Node = 'timer'
        Info: 2: + IC(6.101 ns) + CELL(0.150 ns) = 7.063 ns; Loc. = LCCOMB_X6_Y16_N18; Fanout = 1; COMB Node = 'control_part:CTRL_PART|c_state~20'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.147 ns; Loc. = LCFF_X6_Y16_N19; Fanout = 5; REG Node = 'control_part:CTRL_PART|c_state.S1'
        Info: Total cell delay = 1.046 ns ( 14.64 % )
        Info: Total interconnect delay = 6.101 ns ( 85.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Tue Sep 15 12:30:41 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


