// Seed: 2952943138
module module_0 (
    input id_1,
    input id_2
);
  assign id_2 = id_1 - id_1[1];
endmodule
module module_1 (
    output logic id_1
);
  assign id_1 = id_1;
  assign id_1 = 1;
endmodule
`define pp_1 0
module module_2;
  logic id_1;
  logic id_2;
  defparam id_3[1 : 1'h0] = id_1, id_4 = id_1, id_5 = id_5;
endmodule
