Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Circuit8.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Circuit8.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Circuit8"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Circuit8
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\SUB.v" into library work
Parsing module <SUB>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\REG.v" into library work
Parsing module <REG>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\MUX2x1.v" into library work
Parsing module <MUX2x1>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\COMP.v" into library work
Parsing module <COMP>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\ADD.v" into library work
Parsing module <ADD>.
Analyzing Verilog file "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit8.v" into library work
Parsing module <Circuit8>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Circuit8>.

Elaborating module <SUB(DATAWIDTH=64)>.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit8.v" Line 34: Size mismatch in connection of port <b>. Formal port size is 64-bit while actual signal size is 32-bit.

Elaborating module <ADD(DATAWIDTH=64)>.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit8.v" Line 41: Size mismatch in connection of port <b>. Formal port size is 64-bit while actual signal size is 32-bit.

Elaborating module <ADD(DATAWIDTH=8)>.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit8.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit8.v" Line 48: Size mismatch in connection of port <b>. Formal port size is 8-bit while actual signal size is 64-bit.
WARNING:HDLCompiler:189 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit8.v" Line 49: Size mismatch in connection of port <sum>. Formal port size is 8-bit while actual signal size is 64-bit.

Elaborating module <COMP(DATAWIDTH=64)>.

Elaborating module <MUX2x1(DATAWIDTH=64)>.

Elaborating module <REG(DATAWIDTH=64)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Circuit8>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit8.v".
WARNING:Xst:647 - Input <b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit8.v" line 52: Output port <lt> of the instance <first_comp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Brandon\Documents\School\ECE574\Assignment1\Circuit8.v" line 52: Output port <eq> of the instance <first_comp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Circuit8> synthesized.

Synthesizing Unit <SUB>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\SUB.v".
        DATAWIDTH = 64
    Found 64-bit subtractor for signal <diff> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SUB> synthesized.

Synthesizing Unit <ADD_1>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\ADD.v".
        DATAWIDTH = 64
    Found 64-bit adder for signal <sum> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD_1> synthesized.

Synthesizing Unit <ADD_2>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\ADD.v".
        DATAWIDTH = 8
    Summary:
	no macro.
Unit <ADD_2> synthesized.

Synthesizing Unit <mod_64u_64u>.
    Related source file is "".
    Found 128-bit adder for signal <n13004> created at line 0.
    Found 128-bit adder for signal <GND_5_o_b[63]_add_1_OUT> created at line 0.
    Found 127-bit adder for signal <n13008> created at line 0.
    Found 127-bit adder for signal <GND_5_o_b[63]_add_3_OUT> created at line 0.
    Found 126-bit adder for signal <n13012> created at line 0.
    Found 126-bit adder for signal <GND_5_o_b[63]_add_5_OUT> created at line 0.
    Found 125-bit adder for signal <n13016> created at line 0.
    Found 125-bit adder for signal <GND_5_o_b[63]_add_7_OUT> created at line 0.
    Found 124-bit adder for signal <n13020> created at line 0.
    Found 124-bit adder for signal <GND_5_o_b[63]_add_9_OUT> created at line 0.
    Found 123-bit adder for signal <n13024> created at line 0.
    Found 123-bit adder for signal <GND_5_o_b[63]_add_11_OUT> created at line 0.
    Found 122-bit adder for signal <n13028> created at line 0.
    Found 122-bit adder for signal <GND_5_o_b[63]_add_13_OUT> created at line 0.
    Found 121-bit adder for signal <n13032> created at line 0.
    Found 121-bit adder for signal <GND_5_o_b[63]_add_15_OUT> created at line 0.
    Found 120-bit adder for signal <n13036> created at line 0.
    Found 120-bit adder for signal <GND_5_o_b[63]_add_17_OUT> created at line 0.
    Found 119-bit adder for signal <n13040> created at line 0.
    Found 119-bit adder for signal <GND_5_o_b[63]_add_19_OUT> created at line 0.
    Found 118-bit adder for signal <n13044> created at line 0.
    Found 118-bit adder for signal <GND_5_o_b[63]_add_21_OUT> created at line 0.
    Found 117-bit adder for signal <n13048> created at line 0.
    Found 117-bit adder for signal <GND_5_o_b[63]_add_23_OUT> created at line 0.
    Found 116-bit adder for signal <n13052> created at line 0.
    Found 116-bit adder for signal <GND_5_o_b[63]_add_25_OUT> created at line 0.
    Found 115-bit adder for signal <n13056> created at line 0.
    Found 115-bit adder for signal <GND_5_o_b[63]_add_27_OUT> created at line 0.
    Found 114-bit adder for signal <n13060> created at line 0.
    Found 114-bit adder for signal <GND_5_o_b[63]_add_29_OUT> created at line 0.
    Found 113-bit adder for signal <n13064> created at line 0.
    Found 113-bit adder for signal <GND_5_o_b[63]_add_31_OUT> created at line 0.
    Found 112-bit adder for signal <n13068> created at line 0.
    Found 112-bit adder for signal <GND_5_o_b[63]_add_33_OUT> created at line 0.
    Found 111-bit adder for signal <n13072> created at line 0.
    Found 111-bit adder for signal <GND_5_o_b[63]_add_35_OUT> created at line 0.
    Found 110-bit adder for signal <n13076> created at line 0.
    Found 110-bit adder for signal <GND_5_o_b[63]_add_37_OUT> created at line 0.
    Found 109-bit adder for signal <n13080> created at line 0.
    Found 109-bit adder for signal <GND_5_o_b[63]_add_39_OUT> created at line 0.
    Found 108-bit adder for signal <n13084> created at line 0.
    Found 108-bit adder for signal <GND_5_o_b[63]_add_41_OUT> created at line 0.
    Found 107-bit adder for signal <n13088> created at line 0.
    Found 107-bit adder for signal <GND_5_o_b[63]_add_43_OUT> created at line 0.
    Found 106-bit adder for signal <n13092> created at line 0.
    Found 106-bit adder for signal <GND_5_o_b[63]_add_45_OUT> created at line 0.
    Found 105-bit adder for signal <n13096> created at line 0.
    Found 105-bit adder for signal <GND_5_o_b[63]_add_47_OUT> created at line 0.
    Found 104-bit adder for signal <n13100> created at line 0.
    Found 104-bit adder for signal <GND_5_o_b[63]_add_49_OUT> created at line 0.
    Found 103-bit adder for signal <n13104> created at line 0.
    Found 103-bit adder for signal <GND_5_o_b[63]_add_51_OUT> created at line 0.
    Found 102-bit adder for signal <n13108> created at line 0.
    Found 102-bit adder for signal <GND_5_o_b[63]_add_53_OUT> created at line 0.
    Found 101-bit adder for signal <n13112> created at line 0.
    Found 101-bit adder for signal <GND_5_o_b[63]_add_55_OUT> created at line 0.
    Found 100-bit adder for signal <n13116> created at line 0.
    Found 100-bit adder for signal <GND_5_o_b[63]_add_57_OUT> created at line 0.
    Found 99-bit adder for signal <n13120> created at line 0.
    Found 99-bit adder for signal <GND_5_o_b[63]_add_59_OUT> created at line 0.
    Found 98-bit adder for signal <n13124> created at line 0.
    Found 98-bit adder for signal <GND_5_o_b[63]_add_61_OUT> created at line 0.
    Found 97-bit adder for signal <n13128> created at line 0.
    Found 97-bit adder for signal <GND_5_o_b[63]_add_63_OUT> created at line 0.
    Found 96-bit adder for signal <n13132> created at line 0.
    Found 96-bit adder for signal <GND_5_o_b[63]_add_65_OUT> created at line 0.
    Found 95-bit adder for signal <n13136> created at line 0.
    Found 95-bit adder for signal <GND_5_o_b[63]_add_67_OUT> created at line 0.
    Found 94-bit adder for signal <n13140> created at line 0.
    Found 94-bit adder for signal <GND_5_o_b[63]_add_69_OUT> created at line 0.
    Found 93-bit adder for signal <n13144> created at line 0.
    Found 93-bit adder for signal <GND_5_o_b[63]_add_71_OUT> created at line 0.
    Found 92-bit adder for signal <n13148> created at line 0.
    Found 92-bit adder for signal <GND_5_o_b[63]_add_73_OUT> created at line 0.
    Found 91-bit adder for signal <n13152> created at line 0.
    Found 91-bit adder for signal <GND_5_o_b[63]_add_75_OUT> created at line 0.
    Found 90-bit adder for signal <n13156> created at line 0.
    Found 90-bit adder for signal <GND_5_o_b[63]_add_77_OUT> created at line 0.
    Found 89-bit adder for signal <n13160> created at line 0.
    Found 89-bit adder for signal <GND_5_o_b[63]_add_79_OUT> created at line 0.
    Found 88-bit adder for signal <n13164> created at line 0.
    Found 88-bit adder for signal <GND_5_o_b[63]_add_81_OUT> created at line 0.
    Found 87-bit adder for signal <n13168> created at line 0.
    Found 87-bit adder for signal <GND_5_o_b[63]_add_83_OUT> created at line 0.
    Found 86-bit adder for signal <n13172> created at line 0.
    Found 86-bit adder for signal <GND_5_o_b[63]_add_85_OUT> created at line 0.
    Found 85-bit adder for signal <n13176> created at line 0.
    Found 85-bit adder for signal <GND_5_o_b[63]_add_87_OUT> created at line 0.
    Found 84-bit adder for signal <n13180> created at line 0.
    Found 84-bit adder for signal <GND_5_o_b[63]_add_89_OUT> created at line 0.
    Found 83-bit adder for signal <n13184> created at line 0.
    Found 83-bit adder for signal <GND_5_o_b[63]_add_91_OUT> created at line 0.
    Found 82-bit adder for signal <n13188> created at line 0.
    Found 82-bit adder for signal <GND_5_o_b[63]_add_93_OUT> created at line 0.
    Found 81-bit adder for signal <n13192> created at line 0.
    Found 81-bit adder for signal <GND_5_o_b[63]_add_95_OUT> created at line 0.
    Found 80-bit adder for signal <n13196> created at line 0.
    Found 80-bit adder for signal <GND_5_o_b[63]_add_97_OUT> created at line 0.
    Found 79-bit adder for signal <n13200> created at line 0.
    Found 79-bit adder for signal <GND_5_o_b[63]_add_99_OUT> created at line 0.
    Found 78-bit adder for signal <n13204> created at line 0.
    Found 78-bit adder for signal <GND_5_o_b[63]_add_101_OUT> created at line 0.
    Found 77-bit adder for signal <n13208> created at line 0.
    Found 77-bit adder for signal <GND_5_o_b[63]_add_103_OUT> created at line 0.
    Found 76-bit adder for signal <n13212> created at line 0.
    Found 76-bit adder for signal <GND_5_o_b[63]_add_105_OUT> created at line 0.
    Found 75-bit adder for signal <n13216> created at line 0.
    Found 75-bit adder for signal <GND_5_o_b[63]_add_107_OUT> created at line 0.
    Found 74-bit adder for signal <n13220> created at line 0.
    Found 74-bit adder for signal <GND_5_o_b[63]_add_109_OUT> created at line 0.
    Found 73-bit adder for signal <n13224> created at line 0.
    Found 73-bit adder for signal <GND_5_o_b[63]_add_111_OUT> created at line 0.
    Found 72-bit adder for signal <n13228> created at line 0.
    Found 72-bit adder for signal <GND_5_o_b[63]_add_113_OUT> created at line 0.
    Found 71-bit adder for signal <n13232> created at line 0.
    Found 71-bit adder for signal <GND_5_o_b[63]_add_115_OUT> created at line 0.
    Found 70-bit adder for signal <n13236> created at line 0.
    Found 70-bit adder for signal <GND_5_o_b[63]_add_117_OUT> created at line 0.
    Found 69-bit adder for signal <n13240> created at line 0.
    Found 69-bit adder for signal <GND_5_o_b[63]_add_119_OUT> created at line 0.
    Found 68-bit adder for signal <n13244> created at line 0.
    Found 68-bit adder for signal <GND_5_o_b[63]_add_121_OUT> created at line 0.
    Found 67-bit adder for signal <n13248> created at line 0.
    Found 67-bit adder for signal <GND_5_o_b[63]_add_123_OUT> created at line 0.
    Found 66-bit adder for signal <n13252> created at line 0.
    Found 66-bit adder for signal <GND_5_o_b[63]_add_125_OUT> created at line 0.
    Found 65-bit adder for signal <n13256> created at line 0.
    Found 65-bit adder for signal <GND_5_o_b[63]_add_127_OUT> created at line 0.
    Found 64-bit adder for signal <n13260> created at line 0.
    Found 64-bit adder for signal <a[63]_b[63]_add_129_OUT[63:0]> created at line 0.
    Found 128-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 127-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 126-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 125-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 124-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 123-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 122-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 121-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 120-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 119-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 118-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 117-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 116-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 115-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 114-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 113-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 112-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 111-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 110-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 109-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 108-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 107-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 106-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 105-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 104-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 103-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 102-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 101-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 100-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 99-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 98-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 97-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 96-bit comparator lessequal for signal <BUS_0033> created at line 0
    Found 95-bit comparator lessequal for signal <BUS_0034> created at line 0
    Found 94-bit comparator lessequal for signal <BUS_0035> created at line 0
    Found 93-bit comparator lessequal for signal <BUS_0036> created at line 0
    Found 92-bit comparator lessequal for signal <BUS_0037> created at line 0
    Found 91-bit comparator lessequal for signal <BUS_0038> created at line 0
    Found 90-bit comparator lessequal for signal <BUS_0039> created at line 0
    Found 89-bit comparator lessequal for signal <BUS_0040> created at line 0
    Found 88-bit comparator lessequal for signal <BUS_0041> created at line 0
    Found 87-bit comparator lessequal for signal <BUS_0042> created at line 0
    Found 86-bit comparator lessequal for signal <BUS_0043> created at line 0
    Found 85-bit comparator lessequal for signal <BUS_0044> created at line 0
    Found 84-bit comparator lessequal for signal <BUS_0045> created at line 0
    Found 83-bit comparator lessequal for signal <BUS_0046> created at line 0
    Found 82-bit comparator lessequal for signal <BUS_0047> created at line 0
    Found 81-bit comparator lessequal for signal <BUS_0048> created at line 0
    Found 80-bit comparator lessequal for signal <BUS_0049> created at line 0
    Found 79-bit comparator lessequal for signal <BUS_0050> created at line 0
    Found 78-bit comparator lessequal for signal <BUS_0051> created at line 0
    Found 77-bit comparator lessequal for signal <BUS_0052> created at line 0
    Found 76-bit comparator lessequal for signal <BUS_0053> created at line 0
    Found 75-bit comparator lessequal for signal <BUS_0054> created at line 0
    Found 74-bit comparator lessequal for signal <BUS_0055> created at line 0
    Found 73-bit comparator lessequal for signal <BUS_0056> created at line 0
    Found 72-bit comparator lessequal for signal <BUS_0057> created at line 0
    Found 71-bit comparator lessequal for signal <BUS_0058> created at line 0
    Found 70-bit comparator lessequal for signal <BUS_0059> created at line 0
    Found 69-bit comparator lessequal for signal <BUS_0060> created at line 0
    Found 68-bit comparator lessequal for signal <BUS_0061> created at line 0
    Found 67-bit comparator lessequal for signal <BUS_0062> created at line 0
    Found 66-bit comparator lessequal for signal <BUS_0063> created at line 0
    Found 65-bit comparator lessequal for signal <BUS_0064> created at line 0
    Found 64-bit comparator lessequal for signal <BUS_0065> created at line 0
    Summary:
	inferred 130 Adder/Subtractor(s).
	inferred  65 Comparator(s).
	inferred 4034 Multiplexer(s).
Unit <mod_64u_64u> synthesized.

Synthesizing Unit <COMP>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\COMP.v".
        DATAWIDTH = 64
    Found 64-bit comparator greater for signal <gt> created at line 30
    Found 64-bit comparator greater for signal <a[63]_b[63]_LessThan_2_o> created at line 36
    Summary:
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <COMP> synthesized.

Synthesizing Unit <MUX2x1>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\MUX2x1.v".
        DATAWIDTH = 64
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2x1> synthesized.

Synthesizing Unit <REG>.
    Related source file is "C:\Users\Brandon\Documents\School\ECE574\Assignment1\REG.v".
        DATAWIDTH = 64
WARNING:Xst:647 - Input <Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <RegData>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <REG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 132
 100-bit adder                                         : 2
 101-bit adder                                         : 2
 102-bit adder                                         : 2
 103-bit adder                                         : 2
 104-bit adder                                         : 2
 105-bit adder                                         : 2
 106-bit adder                                         : 2
 107-bit adder                                         : 2
 108-bit adder                                         : 2
 109-bit adder                                         : 2
 110-bit adder                                         : 2
 111-bit adder                                         : 2
 112-bit adder                                         : 2
 113-bit adder                                         : 2
 114-bit adder                                         : 2
 115-bit adder                                         : 2
 116-bit adder                                         : 2
 117-bit adder                                         : 2
 118-bit adder                                         : 2
 119-bit adder                                         : 2
 120-bit adder                                         : 2
 121-bit adder                                         : 2
 122-bit adder                                         : 2
 123-bit adder                                         : 2
 124-bit adder                                         : 2
 125-bit adder                                         : 2
 126-bit adder                                         : 2
 127-bit adder                                         : 2
 128-bit adder                                         : 2
 64-bit adder                                          : 3
 64-bit subtractor                                     : 1
 65-bit adder                                          : 2
 66-bit adder                                          : 2
 67-bit adder                                          : 2
 68-bit adder                                          : 2
 69-bit adder                                          : 2
 70-bit adder                                          : 2
 71-bit adder                                          : 2
 72-bit adder                                          : 2
 73-bit adder                                          : 2
 74-bit adder                                          : 2
 75-bit adder                                          : 2
 76-bit adder                                          : 2
 77-bit adder                                          : 2
 78-bit adder                                          : 2
 79-bit adder                                          : 2
 80-bit adder                                          : 2
 81-bit adder                                          : 2
 82-bit adder                                          : 2
 83-bit adder                                          : 2
 84-bit adder                                          : 2
 85-bit adder                                          : 2
 86-bit adder                                          : 2
 87-bit adder                                          : 2
 88-bit adder                                          : 2
 89-bit adder                                          : 2
 90-bit adder                                          : 2
 91-bit adder                                          : 2
 92-bit adder                                          : 2
 93-bit adder                                          : 2
 94-bit adder                                          : 2
 95-bit adder                                          : 2
 96-bit adder                                          : 2
 97-bit adder                                          : 2
 98-bit adder                                          : 2
 99-bit adder                                          : 2
# Registers                                            : 1
 64-bit register                                       : 1
# Comparators                                          : 67
 100-bit comparator lessequal                          : 1
 101-bit comparator lessequal                          : 1
 102-bit comparator lessequal                          : 1
 103-bit comparator lessequal                          : 1
 104-bit comparator lessequal                          : 1
 105-bit comparator lessequal                          : 1
 106-bit comparator lessequal                          : 1
 107-bit comparator lessequal                          : 1
 108-bit comparator lessequal                          : 1
 109-bit comparator lessequal                          : 1
 110-bit comparator lessequal                          : 1
 111-bit comparator lessequal                          : 1
 112-bit comparator lessequal                          : 1
 113-bit comparator lessequal                          : 1
 114-bit comparator lessequal                          : 1
 115-bit comparator lessequal                          : 1
 116-bit comparator lessequal                          : 1
 117-bit comparator lessequal                          : 1
 118-bit comparator lessequal                          : 1
 119-bit comparator lessequal                          : 1
 120-bit comparator lessequal                          : 1
 121-bit comparator lessequal                          : 1
 122-bit comparator lessequal                          : 1
 123-bit comparator lessequal                          : 1
 124-bit comparator lessequal                          : 1
 125-bit comparator lessequal                          : 1
 126-bit comparator lessequal                          : 1
 127-bit comparator lessequal                          : 1
 128-bit comparator lessequal                          : 1
 64-bit comparator greater                             : 2
 64-bit comparator lessequal                           : 1
 65-bit comparator lessequal                           : 1
 66-bit comparator lessequal                           : 1
 67-bit comparator lessequal                           : 1
 68-bit comparator lessequal                           : 1
 69-bit comparator lessequal                           : 1
 70-bit comparator lessequal                           : 1
 71-bit comparator lessequal                           : 1
 72-bit comparator lessequal                           : 1
 73-bit comparator lessequal                           : 1
 74-bit comparator lessequal                           : 1
 75-bit comparator lessequal                           : 1
 76-bit comparator lessequal                           : 1
 77-bit comparator lessequal                           : 1
 78-bit comparator lessequal                           : 1
 79-bit comparator lessequal                           : 1
 80-bit comparator lessequal                           : 1
 81-bit comparator lessequal                           : 1
 82-bit comparator lessequal                           : 1
 83-bit comparator lessequal                           : 1
 84-bit comparator lessequal                           : 1
 85-bit comparator lessequal                           : 1
 86-bit comparator lessequal                           : 1
 87-bit comparator lessequal                           : 1
 88-bit comparator lessequal                           : 1
 89-bit comparator lessequal                           : 1
 90-bit comparator lessequal                           : 1
 91-bit comparator lessequal                           : 1
 92-bit comparator lessequal                           : 1
 93-bit comparator lessequal                           : 1
 94-bit comparator lessequal                           : 1
 95-bit comparator lessequal                           : 1
 96-bit comparator lessequal                           : 1
 97-bit comparator lessequal                           : 1
 98-bit comparator lessequal                           : 1
 99-bit comparator lessequal                           : 1
# Multiplexers                                         : 4036
 1-bit 2-to-1 multiplexer                              : 4033
 64-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 67
 64-bit adder                                          : 1
 64-bit adder carry in                                 : 65
 64-bit subtractor                                     : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 67
 100-bit comparator lessequal                          : 1
 101-bit comparator lessequal                          : 1
 102-bit comparator lessequal                          : 1
 103-bit comparator lessequal                          : 1
 104-bit comparator lessequal                          : 1
 105-bit comparator lessequal                          : 1
 106-bit comparator lessequal                          : 1
 107-bit comparator lessequal                          : 1
 108-bit comparator lessequal                          : 1
 109-bit comparator lessequal                          : 1
 110-bit comparator lessequal                          : 1
 111-bit comparator lessequal                          : 1
 112-bit comparator lessequal                          : 1
 113-bit comparator lessequal                          : 1
 114-bit comparator lessequal                          : 1
 115-bit comparator lessequal                          : 1
 116-bit comparator lessequal                          : 1
 117-bit comparator lessequal                          : 1
 118-bit comparator lessequal                          : 1
 119-bit comparator lessequal                          : 1
 120-bit comparator lessequal                          : 1
 121-bit comparator lessequal                          : 1
 122-bit comparator lessequal                          : 1
 123-bit comparator lessequal                          : 1
 124-bit comparator lessequal                          : 1
 125-bit comparator lessequal                          : 1
 126-bit comparator lessequal                          : 1
 127-bit comparator lessequal                          : 1
 128-bit comparator lessequal                          : 1
 64-bit comparator greater                             : 2
 64-bit comparator lessequal                           : 1
 65-bit comparator lessequal                           : 1
 66-bit comparator lessequal                           : 1
 67-bit comparator lessequal                           : 1
 68-bit comparator lessequal                           : 1
 69-bit comparator lessequal                           : 1
 70-bit comparator lessequal                           : 1
 71-bit comparator lessequal                           : 1
 72-bit comparator lessequal                           : 1
 73-bit comparator lessequal                           : 1
 74-bit comparator lessequal                           : 1
 75-bit comparator lessequal                           : 1
 76-bit comparator lessequal                           : 1
 77-bit comparator lessequal                           : 1
 78-bit comparator lessequal                           : 1
 79-bit comparator lessequal                           : 1
 80-bit comparator lessequal                           : 1
 81-bit comparator lessequal                           : 1
 82-bit comparator lessequal                           : 1
 83-bit comparator lessequal                           : 1
 84-bit comparator lessequal                           : 1
 85-bit comparator lessequal                           : 1
 86-bit comparator lessequal                           : 1
 87-bit comparator lessequal                           : 1
 88-bit comparator lessequal                           : 1
 89-bit comparator lessequal                           : 1
 90-bit comparator lessequal                           : 1
 91-bit comparator lessequal                           : 1
 92-bit comparator lessequal                           : 1
 93-bit comparator lessequal                           : 1
 94-bit comparator lessequal                           : 1
 95-bit comparator lessequal                           : 1
 96-bit comparator lessequal                           : 1
 97-bit comparator lessequal                           : 1
 98-bit comparator lessequal                           : 1
 99-bit comparator lessequal                           : 1
# Multiplexers                                         : 4035
 1-bit 2-to-1 multiplexer                              : 4032
 64-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <REG> ...

Optimizing unit <Circuit8> ...

Optimizing unit <mod_64u_64u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Circuit8, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Circuit8.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12457
#      GND                         : 1
#      INV                         : 77
#      LUT1                        : 64
#      LUT2                        : 16
#      LUT3                        : 1109
#      LUT4                        : 2982
#      LUT5                        : 1533
#      LUT6                        : 991
#      MUXCY                       : 3546
#      VCC                         : 1
#      XORCY                       : 2137
# FlipFlops/Latches                : 64
#      FD                          : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 256
#      IBUF                        : 192
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                 6772  out of  63400    10%  
    Number used as Logic:              6772  out of  63400    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6772
   Number with an unused Flip Flop:    6772  out of   6772   100%  
   Number with an unused LUT:             0  out of   6772     0%  
   Number of fully used LUT-FF pairs:     0  out of   6772     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         322
 Number of bonded IOBs:                 257  out of    210   122% (*) 
    IOB Flip Flops/Latches:              64

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 169.187ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 8221172998343678300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 / 64
-------------------------------------------------------------------------
Offset:              169.187ns (Levels of Logic = 1535)
  Source:            c<1> (PAD)
  Destination:       first_reg/RegData_63 (FF)
  Destination Clock: Clk rising

  Data Path: c<1> to first_reg/RegData_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           198   0.001   0.816  c_1_IBUF (c_1_IBUF)
     LUT5:I0->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_lut<0> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<0> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<11>)
     MUXCY:CI->O           2   0.253   0.516  a[63]_c[63]_mod_0/Mcompar_BUS_0002_INV_194_o_cy<12> (a[63]_c[63]_mod_0/BUS_0002_INV_194_o)
     LUT3:I0->O            2   0.097   0.561  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_510_o1591 (a[63]_c[63]_mod_0/a[63]_GND_5_o_MUX_447_o)
     LUT5:I1->O            0   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_lutdi (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<0> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<12>)
     MUXCY:CI->O           3   0.253   0.521  a[63]_c[63]_mod_0/Mcompar_BUS_0003_INV_322_o_cy<13> (a[63]_c[63]_mod_0/BUS_0003_INV_322_o)
     LUT3:I0->O            3   0.097   0.566  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_762_o1581 (a[63]_c[63]_mod_0/a[62]_GND_5_o_MUX_700_o)
     LUT4:I0->O            0   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_lutdi (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<0> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<12>)
     MUXCY:CI->O           4   0.253   0.707  a[63]_c[63]_mod_0/Mcompar_BUS_0004_INV_449_o_cy<13> (a[63]_c[63]_mod_0/BUS_0004_INV_449_o)
     LUT6:I0->O            4   0.097   0.570  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_1012_o1581 (a[63]_c[63]_mod_0/a[62]_GND_5_o_MUX_950_o)
     LUT5:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<12>)
     MUXCY:CI->O           6   0.253   0.716  a[63]_c[63]_mod_0/Mcompar_BUS_0005_INV_575_o_cy<13> (a[63]_c[63]_mod_0/BUS_0005_INV_575_o)
     LUT6:I0->O            4   0.097   0.570  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_1260_o1581 (a[63]_c[63]_mod_0/a[62]_GND_5_o_MUX_1198_o)
     LUT4:I0->O            0   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_lutdi1 (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<13>)
     MUXCY:CI->O          14   0.253   0.753  a[63]_c[63]_mod_0/Mcompar_BUS_0006_INV_700_o_cy<14> (a[63]_c[63]_mod_0/BUS_0006_INV_700_o)
     LUT6:I0->O            7   0.097   0.584  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_1506_o1581 (a[63]_c[63]_mod_0/a[62]_GND_5_o_MUX_1444_o)
     LUT5:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_lut<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_lut<2>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<13>)
     MUXCY:CI->O          16   0.253   0.762  a[63]_c[63]_mod_0/Mcompar_BUS_0007_INV_824_o_cy<14> (a[63]_c[63]_mod_0/BUS_0007_INV_824_o)
     LUT6:I0->O            6   0.097   0.579  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_1750_o1561 (a[63]_c[63]_mod_0/a[60]_GND_5_o_MUX_1690_o)
     LUT4:I0->O            0   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_lutdi1 (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<13>)
     MUXCY:CI->O          24   0.253   0.786  a[63]_c[63]_mod_0/Mcompar_BUS_0008_INV_947_o_cy<14> (a[63]_c[63]_mod_0/BUS_0008_INV_947_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_1992_o1531 (a[63]_c[63]_mod_0/a[58]_GND_5_o_MUX_1934_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<13>)
     MUXCY:CI->O          22   0.253   0.779  a[63]_c[63]_mod_0/Mcompar_BUS_0009_INV_1069_o_cy<14> (a[63]_c[63]_mod_0/BUS_0009_INV_1069_o)
     LUT5:I0->O            6   0.097   0.579  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_2232_o1561 (a[63]_c[63]_mod_0/a[60]_GND_5_o_MUX_2172_o)
     LUT4:I0->O            0   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_lutdi2 (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_lutdi2)
     MUXCY:DI->O           1   0.337   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<14>)
     MUXCY:CI->O          30   0.253   0.790  a[63]_c[63]_mod_0/Mcompar_BUS_0010_INV_1190_o_cy<15> (a[63]_c[63]_mod_0/BUS_0010_INV_1190_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_2470_o1511 (a[63]_c[63]_mod_0/a[56]_GND_5_o_MUX_2414_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<14>)
     MUXCY:CI->O          28   0.253   0.789  a[63]_c[63]_mod_0/Mcompar_BUS_0011_INV_1310_o_cy<15> (a[63]_c[63]_mod_0/BUS_0011_INV_1310_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_2706_o1501 (a[63]_c[63]_mod_0/a[55]_GND_5_o_MUX_2651_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<14>)
     MUXCY:CI->O          36   0.253   0.791  a[63]_c[63]_mod_0/Mcompar_BUS_0012_INV_1429_o_cy<15> (a[63]_c[63]_mod_0/BUS_0012_INV_1429_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_2940_o1491 (a[63]_c[63]_mod_0/a[54]_GND_5_o_MUX_2886_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<15>)
     MUXCY:CI->O          34   0.253   0.790  a[63]_c[63]_mod_0/Mcompar_BUS_0013_INV_1547_o_cy<16> (a[63]_c[63]_mod_0/BUS_0013_INV_1547_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_3172_o1481 (a[63]_c[63]_mod_0/a[53]_GND_5_o_MUX_3119_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<15>)
     MUXCY:CI->O          42   0.253   0.792  a[63]_c[63]_mod_0/Mcompar_BUS_0014_INV_1664_o_cy<16> (a[63]_c[63]_mod_0/BUS_0014_INV_1664_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_3402_o1471 (a[63]_c[63]_mod_0/a[52]_GND_5_o_MUX_3350_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<15>)
     MUXCY:CI->O          40   0.253   0.791  a[63]_c[63]_mod_0/Mcompar_BUS_0015_INV_1780_o_cy<16> (a[63]_c[63]_mod_0/BUS_0015_INV_1780_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_3630_o1461 (a[63]_c[63]_mod_0/a[51]_GND_5_o_MUX_3579_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<16>)
     MUXCY:CI->O          48   0.253   0.793  a[63]_c[63]_mod_0/Mcompar_BUS_0016_INV_1895_o_cy<17> (a[63]_c[63]_mod_0/BUS_0016_INV_1895_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_3856_o1451 (a[63]_c[63]_mod_0/a[50]_GND_5_o_MUX_3806_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<16>)
     MUXCY:CI->O          46   0.253   0.792  a[63]_c[63]_mod_0/Mcompar_BUS_0017_INV_2009_o_cy<17> (a[63]_c[63]_mod_0/BUS_0017_INV_2009_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_4080_o1431 (a[63]_c[63]_mod_0/a[49]_GND_5_o_MUX_4031_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<16>)
     MUXCY:CI->O          54   0.253   0.793  a[63]_c[63]_mod_0/Mcompar_BUS_0018_INV_2122_o_cy<17> (a[63]_c[63]_mod_0/BUS_0018_INV_2122_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_4302_o1421 (a[63]_c[63]_mod_0/a[48]_GND_5_o_MUX_4254_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<16>)
     MUXCY:CI->O          52   0.253   0.793  a[63]_c[63]_mod_0/Mcompar_BUS_0019_INV_2234_o_cy<17> (a[63]_c[63]_mod_0/BUS_0019_INV_2234_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_4522_o1411 (a[63]_c[63]_mod_0/a[47]_GND_5_o_MUX_4475_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<17>)
     MUXCY:CI->O          60   0.253   0.794  a[63]_c[63]_mod_0/Mcompar_BUS_0020_INV_2345_o_cy<18> (a[63]_c[63]_mod_0/BUS_0020_INV_2345_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_4740_o1401 (a[63]_c[63]_mod_0/a[46]_GND_5_o_MUX_4694_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<17>)
     MUXCY:CI->O          58   0.253   0.794  a[63]_c[63]_mod_0/Mcompar_BUS_0021_INV_2455_o_cy<18> (a[63]_c[63]_mod_0/BUS_0021_INV_2455_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_4956_o1391 (a[63]_c[63]_mod_0/a[45]_GND_5_o_MUX_4911_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<17>)
     MUXCY:CI->O          66   0.253   0.795  a[63]_c[63]_mod_0/Mcompar_BUS_0022_INV_2564_o_cy<18> (a[63]_c[63]_mod_0/BUS_0022_INV_2564_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_5170_o1381 (a[63]_c[63]_mod_0/a[44]_GND_5_o_MUX_5126_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<18>)
     MUXCY:CI->O          64   0.253   0.795  a[63]_c[63]_mod_0/Mcompar_BUS_0023_INV_2672_o_cy<19> (a[63]_c[63]_mod_0/BUS_0023_INV_2672_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_5382_o1371 (a[63]_c[63]_mod_0/a[43]_GND_5_o_MUX_5339_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<18>)
     MUXCY:CI->O          72   0.253   0.796  a[63]_c[63]_mod_0/Mcompar_BUS_0024_INV_2779_o_cy<19> (a[63]_c[63]_mod_0/BUS_0024_INV_2779_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_5592_o1361 (a[63]_c[63]_mod_0/a[42]_GND_5_o_MUX_5550_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<18>)
     MUXCY:CI->O          70   0.253   0.796  a[63]_c[63]_mod_0/Mcompar_BUS_0025_INV_2885_o_cy<19> (a[63]_c[63]_mod_0/BUS_0025_INV_2885_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_5800_o1351 (a[63]_c[63]_mod_0/a[41]_GND_5_o_MUX_5759_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<19>)
     MUXCY:CI->O          78   0.253   0.797  a[63]_c[63]_mod_0/Mcompar_BUS_0026_INV_2990_o_cy<20> (a[63]_c[63]_mod_0/BUS_0026_INV_2990_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_6006_o1341 (a[63]_c[63]_mod_0/a[40]_GND_5_o_MUX_5966_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<19>)
     MUXCY:CI->O          76   0.253   0.797  a[63]_c[63]_mod_0/Mcompar_BUS_0027_INV_3094_o_cy<20> (a[63]_c[63]_mod_0/BUS_0027_INV_3094_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_6210_o1321 (a[63]_c[63]_mod_0/a[39]_GND_5_o_MUX_6171_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<19>)
     MUXCY:CI->O          84   0.253   0.798  a[63]_c[63]_mod_0/Mcompar_BUS_0028_INV_3197_o_cy<20> (a[63]_c[63]_mod_0/BUS_0028_INV_3197_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_6412_o1311 (a[63]_c[63]_mod_0/a[38]_GND_5_o_MUX_6374_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<19>)
     MUXCY:CI->O          82   0.253   0.798  a[63]_c[63]_mod_0/Mcompar_BUS_0029_INV_3299_o_cy<20> (a[63]_c[63]_mod_0/BUS_0029_INV_3299_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_6612_o1301 (a[63]_c[63]_mod_0/a[37]_GND_5_o_MUX_6575_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<20>)
     MUXCY:CI->O          90   0.253   0.799  a[63]_c[63]_mod_0/Mcompar_BUS_0030_INV_3400_o_cy<21> (a[63]_c[63]_mod_0/BUS_0030_INV_3400_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_6810_o1291 (a[63]_c[63]_mod_0/a[36]_GND_5_o_MUX_6774_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<20>)
     MUXCY:CI->O          88   0.253   0.799  a[63]_c[63]_mod_0/Mcompar_BUS_0031_INV_3500_o_cy<21> (a[63]_c[63]_mod_0/BUS_0031_INV_3500_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_7006_o1281 (a[63]_c[63]_mod_0/a[35]_GND_5_o_MUX_6971_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<20>)
     MUXCY:CI->O          96   0.253   0.800  a[63]_c[63]_mod_0/Mcompar_BUS_0032_INV_3599_o_cy<21> (a[63]_c[63]_mod_0/BUS_0032_INV_3599_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_7200_o1271 (a[63]_c[63]_mod_0/a[34]_GND_5_o_MUX_7166_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<21>)
     MUXCY:CI->O          94   0.253   0.800  a[63]_c[63]_mod_0/Mcompar_BUS_0033_INV_3697_o_cy<22> (a[63]_c[63]_mod_0/BUS_0033_INV_3697_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_7392_o1261 (a[63]_c[63]_mod_0/a[33]_GND_5_o_MUX_7359_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<21>)
     MUXCY:CI->O         102   0.253   0.801  a[63]_c[63]_mod_0/Mcompar_BUS_0034_INV_3794_o_cy<22> (a[63]_c[63]_mod_0/BUS_0034_INV_3794_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_7582_o1251 (a[63]_c[63]_mod_0/a[32]_GND_5_o_MUX_7550_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<21>)
     MUXCY:CI->O         100   0.253   0.800  a[63]_c[63]_mod_0/Mcompar_BUS_0035_INV_3890_o_cy<22> (a[63]_c[63]_mod_0/BUS_0035_INV_3890_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_7770_o1241 (a[63]_c[63]_mod_0/a[31]_GND_5_o_MUX_7739_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<22>)
     MUXCY:CI->O         108   0.253   0.802  a[63]_c[63]_mod_0/Mcompar_BUS_0036_INV_3985_o_cy<23> (a[63]_c[63]_mod_0/BUS_0036_INV_3985_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_7956_o1231 (a[63]_c[63]_mod_0/a[30]_GND_5_o_MUX_7926_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<22>)
     MUXCY:CI->O         106   0.253   0.801  a[63]_c[63]_mod_0/Mcompar_BUS_0037_INV_4079_o_cy<23> (a[63]_c[63]_mod_0/BUS_0037_INV_4079_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_8140_o1211 (a[63]_c[63]_mod_0/a[29]_GND_5_o_MUX_8111_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<22>)
     MUXCY:CI->O         114   0.253   0.803  a[63]_c[63]_mod_0/Mcompar_BUS_0038_INV_4172_o_cy<23> (a[63]_c[63]_mod_0/BUS_0038_INV_4172_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_8322_o1201 (a[63]_c[63]_mod_0/a[28]_GND_5_o_MUX_8294_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<22>)
     MUXCY:CI->O         112   0.253   0.802  a[63]_c[63]_mod_0/Mcompar_BUS_0039_INV_4264_o_cy<23> (a[63]_c[63]_mod_0/BUS_0039_INV_4264_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_8502_o1191 (a[63]_c[63]_mod_0/a[27]_GND_5_o_MUX_8475_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<23>)
     MUXCY:CI->O         120   0.253   0.804  a[63]_c[63]_mod_0/Mcompar_BUS_0040_INV_4355_o_cy<24> (a[63]_c[63]_mod_0/BUS_0040_INV_4355_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_8680_o1181 (a[63]_c[63]_mod_0/a[26]_GND_5_o_MUX_8654_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<23>)
     MUXCY:CI->O         118   0.253   0.803  a[63]_c[63]_mod_0/Mcompar_BUS_0041_INV_4445_o_cy<24> (a[63]_c[63]_mod_0/BUS_0041_INV_4445_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_8856_o1171 (a[63]_c[63]_mod_0/a[25]_GND_5_o_MUX_8831_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<23>)
     MUXCY:CI->O         126   0.253   0.804  a[63]_c[63]_mod_0/Mcompar_BUS_0042_INV_4534_o_cy<24> (a[63]_c[63]_mod_0/BUS_0042_INV_4534_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_9030_o1161 (a[63]_c[63]_mod_0/a[24]_GND_5_o_MUX_9006_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<24>)
     MUXCY:CI->O         124   0.253   0.804  a[63]_c[63]_mod_0/Mcompar_BUS_0043_INV_4622_o_cy<25> (a[63]_c[63]_mod_0/BUS_0043_INV_4622_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_9202_o1151 (a[63]_c[63]_mod_0/a[23]_GND_5_o_MUX_9179_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<24>)
     MUXCY:CI->O         132   0.253   0.805  a[63]_c[63]_mod_0/Mcompar_BUS_0044_INV_4709_o_cy<25> (a[63]_c[63]_mod_0/BUS_0044_INV_4709_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_9372_o1141 (a[63]_c[63]_mod_0/a[22]_GND_5_o_MUX_9350_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<24>)
     MUXCY:CI->O         130   0.253   0.805  a[63]_c[63]_mod_0/Mcompar_BUS_0045_INV_4795_o_cy<25> (a[63]_c[63]_mod_0/BUS_0045_INV_4795_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_9540_o1131 (a[63]_c[63]_mod_0/a[21]_GND_5_o_MUX_9519_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<25>)
     MUXCY:CI->O         138   0.253   0.806  a[63]_c[63]_mod_0/Mcompar_BUS_0046_INV_4880_o_cy<26> (a[63]_c[63]_mod_0/BUS_0046_INV_4880_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_9706_o1121 (a[63]_c[63]_mod_0/a[20]_GND_5_o_MUX_9686_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<25>)
     MUXCY:CI->O         150   0.253   0.808  a[63]_c[63]_mod_0/Mcompar_BUS_0047_INV_4964_o_cy<26> (a[63]_c[63]_mod_0/BUS_0047_INV_4964_o)
     LUT5:I0->O            2   0.097   0.515  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_9870_o1101 (a[63]_c[63]_mod_0/a[19]_GND_5_o_MUX_9851_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<25>)
     MUXCY:CI->O         158   0.253   0.809  a[63]_c[63]_mod_0/Mcompar_BUS_0048_INV_5047_o_cy<26> (a[63]_c[63]_mod_0/BUS_0048_INV_5047_o)
     LUT5:I0->O            6   0.097   0.579  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_10032_o1101 (a[63]_c[63]_mod_0/a[19]_GND_5_o_MUX_10013_o)
     LUT4:I0->O            0   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_lutdi1 (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<25>)
     MUXCY:CI->O         128   0.253   0.805  a[63]_c[63]_mod_0/Mcompar_BUS_0049_INV_5129_o_cy<26> (a[63]_c[63]_mod_0/BUS_0049_INV_5129_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_10192_o181 (a[63]_c[63]_mod_0/a[17]_GND_5_o_MUX_10175_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<26>)
     MUXCY:CI->O         164   0.253   0.810  a[63]_c[63]_mod_0/Mcompar_BUS_0050_INV_5210_o_cy<27> (a[63]_c[63]_mod_0/BUS_0050_INV_5210_o)
     LUT5:I0->O            6   0.097   0.579  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_10350_o1101 (a[63]_c[63]_mod_0/a[19]_GND_5_o_MUX_10331_o)
     LUT4:I0->O            0   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_lutdi2 (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_lutdi2)
     MUXCY:DI->O           1   0.337   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<26>)
     MUXCY:CI->O         134   0.253   0.806  a[63]_c[63]_mod_0/Mcompar_BUS_0051_INV_5290_o_cy<27> (a[63]_c[63]_mod_0/BUS_0051_INV_5290_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_10506_o161 (a[63]_c[63]_mod_0/a[15]_GND_5_o_MUX_10491_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<26>)
     MUXCY:CI->O         170   0.253   0.811  a[63]_c[63]_mod_0/Mcompar_BUS_0052_INV_5369_o_cy<27> (a[63]_c[63]_mod_0/BUS_0052_INV_5369_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_10660_o155 (a[63]_c[63]_mod_0/a[14]_GND_5_o_MUX_10646_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<27>)
     MUXCY:CI->O         140   0.253   0.807  a[63]_c[63]_mod_0/Mcompar_BUS_0053_INV_5447_o_cy<28> (a[63]_c[63]_mod_0/BUS_0053_INV_5447_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_10812_o144 (a[63]_c[63]_mod_0/a[13]_GND_5_o_MUX_10799_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<27>)
     MUXCY:CI->O         176   0.253   0.812  a[63]_c[63]_mod_0/Mcompar_BUS_0054_INV_5524_o_cy<28> (a[63]_c[63]_mod_0/BUS_0054_INV_5524_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_10962_o133 (a[63]_c[63]_mod_0/a[12]_GND_5_o_MUX_10950_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<27>)
     MUXCY:CI->O         146   0.253   0.808  a[63]_c[63]_mod_0/Mcompar_BUS_0055_INV_5600_o_cy<28> (a[63]_c[63]_mod_0/BUS_0055_INV_5600_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_11110_o122 (a[63]_c[63]_mod_0/a[11]_GND_5_o_MUX_11099_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<28> (a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<28>)
     MUXCY:CI->O         182   0.253   0.813  a[63]_c[63]_mod_0/Mcompar_BUS_0056_INV_5675_o_cy<29> (a[63]_c[63]_mod_0/BUS_0056_INV_5675_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_11256_o111 (a[63]_c[63]_mod_0/a[10]_GND_5_o_MUX_11246_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<28> (a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<28>)
     MUXCY:CI->O         152   0.253   0.808  a[63]_c[63]_mod_0/Mcompar_BUS_0057_INV_5749_o_cy<29> (a[63]_c[63]_mod_0/BUS_0057_INV_5749_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_11400_o1631 (a[63]_c[63]_mod_0/a[9]_GND_5_o_MUX_11391_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<28> (a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<28>)
     MUXCY:CI->O         188   0.253   0.814  a[63]_c[63]_mod_0/Mcompar_BUS_0058_INV_5822_o_cy<29> (a[63]_c[63]_mod_0/BUS_0058_INV_5822_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_11542_o1621 (a[63]_c[63]_mod_0/a[8]_GND_5_o_MUX_11534_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<28> (a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<28>)
     MUXCY:CI->O         158   0.253   0.809  a[63]_c[63]_mod_0/Mcompar_BUS_0059_INV_5894_o_cy<29> (a[63]_c[63]_mod_0/BUS_0059_INV_5894_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_11682_o1611 (a[63]_c[63]_mod_0/a[7]_GND_5_o_MUX_11675_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<28> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<29> (a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<29>)
     MUXCY:CI->O         194   0.253   0.815  a[63]_c[63]_mod_0/Mcompar_BUS_0060_INV_5965_o_cy<30> (a[63]_c[63]_mod_0/BUS_0060_INV_5965_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_11820_o1601 (a[63]_c[63]_mod_0/a[6]_GND_5_o_MUX_11814_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<28> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<29> (a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<29>)
     MUXCY:CI->O         164   0.253   0.810  a[63]_c[63]_mod_0/Mcompar_BUS_0061_INV_6035_o_cy<30> (a[63]_c[63]_mod_0/BUS_0061_INV_6035_o)
     LUT5:I0->O            6   0.097   0.534  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_11956_o1551 (a[63]_c[63]_mod_0/a[5]_GND_5_o_MUX_11951_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<28> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<28>)
     MUXCY:CI->O           1   0.253   0.295  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<29> (a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<29>)
     LUT6:I5->O          200   0.097   0.816  a[63]_c[63]_mod_0/Mcompar_BUS_0062_INV_6104_o_cy<30> (a[63]_c[63]_mod_0/BUS_0062_INV_6104_o)
     LUT5:I0->O            5   0.097   0.530  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_12090_o1441 (a[63]_c[63]_mod_0/a[4]_GND_5_o_MUX_12086_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<28> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<29> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<30> (a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<30>)
     MUXCY:CI->O         182   0.253   0.813  a[63]_c[63]_mod_0/Mcompar_BUS_0063_INV_6172_o_cy<31> (a[63]_c[63]_mod_0/BUS_0063_INV_6172_o)
     LUT5:I0->O            5   0.097   0.530  a[63]_c[63]_mod_0/Mmux_a[0]_GND_5_o_MUX_12222_o1331 (a[63]_c[63]_mod_0/a[3]_GND_5_o_MUX_12219_o)
     LUT4:I1->O            1   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_lut<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<1> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<2> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<3> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<28> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<29> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<29>)
     MUXCY:CI->O           9   0.253   0.332  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<30> (a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<30>)
     LUT4:I3->O           69   0.097   0.796  a[63]_c[63]_mod_0/Mcompar_BUS_0064_INV_6239_o_cy<31> (a[63]_c[63]_mod_0/BUS_0064_INV_6239_o)
     LUT5:I0->O            2   0.097   0.561  a[63]_c[63]_mod_0/Mmux_n13258641 (a[63]_c[63]_mod_0/n13258<9>)
     LUT4:I0->O            0   0.097   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_lutdi4 (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_lutdi4)
     MUXCY:DI->O           1   0.337   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<4> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<5> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<6> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<7> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<8> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<9> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<10> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<11> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<12> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<13> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<14> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<15> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<16> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<17> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<18> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<19> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<20> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<21> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<22> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<23> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<24> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<25> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<26> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<27> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<28> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<29> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<29>)
     MUXCY:CI->O           1   0.253   0.295  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<30> (a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<30>)
     LUT5:I4->O            8   0.097   0.716  a[63]_c[63]_mod_0/Mcompar_BUS_0065_INV_6305_o_cy<31> (a[63]_c[63]_mod_0/BUS_0065_INV_6305_o)
     LUT5:I0->O            2   0.097   0.688  a[63]_c[63]_mod_0/Mmux_o611 (n0009<6>)
     LUT5:I0->O            1   0.097   0.000  first_comp/Mcompar_gt_lut<3> (first_comp/Mcompar_gt_lut<3>)
     MUXCY:S->O            1   0.353   0.000  first_comp/Mcompar_gt_cy<3> (first_comp/Mcompar_gt_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  first_comp/Mcompar_gt_cy<4> (first_comp/Mcompar_gt_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  first_comp/Mcompar_gt_cy<5> (first_comp/Mcompar_gt_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  first_comp/Mcompar_gt_cy<6> (first_comp/Mcompar_gt_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  first_comp/Mcompar_gt_cy<7> (first_comp/Mcompar_gt_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  first_comp/Mcompar_gt_cy<8> (first_comp/Mcompar_gt_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  first_comp/Mcompar_gt_cy<9> (first_comp/Mcompar_gt_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  first_comp/Mcompar_gt_cy<10> (first_comp/Mcompar_gt_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  first_comp/Mcompar_gt_cy<11> (first_comp/Mcompar_gt_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  first_comp/Mcompar_gt_cy<12> (first_comp/Mcompar_gt_cy<12>)
     MUXCY:CI->O           1   0.253   0.295  first_comp/Mcompar_gt_cy<13> (first_comp/Mcompar_gt_cy<13>)
     LUT6:I5->O           64   0.097   0.623  first_comp/Mcompar_gt_cy<14> (first_comp/Mcompar_gt_cy<14>)
     LUT3:I0->O            1   0.097   0.000  first_mux/Mmux_d641 (zwire<9>)
     FD:D                      0.008          first_reg/RegData_9
    ----------------------------------------
    Total                    169.187ns (81.478ns logic, 87.709ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            first_reg/RegData_63 (FF)
  Destination:       z<63> (PAD)
  Source Clock:      Clk rising

  Data Path: first_reg/RegData_63 to z<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  first_reg/RegData_63 (first_reg/RegData_63)
     OBUF:I->O                 0.000          z_63_OBUF (z<63>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 79.00 secs
Total CPU time to Xst completion: 79.24 secs
 
--> 

Total memory usage is 553132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

