#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 12 13:59:55 2025
# Process ID: 15900
# Current directory: D:/MNIST-CNN-FPGA-S
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9376 D:\MNIST-CNN-FPGA-S\MNIST_CNN_FPGA.xpr
# Log file: D:/MNIST-CNN-FPGA-S/vivado.log
# Journal file: D:/MNIST-CNN-FPGA-S\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.xpr
INFO: [Project 1-313] Project file moved from 'D:/MNIST-CNN-FPGA-main' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo/myMNIST_CNN_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 834.789 ; gain = 114.938
update_compile_order -fileset sources_1
update_module_reference design_1_top_cnn_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.INT_BW'))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.FILTER_WIDTH')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo/myMNIST_CNN_1.0'.
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:module_ref:top_cnn:1.0 - top_cnn_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_cnn_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_cnn_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'y_buf_addr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'y_buf_data'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_top_cnn_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_cnn_0_upgraded_ipi/done_intr_o(undef)
CRITICAL WARNING: [BD 41-1167] The pin 'y_buf_addr' is not found on the upgraded version of the cell '/top_cnn_0'. Its connection to the net 'top_cnn_0_y_buf_addr' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'y_buf_data' is not found on the upgraded version of the cell '/top_cnn_0'. Its connection to the net 'top_cnn_0_y_buf_data' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_top_cnn_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <top_cnn_0_y_buf_addr> has no source
WARNING: [BD 41-597] NET <top_cnn_0_y_buf_data> has no source
Wrote  : <D:\MNIST-CNN-FPGA-S\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.770 ; gain = 46.812
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.770 ; gain = 46.812
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v:31]
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_bram_ctrl_0_bram/addrb
/axi_bram_ctrl_0_bram/dinb

update_module_reference design_1_top_cnn_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.INT_BW'))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.FILTER_WIDTH')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo/myMNIST_CNN_1.0'.
Upgrading 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_cnn_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'y_buf_addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'y_buf_data'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_top_cnn_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_cnn_0_upgraded_ipi/done_intr_o(undef)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_top_cnn_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <top_cnn_0_y_buf_addr> has no source
WARNING: [BD 41-597] NET <top_cnn_0_y_buf_data> has no source
Wrote  : <D:\MNIST-CNN-FPGA-S\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins top_cnn_0/y_buf_addr] [get_bd_pins axi_bram_ctrl_0_bram/addrb]
connect_bd_net [get_bd_pins top_cnn_0/y_buf_data] [get_bd_pins axi_bram_ctrl_0_bram/dinb]
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
save_bd_design
Wrote  : <D:\MNIST-CNN-FPGA-S\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon May 12 14:03:04 2025] Launched synth_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Mon May 12 14:03:04 2025] Launched impl_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/impl_1/runme.log
update_module_reference design_1_top_cnn_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.INT_BW'))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.FILTER_WIDTH')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo/myMNIST_CNN_1.0'.
Upgrading 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_cnn_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_cnn_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <D:\MNIST-CNN-FPGA-S\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_top_cnn_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.INT_BW'))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.FILTER_WIDTH')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo/myMNIST_CNN_1.0'.
Upgrading 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_cnn_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_cnn_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <D:\MNIST-CNN-FPGA-S\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <D:\MNIST-CNN-FPGA-S\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file d:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file d:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File d:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_cnn_0 .
Exporting to file D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May 12 14:10:27 2025] Launched design_1_top_cnn_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_cnn_0_0_synth_1: D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/design_1_top_cnn_0_0_synth_1/runme.log
synth_1: D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Mon May 12 14:10:27 2025] Launched impl_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3037.105 ; gain = 0.000
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk
file copy -force D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property top top [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_top_cnn [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Sliding_Window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_true_dual_port_no_change_1_clock_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/glbl_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/y_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cnn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.y_buf
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM
Compiling module xil_defaultlib.top(X_BUF_DEPTH=7840,Y_BUF_DEPTH...
Compiling module xil_defaultlib.top_cnn_default
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/xsim.dir/tb_top_cnn_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 12 14:28:53 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_cnn_behav -key {Behavioral:sim_1:Functional:tb_top_cnn} -tclbatch {tb_top_cnn.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {D:/MNIST-CNN-FPGA-S/tb_top_behav.wcfg} -view {D:/MNIST-CNN-FPGA-S/tb_top_cnn_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config D:/MNIST-CNN-FPGA-S/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/done_intr_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/done_led_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Layer_change was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_packed_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch1_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch2_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch3_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/weight_row_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/wr_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/addr_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/din_a was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/din_b was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/BUF_Slide was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/BUF_SHIFT was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/row was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/col was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/FC_done_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/next_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/cnt was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/valid_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Bias_Sel was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Layer_change was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_phase was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/FIFO_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF2_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF2_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/conv_done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/cnt_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_rom_control was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rImage_rom_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rPE_valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rBUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/all_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/col_index was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/row_base was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_cnt was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_base was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_CNT was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_BASE was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_NUM was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/COLS was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/Layer_change_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/acc_wr_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/acc_rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/bias_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_phase was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/valid_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /weight_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /weight_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /result was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/row_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/col_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/offset was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/j was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/row_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/col_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/offset was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/next_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/data_sel_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/fc_clear_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/fc_en_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/next_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx_clr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/weight_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/bias_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/done_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/weight_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/mac_outputs was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/final_outputs was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/done_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/i was not found in the design.
open_wave_config D:/MNIST-CNN-FPGA-S/tb_top_cnn_behav.wcfg
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/weight_row_counter was not found in the design.
open_wave_config: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3037.105 ; gain = 0.000
source tb_top_cnn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3037.105 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_cnn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3037.105 ; gain = 0.000
update_compile_order -fileset sim_1
run all
% y_buf: addr=4, data=0 at time 7475000 ns
% y_buf: addr=8, data=1 at time 14925000 ns
% y_buf: addr=12, data=2 at time 22375000 ns
% y_buf: addr=16, data=3 at time 29825000 ns
% y_buf: addr=20, data=4 at time 37275000 ns
% y_buf: addr=24, data=5 at time 44725000 ns
% y_buf: addr=28, data=6 at time 52175000 ns
% y_buf: addr=32, data=7 at time 59625000 ns
% y_buf: addr=36, data=8 at time 67075000 ns
% y_buf: addr=40, data=9 at time 74525000 ns
% Simulation: processed all 10 images at time 74535000 ns
$finish called at time : 74565 ns : File "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 59
run 10 us
% y_buf: addr=44, data=X at time 81975000 ns
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Sliding_Window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_true_dual_port_no_change_1_clock_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/glbl_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/y_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_buf
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.y_buf
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM
Compiling module xil_defaultlib.top(X_BUF_DEPTH=7840,Y_BUF_DEPTH...
Compiling module xil_defaultlib.top_cnn_default
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3037.105 ; gain = 0.000
run 10 us
% y_buf: addr=0, data=0 at time 7475000 ns
save_wave_config {D:/MNIST-CNN-FPGA-S/tb_top_cnn_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top design_1_wrapper [current_fileset]
update_module_reference design_1_top_cnn_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.INT_BW'))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.FILTER_WIDTH')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo/myMNIST_CNN_1.0'.
Upgrading 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_cnn_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_cnn_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <D:\MNIST-CNN-FPGA-S\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
save_bd_design
Wrote  : <D:\MNIST-CNN-FPGA-S\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file d:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file d:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File d:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_cnn_0 .
Exporting to file D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May 12 14:39:01 2025] Launched design_1_top_cnn_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_cnn_0_0_synth_1: D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/design_1_top_cnn_0_0_synth_1/runme.log
synth_1: D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Mon May 12 14:39:01 2025] Launched impl_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.105 ; gain = 0.000
file copy -force D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 3643 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.105 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.105 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3037.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 3037.105 ; gain = 0.000
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.180 ; gain = 1.074
set_property top top_cnn [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_cnn_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v:80]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_cnn_behav -key {Behavioral:sim_1:Functional:tb_top_cnn} -tclbatch {tb_top_cnn.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {D:/MNIST-CNN-FPGA-S/tb_top_behav.wcfg} -view {D:/MNIST-CNN-FPGA-S/tb_top_cnn_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config D:/MNIST-CNN-FPGA-S/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/done_intr_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/done_led_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Layer_change was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_packed_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch1_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch2_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch3_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/weight_row_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/wr_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/addr_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/din_a was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/din_b was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/BUF_Slide was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/BUF_SHIFT was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/row was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/col was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/FC_done_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/next_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/cnt was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/valid_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Bias_Sel was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Layer_change was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_phase was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/FIFO_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF2_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF2_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/conv_done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/cnt_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_rom_control was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rImage_rom_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rPE_valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rBUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/all_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/col_index was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/row_base was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_cnt was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_base was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_CNT was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_BASE was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_NUM was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/COLS was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/Layer_change_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/acc_wr_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/acc_rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/bias_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_phase was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/valid_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /weight_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /weight_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /result was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/row_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/col_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/offset was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/j was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/row_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/col_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/offset was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/next_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/data_sel_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/fc_clear_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/fc_en_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/next_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx_clr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/weight_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/bias_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/done_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/weight_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/mac_outputs was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/final_outputs was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/done_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/i was not found in the design.
open_wave_config D:/MNIST-CNN-FPGA-S/tb_top_cnn_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3057.844 ; gain = 0.000
source tb_top_cnn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3077.754 ; gain = 21.715
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_cnn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3077.754 ; gain = 26.715
run all
% y_buf: addr=0, data=0 at time 7475000 ns
% y_buf: addr=4, data=1 at time 14925000 ns
% y_buf: addr=8, data=2 at time 22375000 ns
% y_buf: addr=12, data=3 at time 29825000 ns
% y_buf: addr=16, data=4 at time 37275000 ns
% y_buf: addr=20, data=5 at time 44725000 ns
% y_buf: addr=24, data=6 at time 52175000 ns
% y_buf: addr=28, data=7 at time 59625000 ns
% y_buf: addr=32, data=8 at time 67075000 ns
% y_buf: addr=36, data=9 at time 74525000 ns
% Simulation: processed all 10 images at time 74545000 ns
$finish called at time : 74575 ns : File "D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 59
run 10 us
% y_buf: addr=40, data=X at time 81975000 ns
save_wave_config {D:/MNIST-CNN-FPGA-S/tb_top_cnn_behav.wcfg}
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 13 12:55:39 2025...
