{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699996795063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699996795064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 18:19:54 2023 " "Processing started: Tue Nov 14 18:19:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699996795064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699996795064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picwriter -c picwriter " "Command: quartus_map --read_settings_files=on --write_settings_files=off picwriter -c picwriter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699996795064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1699996795776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/hdl/pic/src/vhd/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coding/hdl/pic/src/vhd/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-behavior " "Found design unit 1: uart-behavior" {  } { { "../src/vhd/uart.vhd" "" { Text "D:/coding/hdl/PIC/src/vhd/uart.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996796308 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../src/vhd/uart.vhd" "" { Text "D:/coding/hdl/PIC/src/vhd/uart.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996796308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996796308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coding/hdl/pic/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /coding/hdl/pic/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996796315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996796315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699996798440 ""}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "data_memory \"M9K\" top.v(24) " "Verilog HDL warning at top.v(24): can't infer memory for variable 'data_memory' with attribute '\"M9K\"'." {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 24 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Quartus II" 0 -1 1699996798441 "|top"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "First line of data_memory: bb top.v(29) " "Verilog HDL Display System Task info at top.v(29): First line of data_memory: bb" {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 29 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1699996798442 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:U00 " "Elaborating entity \"uart\" for hierarchy \"uart:U00\"" {  } { { "../src/top.v" "U00" { Text "D:/coding/hdl/PIC/src/top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699996798513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rs14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rs14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rs14 " "Found entity 1: altsyncram_rs14" {  } { { "db/altsyncram_rs14.tdf" "" { Text "D:/coding/hdl/PIC/prj/db/altsyncram_rs14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996799404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996799404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jrc " "Found entity 1: mux_jrc" {  } { { "db/mux_jrc.tdf" "" { Text "D:/coding/hdl/PIC/prj/db/mux_jrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996799646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996799646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "D:/coding/hdl/PIC/prj/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996799784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996799784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1fi " "Found entity 1: cntr_1fi" {  } { { "db/cntr_1fi.tdf" "" { Text "D:/coding/hdl/PIC/prj/db/cntr_1fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996800005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996800005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "D:/coding/hdl/PIC/prj/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996800096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996800096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_95j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_95j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_95j " "Found entity 1: cntr_95j" {  } { { "db/cntr_95j.tdf" "" { Text "D:/coding/hdl/PIC/prj/db/cntr_95j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996800265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996800265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fi " "Found entity 1: cntr_5fi" {  } { { "db/cntr_5fi.tdf" "" { Text "D:/coding/hdl/PIC/prj/db/cntr_5fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996800437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996800437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "D:/coding/hdl/PIC/prj/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996800605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996800605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "D:/coding/hdl/PIC/prj/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699996800699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699996800699 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996800813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996802594 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1699996802796 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1699996802796 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699996802865 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699996802865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996803013 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 23 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 23 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1699996804209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699996804238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996804238 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_write_i\[0\] " "No output dependent on input pin \"serial_write_i\[0\]\"" {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996804527 "|top|serial_write_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_write_i\[1\] " "No output dependent on input pin \"serial_write_i\[1\]\"" {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996804527 "|top|serial_write_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_write_i\[2\] " "No output dependent on input pin \"serial_write_i\[2\]\"" {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996804527 "|top|serial_write_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_write_i\[3\] " "No output dependent on input pin \"serial_write_i\[3\]\"" {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996804527 "|top|serial_write_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_write_i\[4\] " "No output dependent on input pin \"serial_write_i\[4\]\"" {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996804527 "|top|serial_write_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_write_i\[5\] " "No output dependent on input pin \"serial_write_i\[5\]\"" {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996804527 "|top|serial_write_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_write_i\[6\] " "No output dependent on input pin \"serial_write_i\[6\]\"" {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996804527 "|top|serial_write_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_write_i\[7\] " "No output dependent on input pin \"serial_write_i\[7\]\"" {  } { { "../src/top.v" "" { Text "D:/coding/hdl/PIC/src/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699996804527 "|top|serial_write_i[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699996804527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "823 " "Implemented 823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699996804528 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699996804528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "784 " "Implemented 784 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699996804528 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1699996804528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699996804528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699996804578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 18:20:04 2023 " "Processing ended: Tue Nov 14 18:20:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699996804578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699996804578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699996804578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699996804578 ""}
