
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000294    0.351932 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.016979    0.141990    0.484022    0.835953 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.141991    0.000158    0.836111 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005835    0.193110    0.147965    0.984076 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.193110    0.000119    0.984195 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004759    0.120754    0.098033    1.082228 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.120754    0.000097    1.082325 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.082325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000294    0.351932 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451932   clock uncertainty
                                  0.000000    0.451932   clock reconvergence pessimism
                                  0.083553    0.535485   library hold time
                                              0.535485   data required time
---------------------------------------------------------------------------------------------
                                              0.535485   data required time
                                             -1.082325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.546841   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437    0.352891 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015645    0.134485    0.478260    0.831151 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.134486    0.000214    0.831365 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005351    0.165320    0.133138    0.964503 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.165320    0.000059    0.964562 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004665    0.146078    0.119617    1.084179 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.146078    0.000058    1.084237 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.084237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437    0.352891 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452891   clock uncertainty
                                  0.000000    0.452891   clock reconvergence pessimism
                                  0.079110    0.532001   library hold time
                                              0.532001   data required time
---------------------------------------------------------------------------------------------
                                              0.532001   data required time
                                             -1.084237   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552236   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000264    0.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.031248    0.371225    0.703459    1.055361 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.371225    0.000356    1.055717 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004478    0.137754    0.083935    1.139652 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.137754    0.000090    1.139742 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.139742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000264    0.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451902   clock uncertainty
                                  0.000000    0.451902   clock reconvergence pessimism
                                  0.080478    0.532380   library hold time
                                              0.532380   data required time
---------------------------------------------------------------------------------------------
                                              0.532380   data required time
                                             -1.139742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607361   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000179    0.351817 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027695    0.205443    0.528334    0.880151 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.205444    0.000376    0.880527 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005456    0.181964    0.183288    1.063815 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.181964    0.000107    1.063923 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004228    0.113681    0.092705    1.156628 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.113681    0.000082    1.156710 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.156710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000179    0.351817 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451817   clock uncertainty
                                  0.000000    0.451817   clock reconvergence pessimism
                                  0.084832    0.536650   library hold time
                                              0.536650   data required time
---------------------------------------------------------------------------------------------
                                              0.536650   data required time
                                             -1.156710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620060   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000409    0.352863 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.022846    0.176382    0.508666    0.861529 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.176385    0.000475    0.862004 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004136    0.097695    0.254263    1.116267 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.097695    0.000048    1.116314 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.006329    0.091580    0.235588    1.351902 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.091580    0.000097    1.351999 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.351999   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000409    0.352863 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452863   clock uncertainty
                                  0.000000    0.452863   clock reconvergence pessimism
                                  0.089265    0.542128   library hold time
                                              0.542128   data required time
---------------------------------------------------------------------------------------------
                                              0.542128   data required time
                                             -1.351999   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809871   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000364    0.352002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005873    0.118690    0.541079    0.893081 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.118690    0.000076    0.893157 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006104    0.107388    0.096785    0.989942 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.107388    0.000068    0.990011 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.017118    0.295791    0.208166    1.198177 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.295791    0.000200    1.198377 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005390    0.127732    0.083830    1.282206 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.127732    0.000112    1.282318 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.006231    0.083376    0.191550    1.473868 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.083376    0.000134    1.474002 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.474002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062715    0.000388    0.352842 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452842   clock uncertainty
                                  0.000000    0.452842   clock reconvergence pessimism
                                  0.090983    0.543825   library hold time
                                              0.543825   data required time
---------------------------------------------------------------------------------------------
                                              0.543825   data required time
                                             -1.474002   data arrival time
---------------------------------------------------------------------------------------------
                                              0.930177   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278819    0.001249    5.046649 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062715    0.000388    0.352842 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452842   clock uncertainty
                                  0.000000    0.452842   clock reconvergence pessimism
                                  0.226626    0.679468   library removal time
                                              0.679468   data required time
---------------------------------------------------------------------------------------------
                                              0.679468   data required time
                                             -5.046649   data arrival time
---------------------------------------------------------------------------------------------
                                              4.367180   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278822    0.001356    5.046755 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000409    0.352863 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452863   clock uncertainty
                                  0.000000    0.452863   clock reconvergence pessimism
                                  0.226626    0.679489   library removal time
                                              0.679489   data required time
---------------------------------------------------------------------------------------------
                                              0.679489   data required time
                                             -5.046755   data arrival time
---------------------------------------------------------------------------------------------
                                              4.367266   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278859    0.002248    5.047648 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047648   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437    0.352891 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452891   clock uncertainty
                                  0.000000    0.452891   clock reconvergence pessimism
                                  0.226628    0.679519   library removal time
                                              0.679519   data required time
---------------------------------------------------------------------------------------------
                                              0.679519   data required time
                                             -5.047648   data arrival time
---------------------------------------------------------------------------------------------
                                              4.368129   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278821    0.001329    5.046728 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000294    0.351932 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451932   clock uncertainty
                                  0.000000    0.451932   clock reconvergence pessimism
                                  0.226533    0.678465   library removal time
                                              0.678465   data required time
---------------------------------------------------------------------------------------------
                                              0.678465   data required time
                                             -5.046728   data arrival time
---------------------------------------------------------------------------------------------
                                              4.368263   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278867    0.002402    5.047801 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000338    0.351976 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451976   clock uncertainty
                                  0.000000    0.451976   clock reconvergence pessimism
                                  0.226536    0.678512   library removal time
                                              0.678512   data required time
---------------------------------------------------------------------------------------------
                                              0.678512   data required time
                                             -5.047801   data arrival time
---------------------------------------------------------------------------------------------
                                              4.369289   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278869    0.002434    5.047834 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047834   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000364    0.352002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452002   clock uncertainty
                                  0.000000    0.452002   clock reconvergence pessimism
                                  0.226536    0.678538   library removal time
                                              0.678538   data required time
---------------------------------------------------------------------------------------------
                                              0.678538   data required time
                                             -5.047834   data arrival time
---------------------------------------------------------------------------------------------
                                              4.369296   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278867    0.002397    5.047797 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047797   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000219    0.351858 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451858   clock uncertainty
                                  0.000000    0.451858   clock reconvergence pessimism
                                  0.226536    0.678393   library removal time
                                              0.678393   data required time
---------------------------------------------------------------------------------------------
                                              0.678393   data required time
                                             -5.047797   data arrival time
---------------------------------------------------------------------------------------------
                                              4.369403   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278872    0.002497    5.047896 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047896   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000179    0.351817 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451817   clock uncertainty
                                  0.000000    0.451817   clock reconvergence pessimism
                                  0.226536    0.678353   library removal time
                                              0.678353   data required time
---------------------------------------------------------------------------------------------
                                              0.678353   data required time
                                             -5.047896   data arrival time
---------------------------------------------------------------------------------------------
                                              4.369543   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278880    0.002642    5.048042 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.048042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000264    0.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451902   clock uncertainty
                                  0.000000    0.451902   clock reconvergence pessimism
                                  0.226536    0.678438   library removal time
                                              0.678438   data required time
---------------------------------------------------------------------------------------------
                                              0.678438   data required time
                                             -5.048042   data arrival time
---------------------------------------------------------------------------------------------
                                              4.369604   slack (MET)



