<inh f='llvm/llvm/include/llvm/CodeGen/MIRYamlMapping.h' l='488' c='llvm::yaml::MachineFunctionInfo'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='85' ll='105'/>
<size>224</size>
<mbr r='llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize' o='64' t='uint64_t'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign' o='128' t='unsigned int'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::LDSSize' o='160' t='unsigned int'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::IsEntryFunction' o='192' t='bool'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath' o='200' t='bool'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::MemoryBound' o='208' t='bool'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::WaveLimiter' o='216' t='bool'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg' o='256' t='llvm::yaml::StringValue'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg' o='640' t='llvm::yaml::StringValue'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg' o='1024' t='llvm::yaml::StringValue'/>
<mbr r='llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg' o='1408' t='llvm::yaml::StringValue'/>
<fun r='_ZN4llvm4yaml21SIMachineFunctionInfoC1Ev'/>
<fun r='_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE'/>
<fun r='_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE'/>
<fun r='_ZN4llvm4yaml21SIMachineFunctionInfoD1Ev'/>
