

================================================================
== Synthesis Summary Report of 'kp_502_7'
================================================================
+ General Information: 
    * Date:           Mon Dec 18 07:58:41 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        kp_502_7
    * Solution:       sol2_3 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-sbv484-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |           Modules           | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |           & Loops           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ kp_502_7                   |     -|  0.00|      603|  6.030e+03|         -|      604|     -|        no|     -|  30 (4%)|  2481 (~0%)|   5725 (4%)|    -|
    | o Loop                      |     -|  9.00|      602|  6.020e+03|       301|        -|     2|        no|     -|        -|           -|           -|    -|
    |  + p_hls_fptosi_double_i32  |     -|  0.21|        0|      0.000|         -|        0|     -|        no|     -|        -|           -|  1072 (~0%)|    -|
    |  + p_hls_fptosi_double_i32  |     -|  0.21|        0|      0.000|         -|        0|     -|        no|     -|        -|           -|  1072 (~0%)|    -|
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| A_0_address0  | 1        |
| A_0_q0        | 32       |
| A_1_address0  | 1        |
| A_1_q0        | 32       |
| A_2_address0  | 1        |
| A_2_q0        | 32       |
| A_3_address0  | 1        |
| A_3_q0        | 32       |
| B_0_address0  | 1        |
| B_0_q0        | 32       |
| B_1_address0  | 1        |
| B_1_q0        | 32       |
| B_2_address0  | 1        |
| B_2_q0        | 32       |
| B_3_address0  | 1        |
| B_3_q0        | 32       |
| C_0_address0  | 1        |
| C_0_q0        | 32       |
| C_1_address0  | 1        |
| C_1_q0        | 32       |
| C_2_address0  | 1        |
| C_2_q0        | 32       |
| C_3_address0  | 1        |
| C_3_q0        | 32       |
| D_0_address0  | 1        |
| D_0_d0        | 32       |
| D_1_address0  | 1        |
| D_1_d0        | 32       |
| D_2_address0  | 1        |
| D_2_d0        | 32       |
| D_3_address0  | 1        |
| D_3_d0        | 32       |
| X1_0_address0 | 1        |
| X1_0_d0       | 32       |
| X1_1_address0 | 1        |
| X1_1_d0       | 32       |
| X1_2_address0 | 1        |
| X1_2_d0       | 32       |
| X1_3_address0 | 1        |
| X1_3_d0       | 32       |
| X2_0_address0 | 1        |
| X2_0_d0       | 32       |
| X2_1_address0 | 1        |
| X2_1_d0       | 32       |
| X2_2_address0 | 1        |
| X2_2_d0       | 32       |
| X2_3_address0 | 1        |
| X2_3_d0       | 32       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | in        | int*     |
| C        | in        | int*     |
| X1       | out       | int*     |
| X2       | out       | int*     |
| D        | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| A        | A_0_address0  | port    | offset   |
| A        | A_0_ce0       | port    |          |
| A        | A_0_q0        | port    |          |
| A        | A_1_address0  | port    | offset   |
| A        | A_1_ce0       | port    |          |
| A        | A_1_q0        | port    |          |
| A        | A_2_address0  | port    | offset   |
| A        | A_2_ce0       | port    |          |
| A        | A_2_q0        | port    |          |
| A        | A_3_address0  | port    | offset   |
| A        | A_3_ce0       | port    |          |
| A        | A_3_q0        | port    |          |
| B        | B_0_address0  | port    | offset   |
| B        | B_0_ce0       | port    |          |
| B        | B_0_q0        | port    |          |
| B        | B_1_address0  | port    | offset   |
| B        | B_1_ce0       | port    |          |
| B        | B_1_q0        | port    |          |
| B        | B_2_address0  | port    | offset   |
| B        | B_2_ce0       | port    |          |
| B        | B_2_q0        | port    |          |
| B        | B_3_address0  | port    | offset   |
| B        | B_3_ce0       | port    |          |
| B        | B_3_q0        | port    |          |
| C        | C_0_address0  | port    | offset   |
| C        | C_0_ce0       | port    |          |
| C        | C_0_q0        | port    |          |
| C        | C_1_address0  | port    | offset   |
| C        | C_1_ce0       | port    |          |
| C        | C_1_q0        | port    |          |
| C        | C_2_address0  | port    | offset   |
| C        | C_2_ce0       | port    |          |
| C        | C_2_q0        | port    |          |
| C        | C_3_address0  | port    | offset   |
| C        | C_3_ce0       | port    |          |
| C        | C_3_q0        | port    |          |
| X1       | X1_0_address0 | port    | offset   |
| X1       | X1_0_ce0      | port    |          |
| X1       | X1_0_we0      | port    |          |
| X1       | X1_0_d0       | port    |          |
| X1       | X1_1_address0 | port    | offset   |
| X1       | X1_1_ce0      | port    |          |
| X1       | X1_1_we0      | port    |          |
| X1       | X1_1_d0       | port    |          |
| X1       | X1_2_address0 | port    | offset   |
| X1       | X1_2_ce0      | port    |          |
| X1       | X1_2_we0      | port    |          |
| X1       | X1_2_d0       | port    |          |
| X1       | X1_3_address0 | port    | offset   |
| X1       | X1_3_ce0      | port    |          |
| X1       | X1_3_we0      | port    |          |
| X1       | X1_3_d0       | port    |          |
| X2       | X2_0_address0 | port    | offset   |
| X2       | X2_0_ce0      | port    |          |
| X2       | X2_0_we0      | port    |          |
| X2       | X2_0_d0       | port    |          |
| X2       | X2_1_address0 | port    | offset   |
| X2       | X2_1_ce0      | port    |          |
| X2       | X2_1_we0      | port    |          |
| X2       | X2_1_d0       | port    |          |
| X2       | X2_2_address0 | port    | offset   |
| X2       | X2_2_ce0      | port    |          |
| X2       | X2_2_we0      | port    |          |
| X2       | X2_2_d0       | port    |          |
| X2       | X2_3_address0 | port    | offset   |
| X2       | X2_3_ce0      | port    |          |
| X2       | X2_3_we0      | port    |          |
| X2       | X2_3_d0       | port    |          |
| D        | D_0_address0  | port    | offset   |
| D        | D_0_ce0       | port    |          |
| D        | D_0_we0       | port    |          |
| D        | D_0_d0        | port    |          |
| D        | D_1_address0  | port    | offset   |
| D        | D_1_ce0       | port    |          |
| D        | D_1_we0       | port    |          |
| D        | D_1_d0        | port    |          |
| D        | D_2_address0  | port    | offset   |
| D        | D_2_ce0       | port    |          |
| D        | D_2_we0       | port    |          |
| D        | D_2_d0        | port    |          |
| D        | D_3_address0  | port    | offset   |
| D        | D_3_ce0       | port    |          |
| D        | D_3_we0       | port    |          |
| D        | D_3_d0        | port    |          |
+----------+---------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+-------+---------+---------+
| Name                                | DSP | Pragma | Variable   | Op    | Impl    | Latency |
+-------------------------------------+-----+--------+------------+-------+---------+---------+
| + kp_502_7                          | 30  |        |            |       |         |         |
|   mul_32s_32s_32_1_1_U8             | 3   |        | mul_ln11   | mul   | auto    | 0       |
|   mul_32s_32s_32_1_1_U9             | 3   |        | mul_ln11_1 | mul   | auto    | 0       |
|   temp_D_fu_527_p2                  | -   |        | temp_D     | sub   | fabric  | 0       |
|   dsqrt_64ns_64ns_64_30_no_dsp_1_U7 | -   |        | tmp_1      | dsqrt | fabric  | 29      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sub        | dsub  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U4  | -   |        | div        | ddiv  | fabric  | 30      |
|   dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   |        | add        | dadd  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U5  | -   |        | div1       | ddiv  | fabric  | 30      |
|   mul_32s_32s_32_1_1_U10            | 3   |        | mul_ln11_2 | mul   | auto    | 0       |
|   mul_32s_32s_32_1_1_U11            | 3   |        | mul_ln11_3 | mul   | auto    | 0       |
|   temp_D_1_fu_564_p2                | -   |        | temp_D_1   | sub   | fabric  | 0       |
|   dsqrt_64ns_64ns_64_30_no_dsp_1_U7 | -   |        | tmp_7      | dsqrt | fabric  | 29      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sub12_1    | dsub  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U4  | -   |        | div_1      | ddiv  | fabric  | 30      |
|   dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   |        | add_1      | dadd  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U5  | -   |        | div22_1    | ddiv  | fabric  | 30      |
|   mul_32s_32s_32_1_1_U12            | 3   |        | mul_ln11_4 | mul   | auto    | 0       |
|   mul_32s_32s_32_1_1_U13            | 3   |        | mul_ln11_5 | mul   | auto    | 0       |
|   temp_D_2_fu_601_p2                | -   |        | temp_D_2   | sub   | fabric  | 0       |
|   dsqrt_64ns_64ns_64_30_no_dsp_1_U7 | -   |        | tmp_4      | dsqrt | fabric  | 29      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sub12_2    | dsub  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U4  | -   |        | div_2      | ddiv  | fabric  | 30      |
|   dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   |        | add_2      | dadd  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U5  | -   |        | div22_2    | ddiv  | fabric  | 30      |
|   mul_32s_32s_32_1_1_U14            | 3   |        | mul_ln11_6 | mul   | auto    | 0       |
|   mul_32s_32s_32_1_1_U15            | 3   |        | mul_ln11_7 | mul   | auto    | 0       |
|   temp_D_3_fu_638_p2                | -   |        | temp_D_3   | sub   | fabric  | 0       |
|   dsqrt_64ns_64ns_64_30_no_dsp_1_U7 | -   |        | tmp_6      | dsqrt | fabric  | 29      |
|   dsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sub12_3    | dsub  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U4  | -   |        | div_3      | ddiv  | fabric  | 30      |
|   dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   |        | add_3      | dadd  | fulldsp | 4       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U5  | -   |        | div22_3    | ddiv  | fabric  | 30      |
|   add_ln6_fu_658_p2                 | -   |        | add_ln6    | add   | fabric  | 0       |
|  + p_hls_fptosi_double_i32          | 0   |        |            |       |         |         |
|    add_ln513_fu_88_p2               | -   |        | add_ln513  | add   | fabric  | 0       |
|    sub_ln1364_fu_102_p2             | -   |        | sub_ln1364 | sub   | fabric  | 0       |
|    result_V_2_fu_170_p2             | -   |        | result_V_2 | sub   | fabric  | 0       |
|  + p_hls_fptosi_double_i32          | 0   |        |            |       |         |         |
|    add_ln513_fu_88_p2               | -   |        | add_ln513  | add   | fabric  | 0       |
|    sub_ln1364_fu_102_p2             | -   |        | sub_ln1364 | sub   | fabric  | 0       |
|    result_V_2_fu_170_p2             | -   |        | result_V_2 | sub   | fabric  | 0       |
+-------------------------------------+-----+--------+------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------+---------------------------+
| Type            | Options                           | Location                  |
+-----------------+-----------------------------------+---------------------------+
| array_partition | variable=A cyclic factor=4 dim=1  | DIRECTIVE in kp_502_7, A  |
| array_partition | variable=B cyclic factor=4 dim=1  | DIRECTIVE in kp_502_7, B  |
| array_partition | variable=C cyclic factor=4 dim=1  | DIRECTIVE in kp_502_7, C  |
| array_partition | variable=D cyclic factor=4 dim=1  | DIRECTIVE in kp_502_7, D  |
| array_partition | variable=X1 cyclic factor=4 dim=1 | DIRECTIVE in kp_502_7, X1 |
| array_partition | variable=X2 cyclic factor=4 dim=1 | DIRECTIVE in kp_502_7, X2 |
| pipeline        | off                               | DIRECTIVE in kp_502_7     |
| unroll          | factor=4                          | DIRECTIVE in kp_502_7     |
+-----------------+-----------------------------------+---------------------------+


