
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004976                       # Number of seconds simulated (Second)
simTicks                                   4976279000                       # Number of ticks simulated (Tick)
finalTick                                  4976279000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     28.63                       # Real time elapsed on the host (Second)
hostTickRate                                173819512                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8520400                       # Number of bytes of host memory used (Byte)
simInsts                                      5000003                       # Number of instructions simulated (Count)
simOps                                        9077811                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   174647                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     317083                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          4976295                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         9245389                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      179                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        9143177                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  42687                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               167709                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            401692                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 143                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             4959904                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.843418                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.125086                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    877236     17.69%     17.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    505666     10.20%     27.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2443413     49.26%     77.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    860970     17.36%     94.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    218889      4.41%     98.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     30289      0.61%     99.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     23314      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       126      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4959904                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2864423     99.46%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     52      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     18      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  14292      0.50%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1255      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 8      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               10      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        21242      0.23%      0.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7099544     77.65%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        17683      0.19%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            31      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         5913      0.06%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          150      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        12634      0.14%     78.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        53964      0.59%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1175726     12.86%     91.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       743351      8.13%     99.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        12679      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          260      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        9143177                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.837346                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2880058                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.314995                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 25985875                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 9321166                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         9042607                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    183121                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    92271                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            91431                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11910381                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        91612                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           9138319                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1184461                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      4851                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1927661                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1039411                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       743200                       # Number of stores executed (Count)
system.cpu.numRate                           1.836370                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             341                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           16391                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     5000003                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       9077811                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.995258                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.995258                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.004764                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.004764                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   11753895                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   6398146                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      151445                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      78562                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5488921                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    3088083                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3944355                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1192282                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        747868                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        85761                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        37106                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1074949                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            860832                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3904                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               396130                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  394749                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996514                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   50711                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           12036                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              11827                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              209                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           80                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          167691                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3633                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4937315                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.838613                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.660336                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2641147     53.49%     53.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          460920      9.34%     62.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          444384      9.00%     71.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          423385      8.58%     80.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          164956      3.34%     83.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          117644      2.38%     86.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          104453      2.12%     88.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           60202      1.22%     89.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          520224     10.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4937315                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              5000003                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                9077811                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1910393                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1172153                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          24                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1036980                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      91237                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8979176                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 50275                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        21010      0.23%      0.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7056196     77.73%     77.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        17682      0.19%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           28      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         5901      0.07%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           98      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        12596      0.14%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        53907      0.59%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1159565     12.77%     91.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       738000      8.13%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        12588      0.14%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          240      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      9077811                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        520224                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1715734                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1715734                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1715734                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1715734                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        14063                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           14063                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        14063                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          14063                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1121869000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1121869000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1121869000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1121869000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1729797                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1729797                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1729797                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1729797                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.008130                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.008130                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.008130                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.008130                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 79774.514684                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 79774.514684                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 79774.514684                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 79774.514684                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         4248                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           91                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      46.681319                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        17571                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             17571                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2147                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2147                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2147                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2147                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        11916                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        11916                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        11916                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher         7100                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        19016                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1006710000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1006710000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1006710000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher    622174087                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1628884087                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.006889                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006889                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.006889                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.010993                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 84483.887210                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 84483.887210                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 84483.887210                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 87630.153099                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 85658.607857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  17992                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher         7100                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total         7100                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher    622174087                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total    622174087                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 87630.153099                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 87630.153099                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           12                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           12                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       158000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       158000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       986949                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          986949                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         4623                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          4623                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    310842000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    310842000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       991572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       991572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004662                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004662                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 67238.157041                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 67238.157041                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1740                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1740                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2883                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2883                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    234493000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    234493000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002908                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002908                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 81336.455082                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 81336.455082                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       728785                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         728785                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         9440                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         9440                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    811027000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    811027000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       738225                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       738225                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.012787                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.012787                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 85913.877119                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 85913.877119                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          407                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          407                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         9033                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         9033                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    772217000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    772217000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.012236                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012236                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 85488.431307                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 85488.431307                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses        11916                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued            7154                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused               8                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful            7080                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.989656                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.372710                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache           54                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate                54                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified         7296                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit          142                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          1464                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           996.742263                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1734774                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              19016                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              91.227072                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              188000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   635.872416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   360.869847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.620969                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.352412                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.973381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          371                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          653                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          120                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2          236                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          212                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          371                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           41                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.362305                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.637695                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            6938300                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           6938300                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   308127                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3461761                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    469479                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                716436                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4101                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               391911                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   295                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                9288618                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1354                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             748988                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        5194096                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1074949                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             457287                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       4206300                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8784                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           177                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    730028                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1070                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4959904                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.896597                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.040171                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3268903     65.91%     65.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   157656      3.18%     69.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   163863      3.30%     72.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   155363      3.13%     75.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   128778      2.60%     78.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   146890      2.96%     81.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   102180      2.06%     83.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    97342      1.96%     85.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   738929     14.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4959904                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.216014                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.043768                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         729254                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            729254                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        729254                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           729254                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          774                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             774                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          774                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            774                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     57550000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     57550000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     57550000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     57550000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       730028                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        730028                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       730028                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       730028                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001060                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001060                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001060                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001060                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 74354.005168                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 74354.005168                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 74354.005168                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 74354.005168                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           74                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             37                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          196                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           196                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          196                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          196                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          578                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          578                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          578                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          578                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     46964000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     46964000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     46964000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     46964000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000792                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000792                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000792                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000792                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 81252.595156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 81252.595156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 81252.595156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 81252.595156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     15                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       729254                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          729254                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          774                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           774                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     57550000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     57550000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       730028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       730028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001060                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001060                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 74354.005168                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74354.005168                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          196                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          196                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          578                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          578                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     46964000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     46964000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000792                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000792                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 81252.595156                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 81252.595156                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          578                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           557.562706                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               729832                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                578                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1262.685121                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               88000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   557.562706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.544495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.544495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          563                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          563                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.549805                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2920690                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2920690                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4101                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      18488                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   193663                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                9245568                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   46                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1192282                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  747868                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    61                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   193678                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            169                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            104                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         3651                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3755                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  9137680                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 9134038                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   6803144                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11549168                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.835510                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.589059                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      192938                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   20123                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 169                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   9619                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     83                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1172152                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.273808                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.049885                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1167455     99.60%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  557      0.05%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  634      0.05%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  137      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  133      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   63      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  242      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1841      0.16%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  130      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  429      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                205      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 49      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 24      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 31      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 24      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              501                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1172152                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1184574                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  743202                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        74                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      3748                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  730061                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        83                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4101                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   574671                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1262916                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    803029                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2314908                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                9265823                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1091924                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents                 398875                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 597596                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            15367830                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    31344260                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 11905841                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    152021                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              15017706                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   350060                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      11                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4610188                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         13658433                       # The number of ROB reads (Count)
system.cpu.rob.writes                        18513672                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  5000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    9077811                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    25                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                10560                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          32090                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               1407                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                 418                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                9034                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               9034                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           10560                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1171                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        56024                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    57195                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        36992                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      2341568                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   2378560                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             15908                       # Total snoops (Count)
system.l2bus.snoopTraffic                      929216                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               35502                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.017238                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.130161                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     34890     98.28%     98.28% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       612      1.72%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 35502                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             78515180                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1734000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            57048000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           37601                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        18007                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               606                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          606                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                10                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               188                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher           49                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  247                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               10                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              188                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher           49                       # number of overall hits (Count)
system.l2cache.overallHits::total                 247                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             568                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           11728                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher         7051                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              19347                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            568                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          11728                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher         7051                       # number of overall misses (Count)
system.l2cache.overallMisses::total             19347                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     45103000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    967823000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher    614119224                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    1627045224                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     45103000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    967823000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher    614119224                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   1627045224                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           578                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         11916                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher         7100                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            19594                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          578                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        11916                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher         7100                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           19594                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.982699                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.984223                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.993099                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.987394                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.982699                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.984223                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.993099                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.987394                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 79406.690141                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 82522.424966                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 87096.755637                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 84098.062955                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 79406.690141                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 82522.424966                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 87096.755637                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 84098.062955                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           14519                       # number of writebacks (Count)
system.l2cache.writebacks::total                14519                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data             1                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total                2                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            1                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher            1                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total               2                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          568                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        11727                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher         7050                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          19345                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          568                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        11727                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher         7050                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher          241                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         19586                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     39423000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    850493000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher    543592225                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   1433508225                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     39423000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    850493000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher    543592225                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher     18726823                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   1452235048                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.982699                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.984139                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.992958                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.987292                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.982699                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.984139                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.992958                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999592                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 69406.690141                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 72524.345527                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 77105.280142                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 74102.260274                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 69406.690141                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 72524.345527                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 77105.280142                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 77704.659751                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 74146.586746                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     15490                       # number of replacements (Count)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher          241                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total          241                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher     18726823                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total     18726823                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 77704.659751                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 77704.659751                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data             2                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total                2                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         9032                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           9032                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    744136000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    744136000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         9034                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         9034                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.999779                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999779                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 82388.839681                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 82388.839681                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         9032                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         9032                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    653816000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    653816000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.999779                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999779                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 72388.839681                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 72388.839681                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           10                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          186                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher           49                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          245                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          568                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         2696                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher         7051                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        10315                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     45103000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    223687000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher    614119224                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    882909224                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          578                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         2882                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher         7100                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        10560                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.982699                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.935461                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.993099                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.976799                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 79406.690141                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 82969.955490                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 87096.755637                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 85594.689675                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          568                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         2695                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher         7050                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        10313                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     39423000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    196677000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    543592225                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    779692225                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.982699                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.935115                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.992958                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.976610                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 69406.690141                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 72978.478664                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 77105.280142                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 75602.853195                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        17571                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        17571                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        17571                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        17571                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses        19345                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued                280                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUseful                239                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.853571                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.012204                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache             38                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR               1                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                   39                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified            280                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage               72                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3762.451650                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   37834                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 19586                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.931686                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst   103.434350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2255.715117                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher  1355.300093                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher    48.002091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.025253                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.550712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.330884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.011719                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.918567                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         1567                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         2529                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0              13                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1             124                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            1323                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3             107                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              29                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             208                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            2084                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             208                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.382568                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.617432                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                320346                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               320346                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     14519.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       568.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     11727.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples      7050.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples       241.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000609080500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           876                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           876                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                53065                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               13642                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        19586                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       14519                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      19586                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     14519                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       20.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  19586                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 14519                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    13536                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     5090                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      794                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       74                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       61                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       25                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     205                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     560                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     819                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     897                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     893                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     912                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     898                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     898                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     893                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     892                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     913                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     909                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     894                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     988                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     903                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     946                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     881                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          876                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       22.350457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      17.145992                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     149.253952                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            875     99.89%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            1      0.11%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            876                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          876                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.545662                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.516367                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.015972                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               665     75.91%     75.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 5      0.57%     76.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               155     17.69%     94.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                45      5.14%     99.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 3      0.34%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.23%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 1      0.11%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            876                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1253504                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                929216                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               251895844.26435897                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               186729080.10181904                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     4975968000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      145901.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        36352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher       451200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher        15424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       927616                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 7305056.649757781066                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 150821125.583995580673                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 90670157.360549911857                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 3099504.670055678114                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 186407554.721107870340                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          568                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        11727                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher         7050                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher          241                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        14519                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     15945750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    365747497                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher    240728191                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher     11200989                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  97916659595                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28073.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31188.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     34145.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     46477.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   6744036.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        36352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher       451200                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher        15424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1253504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        36352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        36352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       929216                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       929216                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           568                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         11727                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher         7050                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher          241                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            19586                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        14519                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           14519                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         7305057                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       150821126                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher     90670157                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher      3099505                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          251895844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      7305057                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        7305057                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    186729080                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         186729080                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    186729080                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        7305057                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      150821126                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher     90670157                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher      3099505                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         438624924                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 19586                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                14494                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1178                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1211                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1579                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1265                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1192                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           938                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           912                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           898                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           919                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           903                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           897                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           928                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           903                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          929                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          971                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                266384927                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               97930000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           633622427                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13600.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32350.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                16702                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               12861                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             85.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         4515                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   483.054707                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   339.841945                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   336.242074                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          670     14.84%     14.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          751     16.63%     31.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          555     12.29%     43.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          463     10.25%     54.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          451      9.99%     64.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          419      9.28%     73.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          295      6.53%     79.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          286      6.33%     86.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          625     13.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         4515                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1253504                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten              927616                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               251.895844                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               186.407555                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.46                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         15372420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          8170635                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        68615400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       37891980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 392754960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1367651160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    759185280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2649641835                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    532.454437                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1960245501                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    166140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2849893499                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         16878960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          8963790                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        71228640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       37766700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 392754960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1493377770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    653310240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2674281060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    537.405772                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1683812000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    166140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   3126327000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               10554                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         14519                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               365                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9032                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9032                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          10554                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        54056                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        54056                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   54056                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      2182720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      2182720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2182720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              19586                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    19586    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                19586                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4976279000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            92552677                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          102772381                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          34470                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        14884                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
