[1] 2003. Trusted Computing Group. Tpm main specification. Retrieved April 1, 2016
from "http://www.trustedcomputinggroup.org/resources/tpm_main_specification,
2003.". (2003).
[2] 2006. I2C bus monitor. Retrieved April 1, 2016 from "http://www.jupiteri.com/".
(2006).
[3] 2012. Intel Core i7-3770T. Retrieved April 1, 2016 from "http://ark.intel.com/
products/65525/Intel-Core-i7-3770T-Processor-8M-Cache-up-to-3_70-GHz".
(2012).
[4] 2014. Hybrid memory cube specification 2.0. (2014).
[5] 2014. Intel Core i7-4790K. Retrieved April 1, 2016 from "http://ark.intel.com/
products/80807/Intel-Core-i7-4790K-Processor-8M-Cache-up-to-4_40-GHz".
(2014).
[6] 2016. HMC. Retrieved April 1, 2017 from "https://www.micron.com/products/
hybrid-memory-cube". (2016).
[7] 2016. OpenCores. "http://opencores.org/". (2016).
[8] Junwhan Ahn, Sungjoo Yoo, and Kiyoung Choi. 2014. Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes. In Proceedings of the
51st Annual Design Automation Conference (DAC ’14). 139:1–139:6. https:
//doi.org/10.1145/2593069.2593128
[9] Ittai Anati, Shay Gueron, Simon P Johnson, and Vincent R Scarlata. 2013. Innovative technology for cpu based attestation and sealing. In Proceedings of the 2Nd
International Workshop on Hardware and Architectural Support for Security and
Privacy (HASP ’13).
[10] Amro Awad, Yipeng Wang, Deborah Shands, and Yan Solihin. 2017. ObfusMem:
A Low-Overhead Access Obfuscation for Trusted Memories. In 2017 44th Annual
International Symposium on Computer Architecture (ISCA). https://doi.org/10.
1145/3079856.3080230
[11] David Champagne and Ruby Lee. 2010. Scalable architectural support for trusted
software. In HPCA-16 2010 The Sixteenth International Symposium on HighPerformance Computer Architecture. 1–12. https://doi.org/10.1109/HPCA.2010.
5416657
[12] Jie Chen and Guru Venkataramani. 2014. CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware. In 2014 47th Annual IEEE/ACM
International Symposium on Microarchitecture. 216–228. https://doi.org/10.1109/
MICRO.2014.42
[13] Siddhartha Chhabra, Brian Rogers, Yan Solihin, and Milos Prvulovic. 2011.
SecureME: A Hardware-software Approach to Full System Security. In Proceedings of the International Conference on Supercomputing (ICS ’11). 108–119.
https://doi.org/10.1145/1995896.1995914
[14] Victor Costan and Srinivas Devadas. 2016. Intel SGX Explained. Retrieved April
1, 2016 from Cryptology ePrint Archive, Report 2016/086. (2016).
[15] Victor Costan, Ilia Lebedev, and Srinivas Devadas. 2016. Sanctum: Minimal
Hardware Extensions for Strong Software Isolation. In 25th USENIX Security
Symposium (USENIX Security 16). USENIX Association, 857–874. https://www.
usenix.org/conference/usenixsecurity16/technical-sessions/presentation/costan
[16] Yangdong Deng and Wojciech P. Maly. 2001. Interconnect Characteristics of
2.5-D System Integration Scheme. In Proceedings of the 2001 International
Symposium on Physical Design (ISPD ’01). 171–175. https://doi.org/10.1145/
369691.369763
[17] Whitfield Diffie and Martin Hellman. 1976. New directions in cryptography.
IEEE Transactions on Information Theory (1976), 644–654. https://doi.org/10.
1109/TIT.1976.1055638
[18] Yasuko Eckert, Nuwan Jayasena, and Gabriel Loh. 2014. Thermal Feasibility of
Die-Stacked Processing in Memory. In Workshop on Near-Data Processing.
[19] Dmitry Evtyushkin, Jesse Elwell, Meltem Ozsoy, Dmitry Ponomarev, Nael Abu
Ghazaleh, and Ryan Riley. 2014. Iso-X: A Flexible Architecture for HardwareManaged Isolated Execution. In 2014 47th Annual IEEE/ACM International
Symposium on Microarchitecture. 190–202. https://doi.org/10.1109/MICRO.2014.
25
[20] Christopher W. Fletcher, Marten van Dijk, and Srinivas Devadas. 2012. A Secure
Processor Architecture for Encrypted Computation on Untrusted Programs. In
Proceedings of the Seventh ACM Workshop on Scalable Trusted Computing (STC
’12). 3–8. https://doi.org/10.1145/2382536.2382540
[21] Christopher W. Fletcher, Ling Ren, Albert Kwon, Marten van Dijk, and Srinivas Devadas. 2015. Freecursive ORAM: [Nearly] Free Recursion and Integrity
Verification for Position-based Oblivious RAM. In Proceedings of the Twentieth
International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS ’15). 103–116. https://doi.org/10.1145/2694344.
2694353
[22] Christopher W. Fletcher, Ling Ren, Xiangyao Yu, Marten Van Dijk, Omer Khan,
and Srinivas Devadas. 2014. Suppressing the Oblivious RAM timing channel
while making information leakage and program efficiency trade-offs. In 2014
IEEE 20th International Symposium on High Performance Computer Architecture
(HPCA). 213–224. https://doi.org/10.1109/HPCA.2014.6835932
[23] Maya Gokhale, Scott Lloyd, and Chris Macaraeg. 2015. Hybrid Memory Cube
Performance Characterization on Data-centric Workloads. In Proceedings of the
5th Workshop on Irregular Applications: Architectures and Algorithms. 7:1–7:8.
https://doi.org/10.1145/2833179.2833184
[24] Oded Goldreich and Rafail Ostrovsky. 1996. Software Protection and Simulation
on Oblivious RAMs. J. ACM (1996), 431–473. https://doi.org/10.1145/233551.
233553
[25] David Grawrock. 2009. Dynamics of a Trusted Platform: A building block
approach. Retrieved April 1, 2016 from Intel Press, 2009. (2009).
[26] Akhila Gundu, Ali Shafiee Ardestani, Manjunath Shevgoor, and Rajeev Balasubramonian. 2014. A Case for Near Data Security. In Workshop on Near-Data
Processing.
[27] J. Alex Halderman, Seth D. Schoen, Nadia Heninger, William Clarkson, William
Paul, Joseph A. Calandrino, Ariel J. Feldman, Jacob Appelbaum, and Edward W.
Felten. 2009. Lest We Remember: Cold-boot Attacks on Encryption Keys. Commun. ACM (2009), 91–98. https://doi.org/10.1145/1506409.1506429
[28] John L. Henning. 2006. SPEC CPU2006 Benchmark Descriptions. SIGARCH
Comput. Archit. News (2006), 1–17. https://doi.org/10.1145/1186736.1186737
[29] Zhen Huang and Shuguo Li. 2011. A Low Power RSA Design for Smartcard. In
Proceedings of the 2011 Third International Workshop on Education Technology
and Computer Science - Volume 01 (ETCS ’11). 31–34. https://doi.org/10.1109/
ETCS.2011.16
[30] Joe Jeddeloh and Brent Keeth. 2012. Hybrid memory cube new DRAM architecture increases density and performance. In 2012 Symposium on VLSI Technology
(VLSIT). 87–88. https://doi.org/10.1109/VLSIT.2012.6242474
[31] Gwangsun Kim, John Kim, Jung Ho Ahn, and Jaeha Kim. 2013. Memorycentric system interconnect design with Hybrid Memory Cubes. In Proceedings
of the 22nd International Conference on Parallel Architectures and Compilation
Techniques. 145–155. https://doi.org/10.1109/PACT.2013.6618812
[32] Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee,
Chris Wilkerson, Konrad Lai, and Onur Mutlu. 2014. Flipping bits in memory
without accessing them: An experimental study of DRAM disturbance errors. In
2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).
361–372. https://doi.org/10.1109/ISCA.2014.6853210
[33] Paul Kocher, Joshua Jaffe, Benjamin Jun, and Pankaj Rohatgi. 2011. Introduction
to differential power analysis. Journal of Cryptographic Engineering (2011),
5–27. https://doi.org/10.1007/s13389-011-0006-y
[34] Sheng Li, Jung Ho Ahn, R.D. Strong, J.B. Brockman, D.M. Tullsen, and N.P.
Jouppi. 2009. McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures. In Proceedings of the 42Nd
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 42).
469–480. https://doi.org/10.1145/1669112.1669172
[35] David Lie, Chandramohan Thekkath, Mark Mitchell, Patrick Lincoln, Dan Boneh,
John Mitchell, and Mark Horowitz. 2000. Architectural Support for Copy and
Tamper Resistant Software. SIGPLAN Not., 168–177. https://doi.org/10.1145/
356989.357005
[36] Chang Liu, Austin Harris, Martin Maas, Michael Hicks, Mohit Tiwari, and Elaine
Shi. 2015. GhostRider: A Hardware-Software System for Memory Trace Oblivious Computation. In Proceedings of the Twentieth International Conference
on Architectural Support for Programming Languages and Operating Systems
(ASPLOS ’15). 87–101. https://doi.org/10.1145/2694344.2694385
[37] Sanu Mathew, Farhana Sheikh, Amit Agarwal, Mike Kounavis, Steven Hsu,
Himanshu Kaul, Mark Anders, and Ram Krishnamurthy. 2011. 53 Gbps Native rmGF242 Composite-Field AES-Encrypt/Decrypt Accelerator for ContentProtection in 45 nm High-Performance Microprocessors. IEEE Journal of SolidState Circuits, 767–776. https://doi.org/10.1109/JSSC.2011.2108131
[38] David A. McGrew and John Viega. 2004. The Galois/Counter Mode of Operation
(GCM). Retrieved April 1, 2016 from "http://csrc.nist.gov/groups/ST/toolkit/
BCM/documents/proposedmodes/gcm/gcm-spec.pdf". (2004).
[39] Frank McKeen, Ilya Alexandrovich, Alex Berenzon, Carlos V. Rozas, Hisham
Shafi, Vedvyas Shanbhogue, and Uday R. Savagaonkar. 2013. Innovative Instructions and Software Model for Isolated Execution. In Proceedings of the 2Nd
International Workshop on Hardware and Architectural Support for Security and
Privacy (HASP ’13). 10:1–10:1. https://doi.org/10.1145/2487726.2488368
[40] Olga Ohrimenko, Manuel Costa, Cédric Fournet, Christos Gkantsidis, Markulf
Kohlweiss, and Divya Sharma. 2015. Observing and Preventing Leakage in
MapReduce. In Proceedings of the 22Nd ACM SIGSAC Conference on Computer
and Communications Security (CCS ’15). 1570–1581. https://doi.org/10.1145/
2810103.2813695
[41] Avadh Patel, Furat Afram, Shunfei Chen, and Kanad Ghose. 2011. MARSS:
A Full System Simulator for Multicore x86 CPUs. In Proceedings of the 48th
Design Automation Conference (DAC ’11). 1050–1055. https://doi.org/10.1145/
2024724.2024954
[42] Seth H. Pugsley, Jeffrey Jestes, Huihui Zhang, Rajeev Balasubramonian, Vijayalakshmi Srinivasan, Alper Buyuktosunoglu, Al Davis, and Feifei Li. 2014. NDC:
Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads. In Performance Analysis of Systems and Software (ISPASS), 2014 IEEE
International Symposium on.
[43] Jean-Jacques Quisquater and David Samyde. 2002. Side Channel Cryptanalysis.
In Workshop on the Security of Communications on the Internet (SECI).
[44] Ronald L. Rivest and Alan T. Sherman. 1983. Advances in Cryptology: Proceedings of Crypto 82. Chapter Randomized Encryption Techniques.

[45] Brian Rogers, Siddhartha Chhabra, Milos Prvulovic, and Yan Solihin. 2007. Using
Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure
Processors OS- and Performance-Friendly. In Proceedings of the 40th Annual
IEEE/ACM International Symposium on Microarchitecture (MICRO 40). 183–196.
https://doi.org/10.1109/MICRO.2007.44
[46] Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob. 2011. DRAMSim2: A
Cycle Accurate Memory System Simulator. IEEE Computer Architecture Letters
(2011), 16–19. https://doi.org/10.1109/L-CA.2011.4
[47] Akashi Satoh. 2007. High-Speed Parallel Hardware Architecture for Galois
Counter Mode. In 2007 IEEE International Symposium on Circuits and Systems.
1863–1866. https://doi.org/10.1109/ISCAS.2007.378278
[48] Felix Schuster, Manuel Costa, Cedric Fournet, Christos Gkantsidis, Marcus
Peinado, Gloria Mainar-Ruiz, and Mark Russinovich. 2014. VC3: Trustworthy Data Analytics in the Cloud. Technical Report MSR-TR-2014-39. http:
//research.microsoft.com/apps/pubs/default.aspx?id=210786
[49] Ali Shafiee, Akhila Gundu, Manjunath Shevgoor, Rajeev Balasubramonian, and
Mohit Tiwari. 2015. Avoiding Information Leakage in the Memory Controller
with Fixed Service Policies. In Proceedings of the 48th International Symposium
on Microarchitecture (MICRO-48). 89–101. https://doi.org/10.1145/2830772.
2830795
[50] Timothy Sherwood, Erez Perelman, Greg Hamerly, and Brad Calder. Automatically Characterizing Large Scale Program Behavior. SIGOPS Oper. Syst. Rev.,
45–57. https://doi.org/10.1145/635508.605403
[51] Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, Chenghuai Lu, and Alexandra
Boldyreva. 2005. High efficiency counter mode security architecture via prediction
and precomputation. In 32nd International Symposium on Computer Architecture
(ISCA’05). 14–24. https://doi.org/10.1109/ISCA.2005.30
[52] Shweta Shinde, Zheng Leong Chua, Viswesh Narayanan, and Prateek Saxena.
2015. Preventing Your Faults From Telling Your Secrets: Defenses Against
Pigeonhole Attacks. CoRR (2015). http://arxiv.org/abs/1506.04832
[53] G. Edward Suh, Dwaine Clarke, Blaise Gassend, Marten van Dijk, and Srinivas
Devadas. 2003. AEGIS: Architecture for Tamper-evident and Tamper-resistant
Processing. In Proceedings of the 17th Annual International Conference on Supercomputing (ICS ’03). 160–171. https://doi.org/10.1145/782814.782838
[54] Jonathan Valamehr, Mohit Tiwari, Timothy Sherwood, Ryan Kastner, Ted
Huffmire, Cynthia Irvine, and Timothy Levin. 2010. Hardware Assistance
for Trustworthy Systems Through 3-D Integration. In Proceedings of the 26th
Annual Computer Security Applications Conference (ACSAC ’10). 199–210.
https://doi.org/10.1145/1920261.1920292
[55] Yao Wang, Andrew Ferraiuolo, and G. Edward Suh. 2014. Timing channel
protection for a shared memory controller. In 2014 IEEE 20th International
Symposium on High Performance Computer Architecture (HPCA). 225–236. https:
//doi.org/10.1109/HPCA.2014.6835934
[56] Lee Whetsel. 1991. AN IEEE 1149.1 BASED LOGIC/SIGNATURE ANALYZER
IN A CHIP. In 1991, Proceedings. International Test Conference. 869–. https:
//doi.org/10.1109/TEST.1991.519753
[57] Yuanzhong Xu, Weidong Cui, and Marcus Peinado. 2015. Controlled-Channel
Attacks: Deterministic Side Channels for Untrusted Operating Systems. In 2015
IEEE Symposium on Security and Privacy. 640–656. https://doi.org/10.1109/SP.
2015.45
[58] Chenyu Yan, Daniel Englender, Milos Prvulovic, Brian Rogers, and Yan Solihin. 2006. Improving Cost, Performance, and Security of Memory Encryption
and Authentication. In 33rd International Symposium on Computer Architecture
(ISCA’06). 179–190. https://doi.org/10.1109/ISCA.2006.22
[59] Jun Yang, Youtao Zhang, and Lan Gao. 2003. Fast secure processor for inhibiting software piracy and tampering. In Proceedings. 36th Annual IEEE/ACM
International Symposium on Microarchitecture, 2003. MICRO-36. 351–360.
https://doi.org/10.1109/MICRO.2003.1253209
[60] Danfeng Zhang, Aslan Askarov, and Andrew C. Myers. 2011. Predictive Mitigation of Timing Channels in Interactive Systems. In Proceedings of the 18th ACM
Conference on Computer and Communications Security (CCS ’11). 563–574.
https://doi.org/10.1145/2046707.2046772
[61] Xian Zhang, Guangyu Sun, Chao Zhang, Weiqi Zhang, Yun Liang, Tao Wang,
Yiran Chen, and Jia Di. 2015. Fork Path: Improving Efficiency of ORAM by
Removing Redundant Memory Accesses. In Proceedings of the 48th International
Symposium on Microarchitecture (MICRO-48). 102–114. https://doi.org/10.1145/
2830772.2830787
[62] Xiaotong Zhuang, Tao Zhang, and Santosh Pande. 2004. HIDE: An Infrastructure
for Efficiently Protecting Information Leakage on the Address Bus. In Proceedings
of the 11th International Conference on Architectural Support for Programming
Languages and Operating Systems (ASPLOS XI). 72–84. https://doi.org/10.1145/
1024393.1024403