{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683755227941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683755227949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 18:47:07 2023 " "Processing started: Wed May 10 18:47:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683755227949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755227949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coherent_average_tb -c coherent_average_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off coherent_average_tb -c coherent_average_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755227949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683755228855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683755228856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks/synthesis/clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file clocks/synthesis/clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks " "Found entity 1: clocks" {  } { { "clocks/synthesis/clocks.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/clocks.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks/synthesis/submodules/clocks_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file clocks/synthesis/submodules/clocks_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks_pll_0 " "Found entity 1: clocks_pll_0" {  } { { "clocks/synthesis/submodules/clocks_pll_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/submodules/clocks_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241198 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sqrt.v " "Can't analyze file -- file sqrt.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683755241205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "segment7.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/segment7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "descomponer_en_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file descomponer_en_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 descomponer_en_digitos " "Found entity 1: descomponer_en_digitos" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 BCD_display.v(11) " "Verilog HDL Declaration information at BCD_display.v(11): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "BCD_display.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755241218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 BCD_display.v(12) " "Verilog HDL Declaration information at BCD_display.v(12): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "BCD_display.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755241218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 BCD_display.v(13) " "Verilog HDL Declaration information at BCD_display.v(13): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "BCD_display.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755241218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 BCD_display.v(14) " "Verilog HDL Declaration information at BCD_display.v(14): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "BCD_display.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755241218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 BCD_display.v(15) " "Verilog HDL Declaration information at BCD_display.v(15): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "BCD_display.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755241218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 BCD_display.v(18) " "Verilog HDL Declaration information at BCD_display.v(18): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "BCD_display.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755241218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_display " "Found entity 1: BCD_display" {  } { { "BCD_display.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_source.v 1 1 " "Found 1 design units, including 1 entities, in source file data_source.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source " "Found entity 1: data_source" {  } { { "data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n coherent_average.v(6) " "Verilog HDL Declaration information at coherent_average.v(6): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "coherent_average.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755241228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m coherent_average.v(4) " "Verilog HDL Declaration information at coherent_average.v(4): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "coherent_average.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755241228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coherent_average.v 1 1 " "Found 1 design units, including 1 entities, in source file coherent_average.v" { { "Info" "ISGN_ENTITY_NAME" "1 coherent_average " "Found entity 1: coherent_average" {  } { { "coherent_average.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coherent_average_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file coherent_average_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 coherent_average_tb " "Found entity 1: coherent_average_tb" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n lockin.v(6) " "Verilog HDL Declaration information at lockin.v(6): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755241239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lockin.v 1 1 " "Found 1 design units, including 1 entities, in source file lockin.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin " "Found entity 1: lockin" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file input_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_signals " "Found entity 1: input_signals" {  } { { "input_signals.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/input_signals.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lockin_amplitude.v(34) " "Verilog HDL information at lockin_amplitude.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "lockin_amplitude.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683755241251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lockin_amplitude.v 1 1 " "Found 1 design units, including 1 entities, in source file lockin_amplitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_amplitude " "Found entity 1: lockin_amplitude" {  } { { "lockin_amplitude.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n coherent_average_sm.v(7) " "Verilog HDL Declaration information at coherent_average_sm.v(7): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683755241259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coherent_average_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file coherent_average_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 coherent_average_sm " "Found entity 1: coherent_average_sm" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755241261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755241261 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lockin_amplitude lockin_amplitude.v(13) " "Verilog HDL Parameter Declaration warning at lockin_amplitude.v(13): Parameter Declaration in module \"lockin_amplitude\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lockin_amplitude.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683755241266 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lockin_amplitude lockin_amplitude.v(17) " "Verilog HDL Parameter Declaration warning at lockin_amplitude.v(17): Parameter Declaration in module \"lockin_amplitude\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lockin_amplitude.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683755241266 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "coherent_average_sm coherent_average_sm.v(24) " "Verilog HDL Parameter Declaration warning at coherent_average_sm.v(24): Parameter Declaration in module \"coherent_average_sm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683755241266 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "coherent_average_sm coherent_average_sm.v(25) " "Verilog HDL Parameter Declaration warning at coherent_average_sm.v(25): Parameter Declaration in module \"coherent_average_sm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683755241266 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "coherent_average_sm coherent_average_sm.v(26) " "Verilog HDL Parameter Declaration warning at coherent_average_sm.v(26): Parameter Declaration in module \"coherent_average_sm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683755241266 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "coherent_average_sm coherent_average_sm.v(27) " "Verilog HDL Parameter Declaration warning at coherent_average_sm.v(27): Parameter Declaration in module \"coherent_average_sm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683755241266 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "coherent_average_sm coherent_average_sm.v(28) " "Verilog HDL Parameter Declaration warning at coherent_average_sm.v(28): Parameter Declaration in module \"coherent_average_sm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683755241266 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "coherent_average_sm coherent_average_sm.v(29) " "Verilog HDL Parameter Declaration warning at coherent_average_sm.v(29): Parameter Declaration in module \"coherent_average_sm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683755241267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "coherent_average_sm coherent_average_sm.v(30) " "Verilog HDL Parameter Declaration warning at coherent_average_sm.v(30): Parameter Declaration in module \"coherent_average_sm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683755241267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "coherent_average_sm coherent_average_sm.v(31) " "Verilog HDL Parameter Declaration warning at coherent_average_sm.v(31): Parameter Declaration in module \"coherent_average_sm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683755241267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coherent_average_tb " "Elaborating entity \"coherent_average_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683755241841 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR coherent_average_tb.v(14) " "Output port \"LEDR\" at coherent_average_tb.v(14) has no driver" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683755241845 "|coherent_average_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks clocks:u0 " "Elaborating entity \"clocks\" for hierarchy \"clocks:u0\"" {  } { { "coherent_average_tb.v" "u0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks_pll_0 clocks:u0\|clocks_pll_0:pll_0 " "Elaborating entity \"clocks_pll_0\" for hierarchy \"clocks:u0\|clocks_pll_0:pll_0\"" {  } { { "clocks/synthesis/clocks.v" "pll_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/clocks.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clocks:u0\|clocks_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clocks:u0\|clocks_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "clocks/synthesis/submodules/clocks_pll_0.v" "altera_pll_i" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/submodules/clocks_pll_0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241918 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683755241925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clocks:u0\|clocks_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clocks:u0\|clocks_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "clocks/synthesis/submodules/clocks_pll_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/submodules/clocks_pll_0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clocks:u0\|clocks_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"clocks:u0\|clocks_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 60.000000 MHz " "Parameter \"output_clock_frequency2\" = \"60.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 10.000000 MHz " "Parameter \"output_clock_frequency3\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755241926 ""}  } { { "clocks/synthesis/submodules/clocks_pll_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/submodules/clocks_pll_0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683755241926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source data_source:data_sim_rapida " "Elaborating entity \"data_source\" for hierarchy \"data_source:data_sim_rapida\"" {  } { { "coherent_average_tb.v" "data_sim_rapida" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(1) " "Verilog HDL assignment warning at x128_14b.mem(1): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241932 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(2) " "Verilog HDL assignment warning at x128_14b.mem(2): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(3) " "Verilog HDL assignment warning at x128_14b.mem(3): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(4) " "Verilog HDL assignment warning at x128_14b.mem(4): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(5) " "Verilog HDL assignment warning at x128_14b.mem(5): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(6) " "Verilog HDL assignment warning at x128_14b.mem(6): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(7) " "Verilog HDL assignment warning at x128_14b.mem(7): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(8) " "Verilog HDL assignment warning at x128_14b.mem(8): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(9) " "Verilog HDL assignment warning at x128_14b.mem(9): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(10) " "Verilog HDL assignment warning at x128_14b.mem(10): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(11) " "Verilog HDL assignment warning at x128_14b.mem(11): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(12) " "Verilog HDL assignment warning at x128_14b.mem(12): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(13) " "Verilog HDL assignment warning at x128_14b.mem(13): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(14) " "Verilog HDL assignment warning at x128_14b.mem(14): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(15) " "Verilog HDL assignment warning at x128_14b.mem(15): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(16) " "Verilog HDL assignment warning at x128_14b.mem(16): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(17) " "Verilog HDL assignment warning at x128_14b.mem(17): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(18) " "Verilog HDL assignment warning at x128_14b.mem(18): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(19) " "Verilog HDL assignment warning at x128_14b.mem(19): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(20) " "Verilog HDL assignment warning at x128_14b.mem(20): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(21) " "Verilog HDL assignment warning at x128_14b.mem(21): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(22) " "Verilog HDL assignment warning at x128_14b.mem(22): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(23) " "Verilog HDL assignment warning at x128_14b.mem(23): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(24) " "Verilog HDL assignment warning at x128_14b.mem(24): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(25) " "Verilog HDL assignment warning at x128_14b.mem(25): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(26) " "Verilog HDL assignment warning at x128_14b.mem(26): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(27) " "Verilog HDL assignment warning at x128_14b.mem(27): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(28) " "Verilog HDL assignment warning at x128_14b.mem(28): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(29) " "Verilog HDL assignment warning at x128_14b.mem(29): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241933 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(30) " "Verilog HDL assignment warning at x128_14b.mem(30): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(31) " "Verilog HDL assignment warning at x128_14b.mem(31): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(32) " "Verilog HDL assignment warning at x128_14b.mem(32): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(33) " "Verilog HDL assignment warning at x128_14b.mem(33): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(34) " "Verilog HDL assignment warning at x128_14b.mem(34): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(35) " "Verilog HDL assignment warning at x128_14b.mem(35): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(36) " "Verilog HDL assignment warning at x128_14b.mem(36): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(37) " "Verilog HDL assignment warning at x128_14b.mem(37): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(38) " "Verilog HDL assignment warning at x128_14b.mem(38): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(39) " "Verilog HDL assignment warning at x128_14b.mem(39): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(40) " "Verilog HDL assignment warning at x128_14b.mem(40): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(41) " "Verilog HDL assignment warning at x128_14b.mem(41): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(42) " "Verilog HDL assignment warning at x128_14b.mem(42): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(43) " "Verilog HDL assignment warning at x128_14b.mem(43): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(44) " "Verilog HDL assignment warning at x128_14b.mem(44): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(45) " "Verilog HDL assignment warning at x128_14b.mem(45): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(46) " "Verilog HDL assignment warning at x128_14b.mem(46): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(47) " "Verilog HDL assignment warning at x128_14b.mem(47): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(48) " "Verilog HDL assignment warning at x128_14b.mem(48): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(49) " "Verilog HDL assignment warning at x128_14b.mem(49): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(50) " "Verilog HDL assignment warning at x128_14b.mem(50): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(51) " "Verilog HDL assignment warning at x128_14b.mem(51): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(52) " "Verilog HDL assignment warning at x128_14b.mem(52): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(53) " "Verilog HDL assignment warning at x128_14b.mem(53): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(54) " "Verilog HDL assignment warning at x128_14b.mem(54): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(55) " "Verilog HDL assignment warning at x128_14b.mem(55): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(56) " "Verilog HDL assignment warning at x128_14b.mem(56): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(57) " "Verilog HDL assignment warning at x128_14b.mem(57): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(58) " "Verilog HDL assignment warning at x128_14b.mem(58): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(59) " "Verilog HDL assignment warning at x128_14b.mem(59): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(60) " "Verilog HDL assignment warning at x128_14b.mem(60): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241934 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(61) " "Verilog HDL assignment warning at x128_14b.mem(61): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(62) " "Verilog HDL assignment warning at x128_14b.mem(62): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(63) " "Verilog HDL assignment warning at x128_14b.mem(63): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(64) " "Verilog HDL assignment warning at x128_14b.mem(64): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(65) " "Verilog HDL assignment warning at x128_14b.mem(65): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(66) " "Verilog HDL assignment warning at x128_14b.mem(66): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(67) " "Verilog HDL assignment warning at x128_14b.mem(67): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(68) " "Verilog HDL assignment warning at x128_14b.mem(68): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(69) " "Verilog HDL assignment warning at x128_14b.mem(69): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(70) " "Verilog HDL assignment warning at x128_14b.mem(70): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(71) " "Verilog HDL assignment warning at x128_14b.mem(71): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(72) " "Verilog HDL assignment warning at x128_14b.mem(72): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(73) " "Verilog HDL assignment warning at x128_14b.mem(73): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(74) " "Verilog HDL assignment warning at x128_14b.mem(74): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(75) " "Verilog HDL assignment warning at x128_14b.mem(75): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(76) " "Verilog HDL assignment warning at x128_14b.mem(76): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(77) " "Verilog HDL assignment warning at x128_14b.mem(77): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(78) " "Verilog HDL assignment warning at x128_14b.mem(78): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(79) " "Verilog HDL assignment warning at x128_14b.mem(79): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(80) " "Verilog HDL assignment warning at x128_14b.mem(80): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(81) " "Verilog HDL assignment warning at x128_14b.mem(81): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(82) " "Verilog HDL assignment warning at x128_14b.mem(82): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(83) " "Verilog HDL assignment warning at x128_14b.mem(83): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(84) " "Verilog HDL assignment warning at x128_14b.mem(84): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(85) " "Verilog HDL assignment warning at x128_14b.mem(85): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(86) " "Verilog HDL assignment warning at x128_14b.mem(86): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(87) " "Verilog HDL assignment warning at x128_14b.mem(87): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(88) " "Verilog HDL assignment warning at x128_14b.mem(88): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241935 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(89) " "Verilog HDL assignment warning at x128_14b.mem(89): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(90) " "Verilog HDL assignment warning at x128_14b.mem(90): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(91) " "Verilog HDL assignment warning at x128_14b.mem(91): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(92) " "Verilog HDL assignment warning at x128_14b.mem(92): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(93) " "Verilog HDL assignment warning at x128_14b.mem(93): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(94) " "Verilog HDL assignment warning at x128_14b.mem(94): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(95) " "Verilog HDL assignment warning at x128_14b.mem(95): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(96) " "Verilog HDL assignment warning at x128_14b.mem(96): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(97) " "Verilog HDL assignment warning at x128_14b.mem(97): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(98) " "Verilog HDL assignment warning at x128_14b.mem(98): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(99) " "Verilog HDL assignment warning at x128_14b.mem(99): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(100) " "Verilog HDL assignment warning at x128_14b.mem(100): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(101) " "Verilog HDL assignment warning at x128_14b.mem(101): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(102) " "Verilog HDL assignment warning at x128_14b.mem(102): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(103) " "Verilog HDL assignment warning at x128_14b.mem(103): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(104) " "Verilog HDL assignment warning at x128_14b.mem(104): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(105) " "Verilog HDL assignment warning at x128_14b.mem(105): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(106) " "Verilog HDL assignment warning at x128_14b.mem(106): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(107) " "Verilog HDL assignment warning at x128_14b.mem(107): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(108) " "Verilog HDL assignment warning at x128_14b.mem(108): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(109) " "Verilog HDL assignment warning at x128_14b.mem(109): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(110) " "Verilog HDL assignment warning at x128_14b.mem(110): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241936 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(111) " "Verilog HDL assignment warning at x128_14b.mem(111): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(112) " "Verilog HDL assignment warning at x128_14b.mem(112): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(113) " "Verilog HDL assignment warning at x128_14b.mem(113): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(114) " "Verilog HDL assignment warning at x128_14b.mem(114): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(115) " "Verilog HDL assignment warning at x128_14b.mem(115): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(116) " "Verilog HDL assignment warning at x128_14b.mem(116): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(117) " "Verilog HDL assignment warning at x128_14b.mem(117): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(118) " "Verilog HDL assignment warning at x128_14b.mem(118): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(119) " "Verilog HDL assignment warning at x128_14b.mem(119): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(120) " "Verilog HDL assignment warning at x128_14b.mem(120): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(121) " "Verilog HDL assignment warning at x128_14b.mem(121): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(122) " "Verilog HDL assignment warning at x128_14b.mem(122): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(123) " "Verilog HDL assignment warning at x128_14b.mem(123): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(124) " "Verilog HDL assignment warning at x128_14b.mem(124): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(125) " "Verilog HDL assignment warning at x128_14b.mem(125): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(126) " "Verilog HDL assignment warning at x128_14b.mem(126): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(127) " "Verilog HDL assignment warning at x128_14b.mem(127): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 x128_14b.mem(128) " "Verilog HDL assignment warning at x128_14b.mem(128): truncated value with size 16 to match size of target (14)" {  } { { "LU_tables/x128_14b.mem" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_source.v(38) " "Verilog HDL assignment warning at data_source.v(38): truncated value with size 32 to match size of target (1)" {  } { { "data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source.v(50) " "Verilog HDL assignment warning at data_source.v(50): truncated value with size 32 to match size of target (16)" {  } { { "data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.data_a 0 data_source.v(24) " "Net \"buffer.data_a\" at data_source.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.waddr_a 0 data_source.v(24) " "Net \"buffer.waddr_a\" at data_source.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.we_a 0 data_source.v(24) " "Net \"buffer.we_a\" at data_source.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241937 "|coherent_average_tb|data_source:data_sim_rapida"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin lockin:lockin_simple " "Elaborating entity \"lockin\" for hierarchy \"lockin:lockin_simple\"" {  } { { "coherent_average_tb.v" "lockin_simple" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_valid_2 lockin.v(58) " "Verilog HDL or VHDL warning at lockin.v(58): object \"x_valid_2\" assigned a value but never read" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lockin.v(92) " "Verilog HDL assignment warning at lockin.v(92): truncated value with size 32 to match size of target (30)" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lockin.v(93) " "Verilog HDL assignment warning at lockin.v(93): truncated value with size 32 to match size of target (30)" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lockin.v(95) " "Verilog HDL assignment warning at lockin.v(95): truncated value with size 32 to match size of target (8)" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lockin.v(108) " "Verilog HDL assignment warning at lockin.v(108): truncated value with size 32 to match size of target (16)" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.data_a 0 lockin.v(27) " "Net \"ref_sen.data_a\" at lockin.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.waddr_a 0 lockin.v(27) " "Net \"ref_sen.waddr_a\" at lockin.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.data_a 0 lockin.v(30) " "Net \"ref_cos.data_a\" at lockin.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.waddr_a 0 lockin.v(30) " "Net \"ref_cos.waddr_a\" at lockin.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.we_a 0 lockin.v(27) " "Net \"ref_sen.we_a\" at lockin.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.we_a 0 lockin.v(30) " "Net \"ref_cos.we_a\" at lockin.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241953 "|coherent_average_tb|lockin:lockin_simple"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_amplitude lockin_amplitude:amplitud_li_inst " "Elaborating entity \"lockin_amplitude\" for hierarchy \"lockin_amplitude:amplitud_li_inst\"" {  } { { "coherent_average_tb.v" "amplitud_li_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coherent_average_sm coherent_average_sm:CA " "Elaborating entity \"coherent_average_sm\" for hierarchy \"coherent_average_sm:CA\"" {  } { { "coherent_average_tb.v" "CA" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 coherent_average_sm.v(136) " "Verilog HDL assignment warning at coherent_average_sm.v(136): truncated value with size 32 to match size of target (7)" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241968 "|coherent_average_tb|coherent_average_sm:CA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coherent_average_sm.v(146) " "Verilog HDL assignment warning at coherent_average_sm.v(146): truncated value with size 32 to match size of target (16)" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241968 "|coherent_average_tb|coherent_average_sm:CA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 coherent_average_sm.v(164) " "Verilog HDL assignment warning at coherent_average_sm.v(164): truncated value with size 32 to match size of target (7)" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241968 "|coherent_average_tb|coherent_average_sm:CA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "coherent_average_sm.v(120) " "Verilog HDL Case Statement information at coherent_average_sm.v(120): all case item expressions in this case statement are onehot" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683755241968 "|coherent_average_tb|coherent_average_sm:CA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 coherent_average_sm.v(210) " "Verilog HDL assignment warning at coherent_average_sm.v(210): truncated value with size 32 to match size of target (7)" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241968 "|coherent_average_tb|coherent_average_sm:CA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "coherent_average_sm.v(195) " "Verilog HDL Case Statement information at coherent_average_sm.v(195): all case item expressions in this case statement are onehot" {  } { { "coherent_average_sm.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v" 195 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683755241968 "|coherent_average_tb|coherent_average_sm:CA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin lockin:lockin_corto " "Elaborating entity \"lockin\" for hierarchy \"lockin:lockin_corto\"" {  } { { "coherent_average_tb.v" "lockin_corto" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241970 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_valid_2 lockin.v(58) " "Verilog HDL or VHDL warning at lockin.v(58): object \"x_valid_2\" assigned a value but never read" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683755241973 "|coherent_average_tb|lockin:lockin_corto"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lockin.v(95) " "Verilog HDL assignment warning at lockin.v(95): truncated value with size 32 to match size of target (8)" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241973 "|coherent_average_tb|lockin:lockin_corto"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lockin.v(108) " "Verilog HDL assignment warning at lockin.v(108): truncated value with size 32 to match size of target (16)" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241973 "|coherent_average_tb|lockin:lockin_corto"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.data_a 0 lockin.v(27) " "Net \"ref_sen.data_a\" at lockin.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241973 "|coherent_average_tb|lockin:lockin_corto"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.waddr_a 0 lockin.v(27) " "Net \"ref_sen.waddr_a\" at lockin.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241973 "|coherent_average_tb|lockin:lockin_corto"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.data_a 0 lockin.v(30) " "Net \"ref_cos.data_a\" at lockin.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241973 "|coherent_average_tb|lockin:lockin_corto"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.waddr_a 0 lockin.v(30) " "Net \"ref_cos.waddr_a\" at lockin.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241973 "|coherent_average_tb|lockin:lockin_corto"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.we_a 0 lockin.v(27) " "Net \"ref_sen.we_a\" at lockin.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241973 "|coherent_average_tb|lockin:lockin_corto"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.we_a 0 lockin.v(30) " "Net \"ref_cos.we_a\" at lockin.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683755241973 "|coherent_average_tb|lockin:lockin_corto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descomponer_en_digitos descomponer_en_digitos:desc_li " "Elaborating entity \"descomponer_en_digitos\" for hierarchy \"descomponer_en_digitos:desc_li\"" {  } { { "coherent_average_tb.v" "desc_li" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 descomponer_en_digitos.v(13) " "Verilog HDL assignment warning at descomponer_en_digitos.v(13): truncated value with size 32 to match size of target (5)" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241982 "|coherent_average_tb|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 descomponer_en_digitos.v(14) " "Verilog HDL assignment warning at descomponer_en_digitos.v(14): truncated value with size 32 to match size of target (5)" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241982 "|coherent_average_tb|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 descomponer_en_digitos.v(15) " "Verilog HDL assignment warning at descomponer_en_digitos.v(15): truncated value with size 32 to match size of target (5)" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241982 "|coherent_average_tb|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 descomponer_en_digitos.v(16) " "Verilog HDL assignment warning at descomponer_en_digitos.v(16): truncated value with size 32 to match size of target (5)" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241982 "|coherent_average_tb|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 descomponer_en_digitos.v(17) " "Verilog HDL assignment warning at descomponer_en_digitos.v(17): truncated value with size 32 to match size of target (5)" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241982 "|coherent_average_tb|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 descomponer_en_digitos.v(18) " "Verilog HDL assignment warning at descomponer_en_digitos.v(18): truncated value with size 32 to match size of target (5)" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683755241982 "|coherent_average_tb|descomponer_en_digitos:desc_li"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_display BCD_display:display " "Elaborating entity \"BCD_display\" for hierarchy \"BCD_display:display\"" {  } { { "coherent_average_tb.v" "display" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 BCD_display:display\|segment7:hex0 " "Elaborating entity \"segment7\" for hierarchy \"BCD_display:display\|segment7:hex0\"" {  } { { "BCD_display.v" "hex0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755241987 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "coherent_average_sm:CA\|y_rtl_0 " "Inferred RAM node \"coherent_average_sm:CA\|y_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1683755242899 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "coherent_average_sm:CA\|y_rtl_1 " "Inferred dual-clock RAM node \"coherent_average_sm:CA\|y_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1683755242899 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lockin:lockin_corto\|ref_sen " "RAM logic \"lockin:lockin_corto\|ref_sen\" is uninferred due to inappropriate RAM size" {  } { { "lockin.v" "ref_sen" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683755242900 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lockin:lockin_corto\|ref_cos " "RAM logic \"lockin:lockin_corto\|ref_cos\" is uninferred due to inappropriate RAM size" {  } { { "lockin.v" "ref_cos" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683755242900 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lockin:lockin_simple\|ref_sen " "RAM logic \"lockin:lockin_simple\|ref_sen\" is uninferred due to inappropriate RAM size" {  } { { "lockin.v" "ref_sen" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683755242900 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lockin:lockin_simple\|ref_cos " "RAM logic \"lockin:lockin_simple\|ref_cos\" is uninferred due to inappropriate RAM size" {  } { { "lockin.v" "ref_cos" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683755242900 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "data_source:data_sim_lenta\|buffer " "RAM logic \"data_source:data_sim_lenta\|buffer\" is uninferred due to inappropriate RAM size" {  } { { "data_source.v" "buffer" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683755242900 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "data_source:data_sim_rapida\|buffer " "RAM logic \"data_source:data_sim_rapida\|buffer\" is uninferred due to inappropriate RAM size" {  } { { "data_source.v" "buffer" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683755242900 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683755242900 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "coherent_average_sm:CA\|y_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"coherent_average_sm:CA\|y_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "coherent_average_sm:CA\|y_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"coherent_average_sm:CA\|y_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683755243785 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683755243785 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683755243785 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "descomponer_en_digitos:desc_li\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"descomponer_en_digitos:desc_li\|Mod0\"" {  } { { "descomponer_en_digitos.v" "Mod0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "descomponer_en_digitos:desc_li\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"descomponer_en_digitos:desc_li\|Div0\"" {  } { { "descomponer_en_digitos.v" "Div0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "descomponer_en_digitos:desc_li\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"descomponer_en_digitos:desc_li\|Mod1\"" {  } { { "descomponer_en_digitos.v" "Mod1" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "descomponer_en_digitos:desc_li\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"descomponer_en_digitos:desc_li\|Div1\"" {  } { { "descomponer_en_digitos.v" "Div1" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "descomponer_en_digitos:desc_li\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"descomponer_en_digitos:desc_li\|Mod2\"" {  } { { "descomponer_en_digitos.v" "Mod2" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "descomponer_en_digitos:desc_li\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"descomponer_en_digitos:desc_li\|Div2\"" {  } { { "descomponer_en_digitos.v" "Div2" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "descomponer_en_digitos:desc_li\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"descomponer_en_digitos:desc_li\|Mod3\"" {  } { { "descomponer_en_digitos.v" "Mod3" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "descomponer_en_digitos:desc_li\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"descomponer_en_digitos:desc_li\|Div3\"" {  } { { "descomponer_en_digitos.v" "Div3" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "descomponer_en_digitos:desc_li\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"descomponer_en_digitos:desc_li\|Mod4\"" {  } { { "descomponer_en_digitos.v" "Mod4" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_amplitude:amplitud_ca_li_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_amplitude:amplitud_ca_li_inst\|Div0\"" {  } { { "lockin_amplitude.v" "Div0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_amplitude:amplitud_li_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_amplitude:amplitud_li_inst\|Div0\"" {  } { { "lockin_amplitude.v" "Div0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755243787 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683755243787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "coherent_average_sm:CA\|altsyncram:y_rtl_0 " "Elaborated megafunction instantiation \"coherent_average_sm:CA\|altsyncram:y_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755243884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "coherent_average_sm:CA\|altsyncram:y_rtl_0 " "Instantiated megafunction \"coherent_average_sm:CA\|altsyncram:y_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 27 " "Parameter \"WIDTH_A\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 27 " "Parameter \"WIDTH_B\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243884 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683755243884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6n1 " "Found entity 1: altsyncram_m6n1" {  } { { "db/altsyncram_m6n1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/altsyncram_m6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755243942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755243942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "coherent_average_sm:CA\|altsyncram:y_rtl_1 " "Elaborated megafunction instantiation \"coherent_average_sm:CA\|altsyncram:y_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755243959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "coherent_average_sm:CA\|altsyncram:y_rtl_1 " "Instantiated megafunction \"coherent_average_sm:CA\|altsyncram:y_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 27 " "Parameter \"WIDTH_A\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 27 " "Parameter \"WIDTH_B\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755243959 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683755243959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9j1 " "Found entity 1: altsyncram_s9j1" {  } { { "db/altsyncram_s9j1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/altsyncram_s9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "descomponer_en_digitos:desc_li\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"descomponer_en_digitos:desc_li\|lpm_divide:Mod0\"" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755244071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "descomponer_en_digitos:desc_li\|lpm_divide:Mod0 " "Instantiated megafunction \"descomponer_en_digitos:desc_li\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244071 ""}  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683755244071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_n3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "descomponer_en_digitos:desc_li\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"descomponer_en_digitos:desc_li\|lpm_divide:Div0\"" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755244202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "descomponer_en_digitos:desc_li\|lpm_divide:Div0 " "Instantiated megafunction \"descomponer_en_digitos:desc_li\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244202 ""}  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683755244202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "descomponer_en_digitos:desc_li\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"descomponer_en_digitos:desc_li\|lpm_divide:Div1\"" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755244298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "descomponer_en_digitos:desc_li\|lpm_divide:Div1 " "Instantiated megafunction \"descomponer_en_digitos:desc_li\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244298 ""}  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683755244298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_nbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "descomponer_en_digitos:desc_li\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"descomponer_en_digitos:desc_li\|lpm_divide:Div2\"" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755244455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "descomponer_en_digitos:desc_li\|lpm_divide:Div2 " "Instantiated megafunction \"descomponer_en_digitos:desc_li\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244455 ""}  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683755244455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_k2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "descomponer_en_digitos:desc_li\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"descomponer_en_digitos:desc_li\|lpm_divide:Div3\"" {  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755244615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "descomponer_en_digitos:desc_li\|lpm_divide:Div3 " "Instantiated megafunction \"descomponer_en_digitos:desc_li\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244615 ""}  } { { "descomponer_en_digitos.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683755244615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_s2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_amplitude:amplitud_ca_li_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lockin_amplitude:amplitud_ca_li_inst\|lpm_divide:Div0\"" {  } { { "lockin_amplitude.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755244774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_amplitude:amplitud_ca_li_inst\|lpm_divide:Div0 " "Instantiated megafunction \"lockin_amplitude:amplitud_ca_li_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683755244774 ""}  } { { "lockin_amplitude.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683755244774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9dm " "Found entity 1: lpm_divide_9dm" {  } { { "db/lpm_divide_9dm.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_9dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_43f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_43f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_43f " "Found entity 1: alt_u_div_43f" {  } { { "db/alt_u_div_43f.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_43f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683755244994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755244994 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683755245897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683755250440 "|coherent_average_tb|HEX5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683755250440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683755250705 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "520 " "520 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683755252024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252162 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683755252162 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252163 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683755252163 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252165 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683755252165 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252166 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683755252166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252168 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683755252168 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252169 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683755252169 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252171 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683755252171 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252172 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683755252172 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing_template 24 " "Ignored 24 assignments for entity \"signal_processing_template\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing_template -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing_template -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing_template -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683755252174 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683755252174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/output_files/coherent_average_tb.map.smsg " "Generated suppressed messages file C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/output_files/coherent_average_tb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755252252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 4 0 0 " "Adding 8 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683755252858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683755252858 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "coherent_average_tb.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683755253335 "|coherent_average_tb|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683755253335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5621 " "Implemented 5621 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683755253349 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683755253349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5438 " "Implemented 5438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683755253349 ""} { "Info" "ICUT_CUT_TM_RAMS" "54 " "Implemented 54 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683755253349 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683755253349 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "26 " "Implemented 26 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683755253349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683755253349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 434 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 434 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683755253405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 18:47:33 2023 " "Processing ended: Wed May 10 18:47:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683755253405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683755253405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683755253405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683755253405 ""}
