OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_tech.lef
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via1 :"
  	EOLENCLOSURE 0.34 0.06 ;"
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via2 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via3 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via4 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 60 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_tech.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_sc.lef
[INFO ODB-0225]     Created 229 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_sc.lef
[INFO ODB-0222] Reading LEF file: ./results/gf180/uart-blocks_uart_rx/base/uart_rx.lef
[WARNING ODB-0177] error: undefined via (via4_5_8960_8960_4_4_1240_1240) referenced
[WARNING ODB-0177] error: undefined via (via4_5_8960_8960_4_4_1240_1240) referenced
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./results/gf180/uart-blocks_uart_rx/base/uart_rx.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 258
[WARNING IFP-0028] Core area lower left (10.000, 10.000) snapped to (10.080, 10.080).
[INFO IFP-0001] Added 81 rows of 732 site GF018hv5v_green_sc9 with height 1.
[INFO RSZ-0026] Removed 12 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1ohm
 voltage 1v
 current 1mA
 power 1uW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.17

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.36    0.36 v uart_tx_inst/_474_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         txd (net)
                  0.06    0.00    0.36 v uart_tx_inst/_329_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.42 ^ uart_tx_inst/_329_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_077_ (net)
                  0.07    0.00    0.42 ^ uart_tx_inst/_335_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.07    0.06    0.48 v uart_tx_inst/_335_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         uart_tx_inst/_010_ (net)
                  0.07    0.00    0.48 v uart_tx_inst/_474_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     2    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.20   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ uart_rx_inst/clk (uart_rx)
                         -2.63    3.37   library setup time
                                  3.37   data required time
-----------------------------------------------------------------------------
                                  3.37   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     2    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.20   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ uart_rx_inst/clk (uart_rx)
                         -2.63    3.37   library setup time
                                  3.37   data required time
-----------------------------------------------------------------------------
                                  3.37   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.41e-03   1.74e-03   1.03e-08   1.12e-02  26.3%
Combinational          2.18e-02   9.50e-03   4.60e-08   3.13e-02  73.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.12e-02   1.12e-02   5.63e-08   4.24e-02 100.0%
                          73.5%      26.5%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 52217 u^2 31% utilization.

Elapsed time: 0:00.44[h:]min:sec. CPU time: user 0.41 sys 0.02 (100%). Peak memory: 115688KB.
