

================================================================
== Vivado HLS Report for 'HoughLinesP_Core'
================================================================
* Date:           Tue Dec  4 08:52:27 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-------+-----+-------+---------+
        |                         |                      |   Latency   |   Interval  | Pipeline|
        |         Instance        |        Module        | min |  max  | min |  max  |   Type  |
        +-------------------------+----------------------+-----+-------+-----+-------+---------+
        |HoughLinesProbabilis_U0  |HoughLinesProbabilis  |    ?|      ?|    ?|      ?|   none  |
        |Mat2AXIvideo_U0          |Mat2AXIvideo          |    1|    417|    1|    417|   none  |
        |Mat2Array2D_U0           |Mat2Array2D           |    1|  77521|    1|  77521|   none  |
        |AXIvideo2Mat_U0          |AXIvideo2Mat          |    3|  78483|    3|  78483|   none  |
        |Array2D2Mat_U0           |Array2D2Mat           |    1|    413|    1|    413|   none  |
        |Block_Mat_exit8_proc_U0  |Block_Mat_exit8_proc  |    0|      0|    0|      0|   none  |
        +-------------------------+----------------------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      32|
|FIFO             |        0|      -|      80|     508|
|Instance         |     1041|     77|   12586|   24461|
|Memory           |       65|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|       6|       -|
+-----------------+---------+-------+--------+--------+
|Total            |     1106|     77|   12672|   25037|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       37|      2|       1|       5|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-------+-------+
    |            Instance           |            Module           | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------------+-----------------------------+---------+-------+-------+-------+
    |AXIvideo2Mat_U0                |AXIvideo2Mat                 |        0|      0|    249|    529|
    |Array2D2Mat_U0                 |Array2D2Mat                  |        0|      0|     54|    223|
    |Block_Mat_exit8_proc_U0        |Block_Mat_exit8_proc         |        0|      0|      2|     65|
    |HoughLinesP_Core_ctrl_s_axi_U  |HoughLinesP_Core_ctrl_s_axi  |        0|      0|    188|    296|
    |HoughLinesProbabilis_U0        |HoughLinesProbabilis         |     1041|     77|  11633|  22593|
    |Mat2AXIvideo_U0                |Mat2AXIvideo                 |        0|      0|    265|    469|
    |Mat2Array2D_U0                 |Mat2Array2D                  |        0|      0|    195|    286|
    +-------------------------------+-----------------------------+---------+-------+-------+-------+
    |Total                          |                             |     1041|     77|  12586|  24461|
    +-------------------------------+-----------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |edge_val_U   |HoughLinesP_Core_Gfk  |       64|  0|   0|  76800|    8|     2|      1228800|
    |lines_val_U  |HoughLinesP_Core_Hfu  |        1|  0|   0|    400|   16|     2|        12800|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total        |                      |       65|  0|   0|  77200|   24|     4|      1241600|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |dst_cols_V_c_U         |        0|  5|  20|     2|    8|       16|
    |dst_data_stream_0_V_U  |        0|  5|  28|     2|   16|       32|
    |dst_rows_V_c_U         |        0|  5|  16|     2|    4|        8|
    |edge_cols_c_U          |        0|  5|  44|     2|   32|       64|
    |edge_rows_c_U          |        0|  5|  44|     2|   32|       64|
    |lineGap_c_U            |        0|  5|  44|     4|   32|      128|
    |lines_cols_c23_U       |        0|  5|  20|     2|    8|       16|
    |lines_cols_c_U         |        0|  5|  20|     4|    8|       32|
    |lines_rows_c22_U       |        0|  5|  16|     2|    4|        8|
    |lines_rows_c_U         |        0|  5|  16|     4|    4|       16|
    |src_cols_V_c21_U       |        0|  5|  44|     2|   32|       64|
    |src_cols_V_c_U         |        0|  5|  44|     2|   32|       64|
    |src_data_stream_0_V_U  |        0|  5|  20|     2|    8|       16|
    |src_rows_V_c20_U       |        0|  5|  44|     2|   32|       64|
    |src_rows_V_c_U         |        0|  5|  44|     2|   32|       64|
    |thresh_c_U             |        0|  5|  44|     4|   32|      128|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0| 80| 508|    40|  316|      784|
    +-----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_ready_count            |     +    |      0|  0|  10|           2|           1|
    |Block_Mat_exit8_proc_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIvideo2Mat_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |Block_Mat_exit8_proc_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2Mat_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_Mat_exit8_proc_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  32|          10|           8|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |   9|          2|    2|          4|
    |Block_Mat_exit8_proc_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_Block_Mat_exit8_proc_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |  2|   0|    2|          0|
    |Block_Mat_exit8_proc_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_Block_Mat_exit8_proc_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|s_axi_ctrl_AWVALID  |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_AWREADY  | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_AWADDR   |  in |    6|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WVALID   |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WREADY   | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WDATA    |  in |   32|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WSTRB    |  in |    4|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_ARVALID  |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_ARREADY  | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_ARADDR   |  in |    6|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RVALID   | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RREADY   |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RDATA    | out |   32|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RRESP    | out |    2|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_BVALID   | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_BREADY   |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_BRESP    | out |    2|    s_axi   |        ctrl       |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs |  HoughLinesP_Core | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |  HoughLinesP_Core | return value |
|interrupt           | out |    1| ap_ctrl_hs |  HoughLinesP_Core | return value |
|src_axis_TDATA      |  in |    8|    axis    | src_axis_V_data_V |    pointer   |
|src_axis_TKEEP      |  in |    1|    axis    | src_axis_V_keep_V |    pointer   |
|src_axis_TSTRB      |  in |    1|    axis    | src_axis_V_strb_V |    pointer   |
|src_axis_TUSER      |  in |    1|    axis    | src_axis_V_user_V |    pointer   |
|src_axis_TLAST      |  in |    1|    axis    | src_axis_V_last_V |    pointer   |
|src_axis_TID        |  in |    1|    axis    |  src_axis_V_id_V  |    pointer   |
|src_axis_TDEST      |  in |    1|    axis    | src_axis_V_dest_V |    pointer   |
|src_axis_TVALID     |  in |    1|    axis    | src_axis_V_dest_V |    pointer   |
|src_axis_TREADY     | out |    1|    axis    | src_axis_V_dest_V |    pointer   |
|dst_axis_TDATA      | out |   16|    axis    | dst_axis_V_data_V |    pointer   |
|dst_axis_TKEEP      | out |    2|    axis    | dst_axis_V_keep_V |    pointer   |
|dst_axis_TSTRB      | out |    2|    axis    | dst_axis_V_strb_V |    pointer   |
|dst_axis_TUSER      | out |    1|    axis    | dst_axis_V_user_V |    pointer   |
|dst_axis_TLAST      | out |    1|    axis    | dst_axis_V_last_V |    pointer   |
|dst_axis_TID        | out |    1|    axis    |  dst_axis_V_id_V  |    pointer   |
|dst_axis_TDEST      | out |    1|    axis    | dst_axis_V_dest_V |    pointer   |
|dst_axis_TVALID     | out |    1|    axis    | dst_axis_V_dest_V |    pointer   |
|dst_axis_TREADY     |  in |    1|    axis    | dst_axis_V_dest_V |    pointer   |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%lineGap_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lineGap)"   --->   Operation 13 'read' 'lineGap_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%thresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %thresh)"   --->   Operation 14 'read' 'thresh_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cols)"   --->   Operation 15 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rows)"   --->   Operation 16 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dst_cols_V_c = alloca i8, align 1"   --->   Operation 17 'alloca' 'dst_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dst_rows_V_c = alloca i4, align 1"   --->   Operation 18 'alloca' 'dst_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lines_cols_c23 = alloca i8, align 1"   --->   Operation 19 'alloca' 'lines_cols_c23' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lines_rows_c22 = alloca i4, align 1"   --->   Operation 20 'alloca' 'lines_rows_c22' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%edge_cols_c = alloca i32, align 4"   --->   Operation 21 'alloca' 'edge_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%edge_rows_c = alloca i32, align 4"   --->   Operation 22 'alloca' 'edge_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src_cols_V_c21 = alloca i32, align 4"   --->   Operation 23 'alloca' 'src_cols_V_c21' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src_rows_V_c20 = alloca i32, align 4"   --->   Operation 24 'alloca' 'src_rows_V_c20' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lineGap_c = alloca i32, align 4"   --->   Operation 25 'alloca' 'lineGap_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%thresh_c = alloca i32, align 4"   --->   Operation 26 'alloca' 'thresh_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lines_cols_c = alloca i8, align 1"   --->   Operation 27 'alloca' 'lines_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lines_rows_c = alloca i4, align 1"   --->   Operation 28 'alloca' 'lines_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%src_cols_V_c = alloca i32, align 4"   --->   Operation 29 'alloca' 'src_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%src_rows_V_c = alloca i32, align 4"   --->   Operation 30 'alloca' 'src_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%src_data_stream_0_V = alloca i8, align 1" [image_core.cpp:22]   --->   Operation 31 'alloca' 'src_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (1.99ns)   --->   "%edge_val = alloca [76800 x i8], align 1" [image_core.cpp:23]   --->   Operation 32 'alloca' 'edge_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 33 [1/1] (1.99ns)   --->   "%lines_val = alloca [400 x i16], align 2" [image_core.cpp:24]   --->   Operation 33 'alloca' 'lines_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dst_data_stream_0_V = alloca i16, align 2" [image_core.cpp:25]   --->   Operation 34 'alloca' 'dst_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (2.26ns)   --->   "call fastcc void @Block_Mat.exit8_proc(i32 %rows_read, i32 %cols_read, i32 %thresh_read, i32 %lineGap_read, i32* %src_rows_V_c, i32* %src_cols_V_c, i4* %lines_rows_c, i8* %lines_cols_c, i32* %thresh_c, i32* %lineGap_c)"   --->   Operation 35 'call' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %src_rows_V_c, i32* nocapture %src_cols_V_c, i8* %src_data_stream_0_V, i32* %src_rows_V_c20, i32* %src_cols_V_c21)" [image_core.cpp:27]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %src_rows_V_c, i32* nocapture %src_cols_V_c, i8* %src_data_stream_0_V, i32* %src_rows_V_c20, i32* %src_cols_V_c21)" [image_core.cpp:27]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i32* %src_rows_V_c20, i32* %src_cols_V_c21, i8* %src_data_stream_0_V, [76800 x i8]* %edge_val, i32* %edge_rows_c, i32* %edge_cols_c)" [image_core.cpp:28]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i32* %src_rows_V_c20, i32* %src_cols_V_c21, i8* %src_data_stream_0_V, [76800 x i8]* %edge_val, i32* %edge_rows_c, i32* %edge_cols_c)" [image_core.cpp:28]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @HoughLinesProbabilis([76800 x i8]* %edge_val, i32* %edge_rows_c, i32* %edge_cols_c, [400 x i16]* %lines_val, i4* %lines_rows_c, i8* %lines_cols_c, i32* %thresh_c, i32* %lineGap_c, i4* %lines_rows_c22, i8* %lines_cols_c23)" [image_core.cpp:29]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @HoughLinesProbabilis([76800 x i8]* %edge_val, i32* %edge_rows_c, i32* %edge_cols_c, [400 x i16]* %lines_val, i4* %lines_rows_c, i8* %lines_cols_c, i32* %thresh_c, i32* %lineGap_c, i4* %lines_rows_c22, i8* %lines_cols_c23)" [image_core.cpp:29]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 42 [2/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([400 x i16]* %lines_val, i4* %lines_rows_c22, i8* %lines_cols_c23, i16* %dst_data_stream_0_V, i4* %dst_rows_V_c, i8* %dst_cols_V_c)" [image_core.cpp:30]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([400 x i16]* %lines_val, i4* %lines_rows_c22, i8* %lines_cols_c23, i16* %dst_data_stream_0_V, i4* %dst_rows_V_c, i8* %dst_cols_V_c)" [image_core.cpp:30]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 44 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i4* nocapture %dst_rows_V_c, i8* nocapture %dst_cols_V_c, i16* %dst_data_stream_0_V, i16* %dst_axis_V_data_V, i2* %dst_axis_V_keep_V, i2* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V)" [image_core.cpp:31]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i4* nocapture %dst_rows_V_c, i8* nocapture %dst_cols_V_c, i16* %dst_data_stream_0_V, i16* %dst_axis_V_data_V, i2* %dst_axis_V_keep_V, i2* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V)" [image_core.cpp:31]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [image_core.cpp:12]   --->   Operation 46 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %src_axis_V_data_V), !map !239"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_keep_V), !map !245"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_strb_V), !map !249"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_user_V), !map !253"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_last_V), !map !257"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_id_V), !map !261"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_dest_V), !map !265"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dst_axis_V_data_V), !map !269"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %dst_axis_V_keep_V), !map !273"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %dst_axis_V_strb_V), !map !277"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_user_V), !map !281"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_last_V), !map !285"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_id_V), !map !289"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_dest_V), !map !293"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !297"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !303"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %thresh), !map !307"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lineGap), !map !311"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @HoughLinesP_Core_str) nounwind"   --->   Operation 65 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @src_OC_data_stream_L, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %src_data_stream_0_V, i8* %src_data_stream_0_V)"   --->   Operation 66 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%empty_394 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @dst_OC_data_stream_L, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %dst_data_stream_0_V, i16* %dst_data_stream_0_V)"   --->   Operation 68 'specchannel' 'empty_394' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:14]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dst_axis_V_data_V, i2* %dst_axis_V_keep_V, i2* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:15]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:16]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:17]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %thresh, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:18]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lineGap, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:19]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:20]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%empty_395 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @src_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_rows_V_c, i32* %src_rows_V_c)"   --->   Operation 77 'specchannel' 'empty_395' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%empty_396 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @src_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_cols_V_c, i32* %src_cols_V_c)"   --->   Operation 79 'specchannel' 'empty_396' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%empty_397 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @lines_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i4* %lines_rows_c, i4* %lines_rows_c)"   --->   Operation 81 'specchannel' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %lines_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%empty_398 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @lines_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i8* %lines_cols_c, i8* %lines_cols_c)"   --->   Operation 83 'specchannel' 'empty_398' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %lines_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%empty_399 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @thresh_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %thresh_c, i32* %thresh_c)"   --->   Operation 85 'specchannel' 'empty_399' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %thresh_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%empty_400 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @lineGap_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %lineGap_c, i32* %lineGap_c)"   --->   Operation 87 'specchannel' 'empty_400' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %lineGap_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%empty_401 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @src_OC_rows_OC_V_c20, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_rows_V_c20, i32* %src_rows_V_c20)"   --->   Operation 89 'specchannel' 'empty_401' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows_V_c20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%empty_402 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @src_OC_cols_OC_V_c21, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_cols_V_c21, i32* %src_cols_V_c21)"   --->   Operation 91 'specchannel' 'empty_402' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols_V_c21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%empty_403 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @edge_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %edge_rows_c, i32* %edge_rows_c)"   --->   Operation 93 'specchannel' 'empty_403' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %edge_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%empty_404 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @edge_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %edge_cols_c, i32* %edge_cols_c)"   --->   Operation 95 'specchannel' 'empty_404' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %edge_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%empty_405 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @lines_OC_rows_c22_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i4* %lines_rows_c22, i4* %lines_rows_c22)"   --->   Operation 97 'specchannel' 'empty_405' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %lines_rows_c22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%empty_406 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @lines_OC_cols_c23_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %lines_cols_c23, i8* %lines_cols_c23)"   --->   Operation 99 'specchannel' 'empty_406' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %lines_cols_c23, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%empty_407 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @dst_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i4* %dst_rows_V_c, i4* %dst_rows_V_c)"   --->   Operation 101 'specchannel' 'empty_407' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %dst_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%empty_408 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @dst_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %dst_cols_V_c, i8* %dst_cols_V_c)"   --->   Operation 103 'specchannel' 'empty_408' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [image_core.cpp:32]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lineGap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_inverse_lut_tabl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log0_lut_table_arra]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_array_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lineGap_read        (read                ) [ 0000000000000]
thresh_read         (read                ) [ 0000000000000]
cols_read           (read                ) [ 0000000000000]
rows_read           (read                ) [ 0000000000000]
dst_cols_V_c        (alloca              ) [ 0011111111111]
dst_rows_V_c        (alloca              ) [ 0011111111111]
lines_cols_c23      (alloca              ) [ 0011111111111]
lines_rows_c22      (alloca              ) [ 0011111111111]
edge_cols_c         (alloca              ) [ 0011111111111]
edge_rows_c         (alloca              ) [ 0011111111111]
src_cols_V_c21      (alloca              ) [ 0011111111111]
src_rows_V_c20      (alloca              ) [ 0011111111111]
lineGap_c           (alloca              ) [ 0111111111111]
thresh_c            (alloca              ) [ 0111111111111]
lines_cols_c        (alloca              ) [ 0111111111111]
lines_rows_c        (alloca              ) [ 0111111111111]
src_cols_V_c        (alloca              ) [ 0111111111111]
src_rows_V_c        (alloca              ) [ 0111111111111]
src_data_stream_0_V (alloca              ) [ 0011111111111]
edge_val            (alloca              ) [ 0011111100000]
lines_val           (alloca              ) [ 0011111111000]
dst_data_stream_0_V (alloca              ) [ 0011111111111]
StgValue_35         (call                ) [ 0000000000000]
StgValue_37         (call                ) [ 0000000000000]
StgValue_39         (call                ) [ 0000000000000]
StgValue_41         (call                ) [ 0000000000000]
StgValue_43         (call                ) [ 0000000000000]
StgValue_45         (call                ) [ 0000000000000]
StgValue_46         (specdataflowpipeline) [ 0000000000000]
StgValue_47         (specbitsmap         ) [ 0000000000000]
StgValue_48         (specbitsmap         ) [ 0000000000000]
StgValue_49         (specbitsmap         ) [ 0000000000000]
StgValue_50         (specbitsmap         ) [ 0000000000000]
StgValue_51         (specbitsmap         ) [ 0000000000000]
StgValue_52         (specbitsmap         ) [ 0000000000000]
StgValue_53         (specbitsmap         ) [ 0000000000000]
StgValue_54         (specbitsmap         ) [ 0000000000000]
StgValue_55         (specbitsmap         ) [ 0000000000000]
StgValue_56         (specbitsmap         ) [ 0000000000000]
StgValue_57         (specbitsmap         ) [ 0000000000000]
StgValue_58         (specbitsmap         ) [ 0000000000000]
StgValue_59         (specbitsmap         ) [ 0000000000000]
StgValue_60         (specbitsmap         ) [ 0000000000000]
StgValue_61         (specbitsmap         ) [ 0000000000000]
StgValue_62         (specbitsmap         ) [ 0000000000000]
StgValue_63         (specbitsmap         ) [ 0000000000000]
StgValue_64         (specbitsmap         ) [ 0000000000000]
StgValue_65         (spectopmodule       ) [ 0000000000000]
empty               (specchannel         ) [ 0000000000000]
StgValue_67         (specinterface       ) [ 0000000000000]
empty_394           (specchannel         ) [ 0000000000000]
StgValue_69         (specinterface       ) [ 0000000000000]
StgValue_70         (specinterface       ) [ 0000000000000]
StgValue_71         (specinterface       ) [ 0000000000000]
StgValue_72         (specinterface       ) [ 0000000000000]
StgValue_73         (specinterface       ) [ 0000000000000]
StgValue_74         (specinterface       ) [ 0000000000000]
StgValue_75         (specinterface       ) [ 0000000000000]
StgValue_76         (specinterface       ) [ 0000000000000]
empty_395           (specchannel         ) [ 0000000000000]
StgValue_78         (specinterface       ) [ 0000000000000]
empty_396           (specchannel         ) [ 0000000000000]
StgValue_80         (specinterface       ) [ 0000000000000]
empty_397           (specchannel         ) [ 0000000000000]
StgValue_82         (specinterface       ) [ 0000000000000]
empty_398           (specchannel         ) [ 0000000000000]
StgValue_84         (specinterface       ) [ 0000000000000]
empty_399           (specchannel         ) [ 0000000000000]
StgValue_86         (specinterface       ) [ 0000000000000]
empty_400           (specchannel         ) [ 0000000000000]
StgValue_88         (specinterface       ) [ 0000000000000]
empty_401           (specchannel         ) [ 0000000000000]
StgValue_90         (specinterface       ) [ 0000000000000]
empty_402           (specchannel         ) [ 0000000000000]
StgValue_92         (specinterface       ) [ 0000000000000]
empty_403           (specchannel         ) [ 0000000000000]
StgValue_94         (specinterface       ) [ 0000000000000]
empty_404           (specchannel         ) [ 0000000000000]
StgValue_96         (specinterface       ) [ 0000000000000]
empty_405           (specchannel         ) [ 0000000000000]
StgValue_98         (specinterface       ) [ 0000000000000]
empty_406           (specchannel         ) [ 0000000000000]
StgValue_100        (specinterface       ) [ 0000000000000]
empty_407           (specchannel         ) [ 0000000000000]
StgValue_102        (specinterface       ) [ 0000000000000]
empty_408           (specchannel         ) [ 0000000000000]
StgValue_104        (specinterface       ) [ 0000000000000]
StgValue_105        (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_axis_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_axis_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_axis_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_axis_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_axis_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_axis_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_axis_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_axis_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_axis_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_axis_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_axis_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_axis_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="thresh">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="lineGap">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lineGap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="second_order_float_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="second_order_float_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="second_order_float_s">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="log_inverse_lut_tabl">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_inverse_lut_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="log0_lut_table_arra">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log0_lut_table_arra"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="log_lut_table_array_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_array_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="log_lut_table_array">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="log_lut_table_array_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_array_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="mask_table1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="mask_table3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="one_half_table4">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit8_proc"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Array2D"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HoughLinesProbabilis"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2D2Mat"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HoughLinesP_Core_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_data_stream_L"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_data_stream_L"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lines_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lines_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh_c_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lineGap_c_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_rows_OC_V_c20"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_cols_OC_V_c21"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lines_OC_rows_c22_st"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lines_OC_cols_c23_st"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="dst_cols_V_c_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_cols_V_c/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dst_rows_V_c_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_rows_V_c/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="lines_cols_c23_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lines_cols_c23/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="lines_rows_c22_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lines_rows_c22/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="edge_cols_c_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge_cols_c/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="edge_rows_c_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge_rows_c/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="src_cols_V_c21_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_V_c21/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="src_rows_V_c20_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_V_c20/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="lineGap_c_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineGap_c/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="thresh_c_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thresh_c/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="lines_cols_c_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lines_cols_c/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="lines_rows_c_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lines_rows_c/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="src_cols_V_c_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_V_c/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="src_rows_V_c_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_V_c/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="src_data_stream_0_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="edge_val_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge_val/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="lines_val_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lines_val/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="dst_data_stream_0_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="lineGap_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lineGap_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="thresh_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="thresh_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="cols_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="rows_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_HoughLinesProbabilis_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="32" slack="5"/>
<pin id="244" dir="0" index="3" bw="32" slack="5"/>
<pin id="245" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="246" dir="0" index="5" bw="4" slack="5"/>
<pin id="247" dir="0" index="6" bw="8" slack="5"/>
<pin id="248" dir="0" index="7" bw="32" slack="5"/>
<pin id="249" dir="0" index="8" bw="32" slack="5"/>
<pin id="250" dir="0" index="9" bw="4" slack="5"/>
<pin id="251" dir="0" index="10" bw="8" slack="5"/>
<pin id="252" dir="0" index="11" bw="100" slack="0"/>
<pin id="253" dir="0" index="12" bw="30" slack="0"/>
<pin id="254" dir="0" index="13" bw="23" slack="0"/>
<pin id="255" dir="0" index="14" bw="15" slack="0"/>
<pin id="256" dir="0" index="15" bw="6" slack="0"/>
<pin id="257" dir="0" index="16" bw="49" slack="0"/>
<pin id="258" dir="0" index="17" bw="45" slack="0"/>
<pin id="259" dir="0" index="18" bw="42" slack="0"/>
<pin id="260" dir="0" index="19" bw="37" slack="0"/>
<pin id="261" dir="0" index="20" bw="23" slack="0"/>
<pin id="262" dir="0" index="21" bw="23" slack="0"/>
<pin id="263" dir="0" index="22" bw="24" slack="0"/>
<pin id="264" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_Mat2AXIvideo_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="9"/>
<pin id="281" dir="0" index="2" bw="8" slack="9"/>
<pin id="282" dir="0" index="3" bw="16" slack="9"/>
<pin id="283" dir="0" index="4" bw="16" slack="0"/>
<pin id="284" dir="0" index="5" bw="2" slack="0"/>
<pin id="285" dir="0" index="6" bw="2" slack="0"/>
<pin id="286" dir="0" index="7" bw="1" slack="0"/>
<pin id="287" dir="0" index="8" bw="1" slack="0"/>
<pin id="288" dir="0" index="9" bw="1" slack="0"/>
<pin id="289" dir="0" index="10" bw="1" slack="0"/>
<pin id="290" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_44/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_Mat2Array2D_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="0" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="3"/>
<pin id="302" dir="0" index="2" bw="32" slack="3"/>
<pin id="303" dir="0" index="3" bw="8" slack="3"/>
<pin id="304" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="5" bw="32" slack="3"/>
<pin id="306" dir="0" index="6" bw="32" slack="3"/>
<pin id="307" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_AXIvideo2Mat_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="0" index="3" bw="1" slack="0"/>
<pin id="314" dir="0" index="4" bw="1" slack="0"/>
<pin id="315" dir="0" index="5" bw="1" slack="0"/>
<pin id="316" dir="0" index="6" bw="1" slack="0"/>
<pin id="317" dir="0" index="7" bw="1" slack="0"/>
<pin id="318" dir="0" index="8" bw="32" slack="1"/>
<pin id="319" dir="0" index="9" bw="32" slack="1"/>
<pin id="320" dir="0" index="10" bw="8" slack="1"/>
<pin id="321" dir="0" index="11" bw="32" slack="1"/>
<pin id="322" dir="0" index="12" bw="32" slack="1"/>
<pin id="323" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_Array2D2Mat_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="4" slack="7"/>
<pin id="336" dir="0" index="3" bw="8" slack="7"/>
<pin id="337" dir="0" index="4" bw="16" slack="7"/>
<pin id="338" dir="0" index="5" bw="4" slack="7"/>
<pin id="339" dir="0" index="6" bw="8" slack="7"/>
<pin id="340" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_42/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="StgValue_35_Block_Mat_exit8_proc_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="0" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="32" slack="0"/>
<pin id="346" dir="0" index="3" bw="32" slack="0"/>
<pin id="347" dir="0" index="4" bw="32" slack="0"/>
<pin id="348" dir="0" index="5" bw="32" slack="0"/>
<pin id="349" dir="0" index="6" bw="32" slack="0"/>
<pin id="350" dir="0" index="7" bw="4" slack="0"/>
<pin id="351" dir="0" index="8" bw="8" slack="0"/>
<pin id="352" dir="0" index="9" bw="32" slack="0"/>
<pin id="353" dir="0" index="10" bw="32" slack="0"/>
<pin id="354" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="dst_cols_V_c_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="7"/>
<pin id="362" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="dst_cols_V_c "/>
</bind>
</comp>

<comp id="366" class="1005" name="dst_rows_V_c_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="7"/>
<pin id="368" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="dst_rows_V_c "/>
</bind>
</comp>

<comp id="372" class="1005" name="lines_cols_c23_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="5"/>
<pin id="374" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="lines_cols_c23 "/>
</bind>
</comp>

<comp id="378" class="1005" name="lines_rows_c22_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="5"/>
<pin id="380" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="lines_rows_c22 "/>
</bind>
</comp>

<comp id="384" class="1005" name="edge_cols_c_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="3"/>
<pin id="386" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="edge_cols_c "/>
</bind>
</comp>

<comp id="390" class="1005" name="edge_rows_c_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="3"/>
<pin id="392" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="edge_rows_c "/>
</bind>
</comp>

<comp id="396" class="1005" name="src_cols_V_c21_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_cols_V_c21 "/>
</bind>
</comp>

<comp id="402" class="1005" name="src_rows_V_c20_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_c20 "/>
</bind>
</comp>

<comp id="408" class="1005" name="lineGap_c_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineGap_c "/>
</bind>
</comp>

<comp id="414" class="1005" name="thresh_c_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="thresh_c "/>
</bind>
</comp>

<comp id="420" class="1005" name="lines_cols_c_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="lines_cols_c "/>
</bind>
</comp>

<comp id="426" class="1005" name="lines_rows_c_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="lines_rows_c "/>
</bind>
</comp>

<comp id="432" class="1005" name="src_cols_V_c_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_cols_V_c "/>
</bind>
</comp>

<comp id="438" class="1005" name="src_rows_V_c_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_rows_V_c "/>
</bind>
</comp>

<comp id="444" class="1005" name="src_data_stream_0_V_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_data_stream_0_V "/>
</bind>
</comp>

<comp id="450" class="1005" name="dst_data_stream_0_V_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="7"/>
<pin id="452" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="dst_data_stream_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="62" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="240" pin=11"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="240" pin=12"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="240" pin=13"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="240" pin=14"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="240" pin=15"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="240" pin=16"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="240" pin=17"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="240" pin=18"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="240" pin=19"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="240" pin=20"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="240" pin=21"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="240" pin=22"/></net>

<net id="291"><net_src comp="74" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="278" pin=5"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="278" pin=6"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="278" pin=7"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="278" pin=8"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="278" pin=9"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="278" pin=10"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="325"><net_src comp="0" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="326"><net_src comp="2" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="327"><net_src comp="4" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="328"><net_src comp="6" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="309" pin=5"/></net>

<net id="330"><net_src comp="10" pin="0"/><net_sink comp="309" pin=6"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="309" pin=7"/></net>

<net id="341"><net_src comp="72" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="355"><net_src comp="64" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="356"><net_src comp="234" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="357"><net_src comp="228" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="358"><net_src comp="222" pin="2"/><net_sink comp="342" pin=3"/></net>

<net id="359"><net_src comp="216" pin="2"/><net_sink comp="342" pin=4"/></net>

<net id="363"><net_src comp="144" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="332" pin=6"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="369"><net_src comp="148" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="332" pin=5"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="375"><net_src comp="152" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="240" pin=10"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="332" pin=3"/></net>

<net id="381"><net_src comp="156" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="240" pin=9"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="387"><net_src comp="160" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="299" pin=6"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="240" pin=3"/></net>

<net id="393"><net_src comp="164" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="299" pin=5"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="399"><net_src comp="168" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="309" pin=12"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="405"><net_src comp="172" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="309" pin=11"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="411"><net_src comp="176" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="342" pin=10"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="240" pin=8"/></net>

<net id="417"><net_src comp="180" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="342" pin=9"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="240" pin=7"/></net>

<net id="423"><net_src comp="184" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="342" pin=8"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="240" pin=6"/></net>

<net id="429"><net_src comp="188" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="342" pin=7"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="240" pin=5"/></net>

<net id="435"><net_src comp="192" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="342" pin=6"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="309" pin=9"/></net>

<net id="441"><net_src comp="196" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="342" pin=5"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="309" pin=8"/></net>

<net id="447"><net_src comp="200" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="309" pin=10"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="299" pin=3"/></net>

<net id="453"><net_src comp="212" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="278" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_axis_V_data_V | {10 11 }
	Port: dst_axis_V_keep_V | {10 11 }
	Port: dst_axis_V_strb_V | {10 11 }
	Port: dst_axis_V_user_V | {10 11 }
	Port: dst_axis_V_last_V | {10 11 }
	Port: dst_axis_V_id_V | {10 11 }
	Port: dst_axis_V_dest_V | {10 11 }
 - Input state : 
	Port: HoughLinesP_Core : src_axis_V_data_V | {2 3 }
	Port: HoughLinesP_Core : src_axis_V_keep_V | {2 3 }
	Port: HoughLinesP_Core : src_axis_V_strb_V | {2 3 }
	Port: HoughLinesP_Core : src_axis_V_user_V | {2 3 }
	Port: HoughLinesP_Core : src_axis_V_last_V | {2 3 }
	Port: HoughLinesP_Core : src_axis_V_id_V | {2 3 }
	Port: HoughLinesP_Core : src_axis_V_dest_V | {2 3 }
	Port: HoughLinesP_Core : rows | {1 }
	Port: HoughLinesP_Core : cols | {1 }
	Port: HoughLinesP_Core : thresh | {1 }
	Port: HoughLinesP_Core : lineGap | {1 }
	Port: HoughLinesP_Core : ref_4oPi_table_100_V | {6 7 }
	Port: HoughLinesP_Core : second_order_float_2 | {6 7 }
	Port: HoughLinesP_Core : second_order_float_3 | {6 7 }
	Port: HoughLinesP_Core : second_order_float_s | {6 7 }
	Port: HoughLinesP_Core : log_inverse_lut_tabl | {6 7 }
	Port: HoughLinesP_Core : log0_lut_table_arra | {6 7 }
	Port: HoughLinesP_Core : log_lut_table_array_3 | {6 7 }
	Port: HoughLinesP_Core : log_lut_table_array | {6 7 }
	Port: HoughLinesP_Core : log_lut_table_array_2 | {6 7 }
	Port: HoughLinesP_Core : mask_table1 | {6 7 }
	Port: HoughLinesP_Core : mask_table3 | {6 7 }
	Port: HoughLinesP_Core : one_half_table4 | {6 7 }
  - Chain level:
	State 1
		StgValue_35 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |     grp_HoughLinesProbabilis_fu_240     |   1033  |    77   | 56.9281 |   8865  |  18257  |
|          |         grp_Mat2AXIvideo_fu_278         |    0    |    0    |  1.956  |   246   |   192   |
|   call   |          grp_Mat2Array2D_fu_299         |    0    |    0    |    0    |   226   |   162   |
|          |         grp_AXIvideo2Mat_fu_309         |    0    |    0    |  0.978  |   252   |   125   |
|          |          grp_Array2D2Mat_fu_332         |    0    |    0    |  1.956  |    63   |    99   |
|          | StgValue_35_Block_Mat_exit8_proc_fu_342 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |         lineGap_read_read_fu_216        |    0    |    0    |    0    |    0    |    0    |
|   read   |         thresh_read_read_fu_222         |    0    |    0    |    0    |    0    |    0    |
|          |          cols_read_read_fu_228          |    0    |    0    |    0    |    0    |    0    |
|          |          rows_read_read_fu_234          |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                         |   1033  |    77   | 61.8181 |   9652  |  18835  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|       edge_val      |   64   |    0   |    0   |
|      lines_val      |    1   |    0   |    0   |
| log0_lut_table_arra |    2   |    0   |    0   |
| log_inverse_lut_tabl|    0   |    6   |    6   |
| log_lut_table_array |    2   |    0   |    0   |
|log_lut_table_array_2|    2   |    0   |    0   |
|log_lut_table_array_3|    0   |   45   |   12   |
|     mask_table1     |    0   |   23   |   12   |
|     mask_table3     |    0   |   23   |   12   |
|   one_half_table4   |    0   |   24   |   12   |
| ref_4oPi_table_100_V|    -   |   100  |   21   |
| second_order_float_2|    -   |   30   |   120  |
| second_order_float_3|    -   |   23   |   92   |
| second_order_float_s|    -   |   15   |   60   |
+---------------------+--------+--------+--------+
|        Total        |   71   |   289  |   347  |
+---------------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    dst_cols_V_c_reg_360   |    8   |
|dst_data_stream_0_V_reg_450|   16   |
|    dst_rows_V_c_reg_366   |    4   |
|    edge_cols_c_reg_384    |   32   |
|    edge_rows_c_reg_390    |   32   |
|     lineGap_c_reg_408     |   32   |
|   lines_cols_c23_reg_372  |    8   |
|    lines_cols_c_reg_420   |    8   |
|   lines_rows_c22_reg_378  |    4   |
|    lines_rows_c_reg_426   |    4   |
|   src_cols_V_c21_reg_396  |   32   |
|    src_cols_V_c_reg_432   |   32   |
|src_data_stream_0_V_reg_444|    8   |
|   src_rows_V_c20_reg_402  |   32   |
|    src_rows_V_c_reg_438   |   32   |
|      thresh_c_reg_414     |   32   |
+---------------------------+--------+
|           Total           |   316  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |  1033  |   77   |   61   |  9652  |  18835 |
|   Memory  |   71   |    -   |    -   |   289  |   347  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   316  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1104  |   77   |   61   |  10257 |  19182 |
+-----------+--------+--------+--------+--------+--------+
