{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737423354636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737423354644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 17:35:54 2025 " "Processing started: Mon Jan 20 17:35:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737423354644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737423354644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737423354644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737423355039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737423355039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab2/modules/enc2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab2/modules/enc2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enc2bcd " "Found entity 1: enc2bcd" {  } { { "../Modules/enc2bcd.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/enc2bcd.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737423362502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737423362502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab2/modules/encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab2/modules/encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../Modules/encoder.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/encoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737423362502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737423362502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab2/modules/decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab2/modules/decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "../Modules/decode7.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/decode7.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737423362502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737423362502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab2/modules/decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab2/modules/decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "../Modules/decode2.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/decode2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737423362502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737423362502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab2/lab2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab2/lab2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "../lab2.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/lab2.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737423362517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737423362517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737423362533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2 decode2:decode2_0 " "Elaborating entity \"decode2\" for hierarchy \"decode2:decode2_0\"" {  } { { "../lab2.sv" "decode2_0" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/lab2.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737423362549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7 decode7:decode7_0 " "Elaborating entity \"decode7\" for hierarchy \"decode7:decode7_0\"" {  } { { "../lab2.sv" "decode7_0" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/lab2.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737423362549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder_1 " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder_1\"" {  } { { "../lab2.sv" "encoder_1" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/lab2.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737423362549 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state encoder.sv(17) " "Verilog HDL or VHDL warning at encoder.sv(17): object \"current_state\" assigned a value but never read" {  } { { "../Modules/encoder.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/encoder.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737423362549 "|lab2|encoder:encoder_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc2bcd enc2bcd:enc2bcd_1 " "Elaborating entity \"enc2bcd\" for hierarchy \"enc2bcd:enc2bcd_1\"" {  } { { "../lab2.sv" "enc2bcd_1" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/lab2.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737423362549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 enc2bcd.sv(19) " "Verilog HDL assignment warning at enc2bcd.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "../Modules/enc2bcd.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/enc2bcd.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737423362549 "|lab2|enc2bcd:enc2bcd_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 enc2bcd.sv(22) " "Verilog HDL assignment warning at enc2bcd.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "../Modules/enc2bcd.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/enc2bcd.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737423362549 "|lab2|enc2bcd:enc2bcd_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 enc2bcd.sv(25) " "Verilog HDL assignment warning at enc2bcd.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "../Modules/enc2bcd.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/enc2bcd.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737423362549 "|lab2|enc2bcd:enc2bcd_1"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1737423362690 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1737423362690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "../lab2.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/lab2.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737423363113 "|lab2|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737423363113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737423363161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737423363506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737423363506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737423363537 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737423363537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737423363537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737423363537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737423363537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 17:36:03 2025 " "Processing ended: Mon Jan 20 17:36:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737423363537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737423363537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737423363537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737423363537 ""}
