#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 12 15:57:51 2023
# Process ID: 51356
# Current directory: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36880 C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.xpr
# Log file: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/vivado.log
# Journal file: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project\vivado.jou
# Running On: Adelia-laptop, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34088 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1503.297 ; gain = 244.125
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 12 15:58:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/runme.log
[Tue Dec 12 15:58:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_4 ]
Command: launch_simulation  -simset sim_4
INFO: [Vivado 12-12493] Simulation top is 'comprehensive_testbench_v3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'comprehensive_testbench_v3' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim/BRAM1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim/iamge2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj comprehensive_testbench_v3_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot comprehensive_testbench_v3_behav xil_defaultlib.comprehensive_testbench_v3 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot comprehensive_testbench_v3_behav xil_defaultlib.comprehensive_testbench_v3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comprehensive_testbench_v3_behav -key {Behavioral:sim_4:Functional:comprehensive_testbench_v3} -tclbatch {comprehensive_testbench_v3.tcl} -protoinst "protoinst_files/BRAM1.protoinst" -protoinst "protoinst_files/BRAM.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BRAM1.protoinst for the following reason(s):
There are no instances of module "BRAM1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM.protoinst
Time resolution is 1 ps
source comprehensive_testbench_v3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/comprehensive_testbench_v3/image_data" to the wave window because it has 9437216 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 400000000ns
Block Memory Generator module comprehensive_testbench_v3.top.MultiPortRAM.blk_mem_gen_0.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1602.691 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 1602.691 ; gain = 26.879
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:01:15 . Memory (MB): peak = 1602.691 ; gain = 41.840
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/comprehensive_testbench_v3/top/sobel}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 32008 KB (Peak: 32008 KB), Simulation CPU Usage: 59046 ms
Command: launch_simulation -step compile -simset sim_4 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'comprehensive_testbench_v3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'comprehensive_testbench_v3' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim/BRAM1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim/iamge2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj comprehensive_testbench_v3_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_4 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'comprehensive_testbench_v3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot comprehensive_testbench_v3_behav xil_defaultlib.comprehensive_testbench_v3 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot comprehensive_testbench_v3_behav xil_defaultlib.comprehensive_testbench_v3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BRAM1.protoinst for the following reason(s):
There are no instances of module "BRAM1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM.protoinst
Time resolution is 1 ps
Block Memory Generator module comprehensive_testbench_v3.top.MultiPortRAM.blk_mem_gen_0.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:55 ; elapsed = 00:02:10 . Memory (MB): peak = 1926.008 ; gain = 323.316
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:01:56 ; elapsed = 00:02:12 . Memory (MB): peak = 1926.008 ; gain = 323.316
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-00:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1926.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF413A
set_property PROGRAM.FILE {C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v3.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v3.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v3.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: xsimkernel Simulation Memory Usage: 22984 KB (Peak: 22984 KB), Simulation CPU Usage: 48437 ms
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/utils_1/imports/synth_1/new_top_v2.dcp with file C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/new_top_v3.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
[Tue Dec 12 16:05:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/runme.log
[Tue Dec 12 16:05:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-00:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1926.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF413A
set_property PROGRAM.FILE {C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v3.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v3.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation -simset [get_filesets sim_4 ]
Command: launch_simulation  -simset sim_4
INFO: [Vivado 12-12493] Simulation top is 'comprehensive_testbench_v3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'comprehensive_testbench_v3' in fileset 'sim_4'...
INFO: [SIM-utils-43] Exported 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim/BRAM1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim/iamge2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj comprehensive_testbench_v3_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot comprehensive_testbench_v3_behav xil_defaultlib.comprehensive_testbench_v3 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot comprehensive_testbench_v3_behav xil_defaultlib.comprehensive_testbench_v3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comprehensive_testbench_v3_behav -key {Behavioral:sim_4:Functional:comprehensive_testbench_v3} -tclbatch {comprehensive_testbench_v3.tcl} -protoinst "protoinst_files/BRAM1.protoinst" -protoinst "protoinst_files/BRAM.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BRAM1.protoinst for the following reason(s):
There are no instances of module "BRAM1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM.protoinst
Time resolution is 1 ps
source comprehensive_testbench_v3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/comprehensive_testbench_v3/image_data" to the wave window because it has 9437216 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 400000000ns
Block Memory Generator module comprehensive_testbench_v3.top.MultiPortRAM.blk_mem_gen_0.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1926.008 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1926.008 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/comprehensive_testbench_v3/top/sobel}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_4 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'comprehensive_testbench_v3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
"xvlog --incr --relax -prj comprehensive_testbench_v3_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_4 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'comprehensive_testbench_v3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.sim/sim_4/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot comprehensive_testbench_v3_behav xil_defaultlib.comprehensive_testbench_v3 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot comprehensive_testbench_v3_behav xil_defaultlib.comprehensive_testbench_v3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BRAM1.protoinst for the following reason(s):
There are no instances of module "BRAM1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM.protoinst
Time resolution is 1 ps
Block Memory Generator module comprehensive_testbench_v3.top.MultiPortRAM.blk_mem_gen_0.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:46 ; elapsed = 00:02:02 . Memory (MB): peak = 1926.008 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:01:46 ; elapsed = 00:02:03 . Memory (MB): peak = 1926.008 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\sobel_v3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\ROM_BLOCK_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\final_modules\sobel_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.srcs\sources_1\new\new_top_v3.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/bd/BRAM1/BRAM1.bd]
synth_design -top new_top_v3 -part xc7a100tcsg324-1 -lint 
Command: synth_design -top new_top_v3 -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35004
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2139.547 ; gain = 213.539
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'dv', assumed default net type 'wire' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:73]
INFO: [Synth 8-11241] undeclared symbol 'IMG_HEIGHT', assumed default net type 'wire' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:131]
INFO: [Synth 8-11241] undeclared symbol 'IMG_WIDTH', assumed default net type 'wire' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:132]
INFO: [Synth 8-11241] undeclared symbol 'gray_light', assumed default net type 'wire' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:234]
INFO: [Synth 8-6157] synthesizing module 'new_top_v3' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v:23]
	Parameter BAUD_VAL bound to: 87 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (1#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v:23]
WARNING: [Synth 8-7071] port 'state' of module 'uart_receiver' is unconnected for instance 'recv' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:60]
WARNING: [Synth 8-7023] instance 'recv' of module 'uart_receiver' has 6 connections declared, but only 5 given [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:60]
INFO: [Synth 8-6157] synthesizing module 'parse_v2' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/parse_v2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'parse_v2' (2#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/parse_v2.v:6]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/rgb2gray.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray' (3#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/rgb2gray.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'BRAM1' [c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM1/synth/BRAM1.v:13]
INFO: [Synth 8-6157] synthesizing module 'BRAM1_blk_mem_gen_0_0' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/.Xil/Vivado-51356-Adelia-laptop/realtime/BRAM1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM1_blk_mem_gen_0_0' (4#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/.Xil/Vivado-51356-Adelia-laptop/realtime/BRAM1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM1' (5#1) [c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM1/synth/BRAM1.v:13]
WARNING: [Synth 8-7071] port 'BRAM_PORTB_0_en' of module 'BRAM1' is unconnected for instance 'BRAM1' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v:68]
WARNING: [Synth 8-7023] instance 'BRAM1' of module 'BRAM1' has 8 connections declared, but only 7 given [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v:68]
WARNING: [Synth 8-6014] Unused sequential element count2_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v:120]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v:152]
WARNING: [Synth 8-3848] Net BRAM_PORTB_0_dout in module/entity block_ram does not have driver. [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v:52]
INFO: [Synth 8-6155] done synthesizing module 'block_ram' (6#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'sobel_v3' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:24]
WARNING: [Synth 8-6014] Unused sequential element first_time_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:61]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:65]
WARNING: [Synth 8-6014] Unused sequential element final_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:66]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][3] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:113]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][1] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:113]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][3] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:113]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][2] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:113]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][3] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:113]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][0] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:113]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][1] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:113]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][2] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:113]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][3] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:113]
INFO: [Synth 8-6155] done synthesizing module 'sobel_v3' (7#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel_v3.v:24]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga' (8#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/vga.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'Hread' does not match port width (10) of module 'vga' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:183]
WARNING: [Synth 8-689] width (16) of port connection 'Wread' does not match port width (10) of module 'vga' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:184]
WARNING: [Synth 8-3848] Net tx_temp in module/entity new_top_v3 does not have driver. [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:188]
WARNING: [Synth 8-3848] Net tx_active in module/entity new_top_v3 does not have driver. [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:36]
WARNING: [Synth 8-3848] Net IMG_HEIGHT in module/entity new_top_v3 does not have driver. [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:131]
WARNING: [Synth 8-3848] Net IMG_WIDTH in module/entity new_top_v3 does not have driver. [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:132]
INFO: [Synth 8-6155] done synthesizing module 'new_top_v3' (9#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2256.953 ; gain = 330.945
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 16:14:17 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 7            | 0        |
| ASSIGN-6  | 7            | 0        |
| ASSIGN-9  | 1            | 0        |
| ASSIGN-10 | 1            | 0        |
| RESET-3   | 3            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'BRAM_PORTB_0_dout' are not set. First unset bit index is 0. 
RTL Name 'BRAM_PORTB_0_dout', Hierarchy 'block_ram', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v', Line 52.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'write_H' are not set. First unset bit index is 0. 
RTL Name 'write_H', Hierarchy 'block_ram', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v', Line 79.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'write_W' are not set. First unset bit index is 0. 
RTL Name 'write_W', Hierarchy 'block_ram', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v', Line 79.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'H' are not read. First unused bit index is 0. 
RTL Name 'H', Hierarchy 'block_ram', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v', Line 34.
WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register gray_count_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'gray_count_reg', Hierarchy 'block_ram', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v', Line 81.
WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register read_address_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'read_address_reg', Hierarchy 'block_ram', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v', Line 81.
WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register write_address_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'write_address_reg', Hierarchy 'block_ram', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/block_ram.v', Line 81.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'IMG_HEIGHT' declared and are not set.
RTL Name 'IMG_HEIGHT', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 131.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'IMG_WIDTH' declared and are not set.
RTL Name 'IMG_WIDTH', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 132.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'addr_written' are not set. First unset bit index is 0. 
RTL Name 'addr_written', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 101.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'tx_temp' declared and are not set.
RTL Name 'tx_temp', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 188.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'dv' was assigned but not read. 
RTL Name 'dv', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 73.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'gray_light' was assigned but not read. 
RTL Name 'gray_light', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 234.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'height' are not read. First unread bit index is 0. 
RTL Name 'height', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 69.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'matrix_ready' was assigned but not read. 
RTL Name 'matrix_ready', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 117.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'sobel_light' was assigned but not read. 
RTL Name 'sobel_light', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 54.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'width' was assigned but not read. 
RTL Name 'width', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 69.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'tx_active' are not set. First unset bit index is 0. 
RTL Name 'tx_active', Hierarchy 'new_top_v3', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/new_top_v3.v', Line 36.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'next_state' was assigned but not read. 
RTL Name 'next_state', Hierarchy 'uart_receiver', File 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v', Line 36.
INFO: [Synth 37-85] Total of 19 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2256.953 ; gain = 330.945
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2256.953 ; gain = 330.945
close_sim
INFO: xsimkernel Simulation Memory Usage: 31484 KB (Peak: 31484 KB), Simulation CPU Usage: 43483 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 16:14:36 2023...
