$date
	Sun Feb  8 13:06:50 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module flipflop_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module dut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
1"
1!
$end
#10
0#
#20
1#
#30
0#
#40
0!
1#
0"
#50
0#
#60
1#
#70
0#
#80
1!
1#
1"
#90
0#
#100
1#
#110
0#
#120
0!
1#
0"
#130
0#
#140
1#
#150
0#
#160
1#
