$date
	Sun May  6 20:19:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ram_3_tb $end
$var wire 8 ! inter [7:0] $end
$var wire 8 " mod_output [7:0] $end
$var reg 10 # addr_sel [9:0] $end
$var reg 1 $ cs_inp $end
$var reg 8 % data [7:0] $end
$var reg 1 & wr_sel $end
$scope module RAM0 $end
$var wire 10 ' addr [9:0] $end
$var wire 1 $ cs $end
$var wire 8 ( data_in [7:0] $end
$var wire 8 ) data_out [7:0] $end
$var wire 1 & wr $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111 )
b1111111 (
b1000000000 '
1&
b1111111 %
1$
b1000000000 #
b1111111 "
b1111111 !
$end
#10000
bx !
bx "
bx )
b100000 #
b100000 '
#20000
b1000000 #
b1000000 '
#30000
b10000000 #
b10000000 '
#40000
b100000000 #
b100000000 '
#50000
b1111111 !
b1111111 "
b1111111 )
b1000000000 #
b1000000000 '
#110000
