

================================================================
== Vitis HLS Report for 'hfilt'
================================================================
* Date:           Fri Dec 15 17:18:35 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        RCD_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.064 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    645|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     84|    -|
|Memory           |        0|    -|      84|   1443|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|    1087|    288|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1171|   2478|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mux_3_2_24_1_1_U3        |mux_3_2_24_1_1        |        0|   0|  0|  14|    0|
    |mux_3_2_24_1_1_U4        |mux_3_2_24_1_1        |        0|   0|  0|  14|    0|
    |mux_3_2_24_1_1_U5        |mux_3_2_24_1_1        |        0|   0|  0|  14|    0|
    |mux_3_2_24_1_1_U6        |mux_3_2_24_1_1        |        0|   0|  0|  14|    0|
    |sparsemux_7_2_24_1_1_U1  |sparsemux_7_2_24_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_24_1_1_U2  |sparsemux_7_2_24_1_1  |        0|   0|  0|  14|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   0|  0|  84|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |                  Memory                  |                         Module                         | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |hfilt_stream_stream_axis_0_buffer_2_U     |hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W  |        0|  24|  480|    0|  1280|   24|     1|        30720|
    |hfilt_stream_stream_axis_0_buffer_1_U     |hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W  |        0|  24|  480|    0|  1280|   24|     1|        30720|
    |hfilt_stream_stream_axis_0_buffer_U       |hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W  |        0|  24|  480|    0|  1280|   24|     1|        30720|
    |hfilt_stream_stream_axis_0_selection_1_U  |hfilt_stream_stream_axis_0_selection_1_ROM_AUTO_1R      |        0|   4|    1|    0|     3|    2|     1|            6|
    |hfilt_stream_stream_axis_0_selection_2_U  |hfilt_stream_stream_axis_0_selection_2_ROM_AUTO_1R      |        0|   4|    1|    0|     3|    2|     1|            6|
    |hfilt_stream_stream_axis_0_selection_U    |hfilt_stream_stream_axis_0_selection_ROM_AUTO_1R        |        0|   4|    1|    0|     3|    2|     1|            6|
    +------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                                     |                                                        |        0|  84| 1443|    0|  3849|   78|     6|        92178|
    +------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_1_fu_885_p2             |         +|   0|  0|  14|           9|           9|
    |add_ln104_fu_895_p2               |         +|   0|  0|  13|          10|          10|
    |add_ln105_fu_1019_p2              |         +|   0|  0|  12|          11|          11|
    |add_ln146_fu_1228_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln153_fu_388_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln157_fu_474_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln165_fu_493_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln83_1_fu_731_p2              |         +|   0|  0|  14|           9|           9|
    |add_ln83_fu_741_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln84_fu_915_p2                |         +|   0|  0|  12|          11|          11|
    |add_ln94_1_fu_808_p2              |         +|   0|  0|  14|           9|           9|
    |add_ln94_fu_818_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln95_fu_967_p2                |         +|   0|  0|  12|          11|          11|
    |empty_15_fu_1068_p2               |         -|   0|  0|  12|           1|          11|
    |empty_17_fu_1083_p2               |         -|   0|  0|  12|           1|          11|
    |empty_19_fu_1098_p2               |         -|   0|  0|  12|           1|          11|
    |sub_ln105_fu_1035_p2              |         -|   0|  0|  12|          12|          12|
    |sub_ln107_fu_1041_p2              |         -|   0|  0|  12|          12|          12|
    |sub_ln84_fu_931_p2                |         -|   0|  0|  12|          12|          12|
    |sub_ln86_fu_937_p2                |         -|   0|  0|  12|          12|          12|
    |sub_ln95_fu_983_p2                |         -|   0|  0|  12|          12|          12|
    |sub_ln97_fu_989_p2                |         -|   0|  0|  12|          12|          12|
    |abscond10_fu_999_p2               |      icmp|   0|  0|  12|          12|           1|
    |abscond13_fu_1051_p2              |      icmp|   0|  0|  12|          12|           1|
    |abscond_fu_947_p2                 |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln111_fu_1123_p2             |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln112_fu_1147_p2             |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln113_fu_1171_p2             |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln119_1_fu_1209_p2           |      icmp|   0|  0|  20|          15|           1|
    |icmp_ln119_fu_468_p2              |      icmp|   0|  0|  20|          15|           1|
    |icmp_ln147_fu_382_p2              |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln159_fu_487_p2              |      icmp|   0|  0|  15|           8|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6  |        or|   0|  0|   2|           1|           1|
    |or_ln119_fu_1215_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_402_p2                 |        or|   0|  0|   2|           1|           1|
    |blue_fu_1177_p3                   |    select|   0|  0|   8|           1|           2|
    |blue_sum_fu_1103_p3               |    select|   0|  0|  11|           1|          11|
    |dst_TDATA_int_regslice            |    select|   0|  0|  32|           1|          32|
    |green_fu_1153_p3                  |    select|   0|  0|   8|           1|           2|
    |green_sum_fu_1088_p3              |    select|   0|  0|  11|           1|          11|
    |red_fu_1129_p3                    |    select|   0|  0|   8|           1|           2|
    |red_sum_fu_1073_p3                |    select|   0|  0|  11|           1|          11|
    |select_ln147_fu_394_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln159_fu_499_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln55_1_fu_480_p3           |    select|   0|  0|  16|           1|           1|
    |select_ln55_2_fu_408_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln55_fu_1234_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln58_1_fu_430_p3           |    select|   0|  0|  16|           1|           1|
    |select_ln58_2_fu_437_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln58_3_fu_367_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln58_fu_1061_p3            |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 645|         326|         320|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |dst_TDATA_blk_n  |   9|          2|    1|          2|
    |src_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  18|          4|    2|          4|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |abscond10_reg_1451                                      |   1|   0|    1|          0|
    |abscond13_reg_1462                                      |   1|   0|    1|          0|
    |abscond_reg_1440                                        |   1|   0|    1|          0|
    |add_ln104_reg_1429                                      |  10|   0|   10|          0|
    |add_ln83_reg_1397                                       |  10|   0|   10|          0|
    |add_ln94_reg_1413                                       |  10|   0|   10|          0|
    |ap_CS_fsm                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                 |   1|   0|    1|          0|
    |empty_14_reg_1434                                       |  11|   0|   11|          0|
    |empty_16_reg_1445                                       |  11|   0|   11|          0|
    |empty_18_reg_1456                                       |  11|   0|   11|          0|
    |hfilt_stream_stream_axis_0_active_pixels                |  24|   0|   24|          0|
    |hfilt_stream_stream_axis_0_active_pixels_0              |  24|   0|   24|          0|
    |hfilt_stream_stream_axis_0_active_pixels_1              |  24|   0|   24|          0|
    |hfilt_stream_stream_axis_0_active_pixels_5              |  24|   0|   24|          0|
    |hfilt_stream_stream_axis_0_active_pixels_5_0            |  24|   0|   24|          0|
    |hfilt_stream_stream_axis_0_active_pixels_5_1            |  24|   0|   24|          0|
    |hfilt_stream_stream_axis_0_active_pixels_6              |  24|   0|   24|          0|
    |hfilt_stream_stream_axis_0_active_pixels_6_0            |  24|   0|   24|          0|
    |hfilt_stream_stream_axis_0_active_pixels_6_1            |  24|   0|   24|          0|
    |hfilt_stream_stream_axis_0_selection_1_load_1_reg_1367  |   2|   0|    2|          0|
    |hfilt_stream_stream_axis_0_selection_1_load_reg_1351    |   2|   0|    2|          0|
    |hfilt_stream_stream_axis_0_selection_2_load_1_reg_1374  |   2|   0|    2|          0|
    |hfilt_stream_stream_axis_0_selection_2_load_reg_1316    |   2|   0|    2|          0|
    |icmp_ln119_reg_1359                                     |   1|   0|    1|          0|
    |or_ln55_reg_1312                                        |   1|   0|    1|          0|
    |p_in_data_reg_1247                                      |  32|   0|   32|          0|
    |p_in_dest_reg_1282                                      |   1|   0|    1|          0|
    |p_in_id_reg_1277                                        |   1|   0|    1|          0|
    |p_in_keep_reg_1252                                      |   4|   0|    4|          0|
    |p_in_last_reg_1270                                      |   1|   0|    1|          0|
    |p_in_strb_reg_1257                                      |   4|   0|    4|          0|
    |p_in_user_reg_1262                                      |   1|   0|    1|          0|
    |select_active_order                                     |   8|   0|    8|          0|
    |select_order                                            |   8|   0|    8|          0|
    |tmp_12_reg_1418                                         |   8|   0|    8|          0|
    |tmp_14_reg_1424                                         |   8|   0|    8|          0|
    |tmp_1_reg_1379                                          |  24|   0|   24|          0|
    |tmp_2_reg_1408                                          |   8|   0|    8|          0|
    |tmp_9_reg_1402                                          |   8|   0|    8|          0|
    |trunc_ln55_reg_1287                                     |  24|   0|   24|          0|
    |trunc_ln55_reg_1287_pp0_iter1_reg                       |  24|   0|   24|          0|
    |trunc_ln84_reg_1386                                     |   8|   0|    8|          0|
    |trunc_ln87_reg_1392                                     |   8|   0|    8|          0|
    |x                                                       |  16|   0|   16|          0|
    |y                                                       |  16|   0|   16|          0|
    |icmp_ln119_reg_1359                                     |  64|  32|    1|          0|
    |or_ln55_reg_1312                                        |  64|  32|    1|          0|
    |p_in_data_reg_1247                                      |  64|  32|   32|          0|
    |p_in_dest_reg_1282                                      |  64|  32|    1|          0|
    |p_in_id_reg_1277                                        |  64|  32|    1|          0|
    |p_in_keep_reg_1252                                      |  64|  32|    4|          0|
    |p_in_last_reg_1270                                      |  64|  32|    1|          0|
    |p_in_strb_reg_1257                                      |  64|  32|    4|          0|
    |p_in_user_reg_1262                                      |  64|  32|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |1087| 288|  557|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_none|         hfilt|  return value|
|ap_rst_n    |   in|    1|  ap_ctrl_none|         hfilt|  return value|
|src_TDATA   |   in|   32|          axis|  src_V_data_V|       pointer|
|src_TVALID  |   in|    1|          axis|  src_V_dest_V|       pointer|
|src_TREADY  |  out|    1|          axis|  src_V_dest_V|       pointer|
|src_TDEST   |   in|    1|          axis|  src_V_dest_V|       pointer|
|src_TKEEP   |   in|    4|          axis|  src_V_keep_V|       pointer|
|src_TSTRB   |   in|    4|          axis|  src_V_strb_V|       pointer|
|src_TUSER   |   in|    1|          axis|  src_V_user_V|       pointer|
|src_TLAST   |   in|    1|          axis|  src_V_last_V|       pointer|
|src_TID     |   in|    1|          axis|    src_V_id_V|       pointer|
|dst_TDATA   |  out|   32|          axis|  dst_V_data_V|       pointer|
|dst_TVALID  |  out|    1|          axis|  dst_V_dest_V|       pointer|
|dst_TREADY  |   in|    1|          axis|  dst_V_dest_V|       pointer|
|dst_TDEST   |  out|    1|          axis|  dst_V_dest_V|       pointer|
|dst_TKEEP   |  out|    4|          axis|  dst_V_keep_V|       pointer|
|dst_TSTRB   |  out|    4|          axis|  dst_V_strb_V|       pointer|
|dst_TUSER   |  out|    1|          axis|  dst_V_user_V|       pointer|
|dst_TLAST   |  out|    1|          axis|  dst_V_last_V|       pointer|
|dst_TID     |  out|    1|          axis|    dst_V_id_V|       pointer|
+------------+-----+-----+--------------+--------------+--------------+

