#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 25 00:12:42 2021
# Process ID: 1452
# Current directory: D:/LogicDesignExperiment/LAB05_1118/FPGA_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10800 D:\LogicDesignExperiment\LAB05_1118\FPGA_1\FPGA_1.xpr
# Log file: D:/LogicDesignExperiment/LAB05_1118/FPGA_1/vivado.log
# Journal file: D:/LogicDesignExperiment/LAB05_1118/FPGA_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LogicDesignExperiment/LAB05_1118/FPGA_1/FPGA_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/LogicDesignExperiment/LAB05_1118/FPGA_1/USE/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.504 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 00:13:34 2021...
