<profile>

<section name = "Vitis HLS Report for 'matmul_1'" level="0">
<item name = "Date">Thu Oct  2 22:23:56 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">llama_layer_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.906 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">590629, 590629, 2.363 ms, 2.363 ms, 590604, 590604, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="load_vec_U0">load_vec, 1585, 1585, 6.340 us, 6.340 us, 1585, 1585, no</column>
<column name="load_mat_burst_U0">load_mat_burst, 589838, 589838, 2.359 ms, 2.359 ms, 589837, 589837, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="compute_vec_mat_U0">compute_vec_mat, 590603, 590603, 2.362 ms, 2.362 ms, 590603, 590603, no</column>
<column name="matmul_1_Loop_VITIS_LOOP_112_1_proc_U0">matmul_1_Loop_VITIS_LOOP_112_1_proc, 783, 783, 3.132 us, 3.132 us, 783, 783, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">1, -, 163, 281, -</column>
<column name="Instance">16, 2, 2752, 4712, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 2, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="compute_vec_mat_U0">compute_vec_mat, 16, 2, 1315, 1839, 0</column>
<column name="load_mat_burst_U0">load_mat_burst, 0, 0, 1312, 2407, 0</column>
<column name="load_vec_U0">load_vec, 0, 0, 34, 243, 0</column>
<column name="matmul_1_Loop_VITIS_LOOP_112_1_proc_U0">matmul_1_Loop_VITIS_LOOP_112_1_proc, 0, 0, 91, 223, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="mat_stream_U">1, 37, 0, -, 256, 32, 8192</column>
<column name="res_stream_U">0, 61, 0, -, 64, 32, 2048</column>
<column name="vec_stream_U">0, 65, 0, -, 128, 32, 4096</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="load_mat_burst_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="load_vec_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_load_mat_burst_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_load_vec_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_load_mat_burst_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sync_reg_load_vec_U0_ap_ready">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_load_mat_burst_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_load_vec_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="m_axi_gmem1_0_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="o_vec">in, 64, ap_none, o_vec, scalar</column>
<column name="o_vec_ap_vld">in, 1, ap_none, o_vec, scalar</column>
<column name="m_axi_gmem2_0_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RFIFONUM">in, 13, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="i_mat">in, 64, ap_none, i_mat, scalar</column>
<column name="i_mat_ap_vld">in, 1, ap_none, i_mat, scalar</column>
<column name="p_ZZ11llama_layerE11norm_output_10_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_d0">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_we0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_address1">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_ce1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_d1">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_q1">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_we1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_d0">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_we0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_address1">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_ce1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_d1">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_q1">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_we1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_d0">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_we0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_address1">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_ce1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_d1">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_q1">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_we1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_d0">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_we0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_address1">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_ce1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_d1">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_q1">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_we1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_d0">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_we0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_address1">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_ce1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_d1">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_q1">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_we1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_d0">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_we0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_address1">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_ce1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_d1">out, 32, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_q1">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_we1">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="norm_output_address0">out, 6, ap_memory, norm_output, array</column>
<column name="norm_output_ce0">out, 1, ap_memory, norm_output, array</column>
<column name="norm_output_d0">out, 32, ap_memory, norm_output, array</column>
<column name="norm_output_q0">in, 32, ap_memory, norm_output, array</column>
<column name="norm_output_we0">out, 1, ap_memory, norm_output, array</column>
<column name="norm_output_address1">out, 6, ap_memory, norm_output, array</column>
<column name="norm_output_ce1">out, 1, ap_memory, norm_output, array</column>
<column name="norm_output_d1">out, 32, ap_memory, norm_output, array</column>
<column name="norm_output_q1">in, 32, ap_memory, norm_output, array</column>
<column name="norm_output_we1">out, 1, ap_memory, norm_output, array</column>
<column name="norm_output_35_address0">out, 6, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_ce0">out, 1, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_d0">out, 32, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_q0">in, 32, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_we0">out, 1, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_address1">out, 6, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_ce1">out, 1, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_d1">out, 32, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_q1">in, 32, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_we1">out, 1, ap_memory, norm_output_35, array</column>
<column name="norm_output_36_address0">out, 6, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_ce0">out, 1, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_d0">out, 32, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_q0">in, 32, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_we0">out, 1, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_address1">out, 6, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_ce1">out, 1, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_d1">out, 32, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_q1">in, 32, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_we1">out, 1, ap_memory, norm_output_36, array</column>
<column name="norm_output_37_address0">out, 6, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_ce0">out, 1, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_d0">out, 32, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_q0">in, 32, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_we0">out, 1, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_address1">out, 6, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_ce1">out, 1, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_d1">out, 32, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_q1">in, 32, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_we1">out, 1, ap_memory, norm_output_37, array</column>
<column name="norm_output_38_address0">out, 6, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_ce0">out, 1, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_d0">out, 32, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_q0">in, 32, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_we0">out, 1, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_address1">out, 6, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_ce1">out, 1, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_d1">out, 32, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_q1">in, 32, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_we1">out, 1, ap_memory, norm_output_38, array</column>
<column name="norm_output_39_address0">out, 6, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_ce0">out, 1, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_d0">out, 32, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_q0">in, 32, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_we0">out, 1, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_address1">out, 6, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_ce1">out, 1, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_d1">out, 32, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_q1">in, 32, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_we1">out, 1, ap_memory, norm_output_39, array</column>
<column name="norm_output_40_address0">out, 6, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_ce0">out, 1, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_d0">out, 32, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_q0">in, 32, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_we0">out, 1, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_address1">out, 6, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_ce1">out, 1, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_d1">out, 32, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_q1">in, 32, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_we1">out, 1, ap_memory, norm_output_40, array</column>
<column name="norm_output_41_address0">out, 6, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_ce0">out, 1, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_d0">out, 32, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_q0">in, 32, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_we0">out, 1, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_address1">out, 6, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_ce1">out, 1, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_d1">out, 32, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_q1">in, 32, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_we1">out, 1, ap_memory, norm_output_41, array</column>
<column name="norm_output_42_address0">out, 6, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_ce0">out, 1, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_d0">out, 32, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_q0">in, 32, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_we0">out, 1, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_address1">out, 6, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_ce1">out, 1, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_d1">out, 32, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_q1">in, 32, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_we1">out, 1, ap_memory, norm_output_42, array</column>
<column name="norm_output_43_address0">out, 6, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_ce0">out, 1, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_d0">out, 32, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_q0">in, 32, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_we0">out, 1, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_address1">out, 6, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_ce1">out, 1, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_d1">out, 32, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_q1">in, 32, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_we1">out, 1, ap_memory, norm_output_43, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, matmul.1, return value</column>
</table>
</item>
</section>
</profile>
