// Seed: 3488296285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output supply1 id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_2;
  assign id_3 = -1 ? id_5 : id_2 ? -1 : id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd60
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.id_3 = 0;
  output wire id_2;
  inout wire _id_1;
  logic id_5;
  logic [{  id_1  ,  1  }  ^  -1 : -1  >=  -1] id_6;
endmodule
