=====
SETUP
-0.705
18.141
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.902
prelude/in_6_s8
29.907
30.278
prelude/n87_s6
30.539
31.094
prelude/n87_s2
31.491
31.944
prelude/n88_s0
32.613
32.984
prelude/pc_6_s0
32.984
=====
SETUP
-0.678
18.114
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.902
prelude/in_6_s8
29.907
30.278
prelude/n87_s6
30.539
31.094
prelude/n87_s2
31.491
31.944
prelude/n87_s0
32.388
32.958
prelude/pc_7_s0
32.958
=====
SETUP
-0.678
18.114
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.902
prelude/in_6_s8
29.907
30.278
prelude/n87_s6
30.539
31.094
prelude/n87_s2
31.491
31.944
prelude/n93_s0
32.388
32.958
prelude/pc_1_s0
32.958
=====
SETUP
-0.678
18.114
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.902
prelude/in_6_s8
29.907
30.278
prelude/n87_s6
30.539
31.094
prelude/n87_s2
31.491
31.944
prelude/n92_s0
32.388
32.958
prelude/pc_2_s0
32.958
=====
SETUP
-0.678
18.114
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.902
prelude/in_6_s8
29.907
30.278
prelude/n87_s6
30.539
31.094
prelude/n87_s2
31.491
31.944
prelude/n91_s0
32.388
32.958
prelude/pc_3_s0
32.958
=====
SETUP
-0.559
17.995
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.902
prelude/in_6_s8
29.907
30.278
prelude/n87_s6
30.539
31.094
prelude/n87_s2
31.491
31.944
prelude/n94_s1
32.376
32.838
prelude/pc_0_s0
32.838
=====
SETUP
-0.559
17.995
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.902
prelude/in_6_s8
29.907
30.278
prelude/n87_s6
30.539
31.094
prelude/n87_s2
31.491
31.944
prelude/n90_s0
32.376
32.838
prelude/pc_4_s0
32.838
=====
SETUP
-0.462
17.898
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.902
prelude/in_6_s8
29.907
30.278
prelude/n87_s6
30.539
31.094
prelude/n87_s2
31.491
31.944
prelude/n89_s0
32.371
32.742
prelude/pc_5_s0
32.742
=====
SETUP
1.114
16.322
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.468
prelude/alu/n53_s
29.468
29.938
prelude/in_7_s8
29.942
30.497
prelude/registers/register_file[0]_register_file[0]_0_1_s0
31.166
=====
SETUP
1.280
16.156
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.468
prelude/alu/n53_s
29.468
29.938
prelude/in_7_s8
29.942
30.497
prelude/registers/register_file[0]_register_file[0]_0_1_s
31.000
=====
SETUP
1.338
16.099
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.902
prelude/in_6_s8
29.907
30.278
prelude/registers/register_file[0]_register_file[0]_0_1_s0
30.942
=====
SETUP
1.498
15.938
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/registers/register_file[0]_ER_CL_s119
9.109
9.626
prelude/decoder/src_a_Z_0_s0
9.877
10.248
prelude/registers/register_file[0]_ER_CL_s128
10.754
11.216
prelude/registers/register_file[0]_ER_CL_s125
11.388
11.759
prelude/registers/register_file[0]_ER_init_s22
11.930
12.447
prelude/registers/out_a_Z_2_s
12.882
19.858
prelude/alu/n58_s
20.518
21.088
prelude/alu/n57_s
21.088
23.498
prelude/alu/n56_s
23.498
26.506
prelude/alu/n55_s
26.506
29.432
prelude/alu/n54_s
29.432
29.902
prelude/in_6_s8
29.907
30.278
prelude/registers/register_file[0]_register_file[0]_0_1_s
30.782
=====
SETUP
5.195
12.241
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.804
prelude/decoder/dst_Z_0_s1
10.408
10.925
prelude/registers/n381_s0
11.353
11.902
prelude/registers/register_file[7]_0_s0
12.241
=====
SETUP
5.195
12.241
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.804
prelude/decoder/dst_Z_0_s1
10.408
10.925
prelude/registers/n381_s0
11.353
11.902
prelude/registers/register_file[7]_1_s0
12.241
=====
SETUP
5.195
12.241
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.804
prelude/decoder/dst_Z_0_s1
10.408
10.925
prelude/registers/n381_s0
11.353
11.902
prelude/registers/register_file[7]_2_s0
12.241
=====
SETUP
5.195
12.241
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.804
prelude/decoder/dst_Z_0_s1
10.408
10.925
prelude/registers/n381_s0
11.353
11.902
prelude/registers/register_file[7]_3_s0
12.241
=====
SETUP
5.195
12.241
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.804
prelude/decoder/dst_Z_0_s1
10.408
10.925
prelude/registers/n381_s0
11.353
11.902
prelude/registers/register_file[7]_4_s0
12.241
=====
SETUP
5.195
12.241
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.804
prelude/decoder/dst_Z_0_s1
10.408
10.925
prelude/registers/n381_s0
11.353
11.902
prelude/registers/register_file[7]_5_s0
12.241
=====
SETUP
6.084
11.353
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.804
prelude/decoder/dst_Z_0_s1
10.408
10.925
prelude/registers/register_file[0]_register_file[0]_0_1_s0
11.353
=====
SETUP
6.089
11.347
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.804
prelude/decoder/dst_Z_0_s1
10.408
10.925
prelude/registers/register_file[0]_register_file[0]_0_0_s0
11.347
=====
SETUP
6.106
11.331
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.804
prelude/decoder/dst_Z_0_s1
10.408
10.925
prelude/registers/register_file[0]_register_file[0]_0_0_s
11.331
=====
SETUP
6.304
11.132
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.804
prelude/decoder/dst_Z_0_s1
10.408
10.957
prelude/registers/register_file[0]_register_file[0]_0_1_s
11.132
=====
SETUP
7.113
10.323
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/n66_s12
9.351
9.813
prelude/registers/register_file[0]_ER_CL_s33
10.323
=====
SETUP
7.237
10.200
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/decoder/dst_Z_2_s0
9.397
9.768
prelude/registers/register_file[0]_register_file[0]_0_1_s0
10.200
=====
SETUP
7.243
10.194
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/decoder/src_a_Z_2_s1
8.118
8.673
prelude/decoder/dst_Z_2_s0
9.397
9.768
prelude/registers/register_file[0]_register_file[0]_0_0_s0
10.194
=====
HOLD
0.561
5.889
5.328
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/n94_s1
5.525
5.889
prelude/pc_0_s0
5.889
=====
HOLD
0.825
6.154
5.328
clk_ibuf
0.000
3.126
prelude/pc_3_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s119
5.657
5.892
prelude/registers/register_file[0]_ER_CL_s27
6.154
=====
HOLD
0.892
6.220
5.328
clk_ibuf
0.000
3.126
prelude/registers/register_file[0]_ER_init_s3
5.317
5.518
prelude/registers/register_file[0]_ER_init_s21
5.635
5.867
prelude/registers/register_file[0]_ER_init_s3
6.220
=====
HOLD
0.955
6.283
5.328
clk_ibuf
0.000
3.126
prelude/registers/register_file[0]_ER_init_s1
5.317
5.518
prelude/registers/register_file[0]_ER_init_s19
5.640
5.930
prelude/registers/register_file[0]_ER_init_s
6.283
=====
HOLD
0.959
6.288
5.328
clk_ibuf
0.000
3.126
prelude/pc_6_s0
5.317
5.518
prelude/next_pc_6_s
5.644
5.876
prelude/n88_s0
5.998
6.288
prelude/pc_6_s0
6.288
=====
HOLD
1.102
6.430
5.328
clk_ibuf
0.000
3.126
prelude/pc_2_s0
5.317
5.519
prelude/next_pc_2_s
5.782
6.017
prelude/n92_s0
6.140
6.430
prelude/pc_2_s0
6.430
=====
HOLD
1.115
6.443
5.328
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s121
5.925
6.316
prelude/registers/register_file[0]_ER_CL_s31
6.443
=====
HOLD
1.171
6.499
5.328
clk_ibuf
0.000
3.126
prelude/pc_4_s0
5.317
5.519
prelude/next_pc_4_s
5.781
6.013
prelude/n90_s0
6.135
6.499
prelude/pc_4_s0
6.499
=====
HOLD
1.238
6.566
5.328
clk_ibuf
0.000
3.126
prelude/pc_7_s0
5.317
5.519
prelude/next_pc_7_s
5.781
6.016
prelude/n87_s0
6.276
6.566
prelude/pc_7_s0
6.566
=====
HOLD
1.249
6.578
5.328
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/n66_s12
5.790
6.181
prelude/registers/register_file[0]_ER_CL_s33
6.578
=====
HOLD
1.277
6.606
5.328
clk_ibuf
0.000
3.126
prelude/pc_3_s0
5.317
5.519
prelude/next_pc_3_s
5.645
5.877
prelude/n91_s0
6.262
6.606
prelude/pc_3_s0
6.606
=====
HOLD
1.285
6.613
5.328
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/next_pc_1_s
5.785
6.020
prelude/n93_s0
6.269
6.613
prelude/pc_1_s0
6.613
=====
HOLD
1.292
6.620
5.328
clk_ibuf
0.000
3.126
prelude/pc_5_s0
5.317
5.519
prelude/next_pc_5_s
5.781
6.016
prelude/n89_s0
6.276
6.620
prelude/pc_5_s0
6.620
=====
HOLD
1.302
6.629
5.327
clk_ibuf
0.000
3.126
prelude/pc_7_s0
5.317
5.518
prelude/decoder/src_a_Z_2_s1
5.644
5.879
prelude/decoder/dst_Z_1_s0
6.157
6.501
prelude/registers/register_file[0]_register_file[0]_0_1_s
6.629
=====
HOLD
1.307
6.634
5.327
clk_ibuf
0.000
3.126
prelude/pc_7_s0
5.317
5.518
prelude/decoder/src_a_Z_2_s1
5.644
5.879
prelude/decoder/dst_Z_1_s0
6.157
6.501
prelude/registers/register_file[0]_register_file[0]_0_0_s
6.634
=====
HOLD
1.310
6.637
5.327
clk_ibuf
0.000
3.126
prelude/pc_3_s0
5.317
5.519
prelude/decoder/dst_Z_2_s1
5.657
5.892
prelude/decoder/dst_Z_2_s0
6.140
6.504
prelude/registers/register_file[0]_register_file[0]_0_1_s
6.637
=====
HOLD
1.312
6.640
5.327
clk_ibuf
0.000
3.126
prelude/pc_7_s0
5.317
5.518
prelude/decoder/src_a_Z_2_s1
5.644
5.879
prelude/decoder/dst_Z_1_s0
6.157
6.501
prelude/registers/register_file[0]_register_file[0]_0_1_s0
6.640
=====
HOLD
1.330
6.659
5.328
clk_ibuf
0.000
3.126
prelude/pc_3_s0
5.317
5.519
prelude/decoder/dst_Z_2_s1
5.657
5.892
prelude/registers/register_file[0]_ER_CL_s122
6.140
6.531
prelude/registers/register_file[0]_ER_CL_s90
6.659
=====
HOLD
1.337
6.665
5.327
clk_ibuf
0.000
3.126
prelude/pc_7_s0
5.317
5.518
prelude/decoder/src_a_Z_2_s1
5.644
5.879
prelude/decoder/dst_Z_0_s1
6.304
6.536
prelude/registers/register_file[0]_register_file[0]_0_1_s
6.665
=====
HOLD
1.337
6.666
5.328
clk_ibuf
0.000
3.126
prelude/pc_7_s0
5.317
5.518
prelude/decoder/src_a_Z_2_s1
5.644
5.879
prelude/registers/register_file[0]_ER_CL_s120
6.304
6.539
prelude/registers/register_file[0]_ER_CL_s29
6.666
=====
HOLD
1.454
6.781
5.327
clk_ibuf
0.000
3.126
prelude/pc_3_s0
5.317
5.519
prelude/decoder/dst_Z_2_s1
5.657
5.892
prelude/decoder/dst_Z_2_s0
6.140
6.504
prelude/registers/register_file[0]_register_file[0]_0_0_s
6.781
=====
HOLD
1.456
6.783
5.327
clk_ibuf
0.000
3.126
prelude/pc_7_s0
5.317
5.518
prelude/decoder/src_a_Z_2_s1
5.644
5.879
prelude/decoder/dst_Z_1_s0
6.157
6.501
prelude/registers/register_file[0]_register_file[0]_0_0_s0
6.783
=====
HOLD
1.459
6.786
5.327
clk_ibuf
0.000
3.126
prelude/pc_3_s0
5.317
5.519
prelude/decoder/dst_Z_2_s1
5.657
5.892
prelude/decoder/dst_Z_2_s0
6.140
6.504
prelude/registers/register_file[0]_register_file[0]_0_0_s0
6.786
=====
HOLD
1.461
6.789
5.327
clk_ibuf
0.000
3.126
prelude/pc_3_s0
5.317
5.519
prelude/decoder/dst_Z_2_s1
5.657
5.892
prelude/decoder/dst_Z_2_s0
6.140
6.504
prelude/registers/register_file[0]_register_file[0]_0_1_s0
6.789
=====
HOLD
1.463
6.790
5.327
clk_ibuf
0.000
3.126
prelude/pc_7_s0
5.317
5.518
prelude/decoder/src_a_Z_2_s1
5.644
5.879
prelude/decoder/dst_Z_0_s1
6.304
6.539
prelude/registers/register_file[0]_register_file[0]_0_0_s
6.790
