INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/ECE2700/MUX/MUX.srcs/sources_1/new/fullAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/ECE2700/MUX/MUX.srcs/sources_1/new/rcAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/ECE2700/MUX/MUX.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
