# Lab 3 Instructions

In this lab we introduce a certain number of new Verilog constructs and we discuss different coding styles.<br/>
The digital block for this purpose is a simple **2-inputs multiplexer**.

Simulation files such as `Makefile` and `run.tcl` and the testbech module
can be copied from the `.solutions/` directory :

```
% cd Desktop/lae/fpga/labs/lab3
% cp .solutions/Makefile .
$ cp .solutions/tb_MUX.v .
```

