
12-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000046e4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004046e4  004046e4  000146e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20400000  004046ec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000168  2040086c  00404f58  0002086c  2**2
                  ALLOC
  4 .stack        00002004  204009d4  004050c0  0002086c  2**0
                  ALLOC
  5 .heap         00000200  204029d8  004070c4  0002086c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002086c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002089a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000ee87  00000000  00000000  000208f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002554  00000000  00000000  0002f77a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005ce5  00000000  00000000  00031cce  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c00  00000000  00000000  000379b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000bc8  00000000  00000000  000385b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001fab3  00000000  00000000  0003917b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000cee9  00000000  00000000  00058c2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c22e  00000000  00000000  00065b17  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002638  00000000  00000000  000f1d48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204029d8 	.word	0x204029d8
  400004:	00401219 	.word	0x00401219
  400008:	00401215 	.word	0x00401215
  40000c:	00401215 	.word	0x00401215
  400010:	00401215 	.word	0x00401215
  400014:	00401215 	.word	0x00401215
  400018:	00401215 	.word	0x00401215
	...
  40002c:	00401215 	.word	0x00401215
  400030:	00401215 	.word	0x00401215
  400034:	00000000 	.word	0x00000000
  400038:	00401215 	.word	0x00401215
  40003c:	00401215 	.word	0x00401215
  400040:	00401215 	.word	0x00401215
  400044:	00401215 	.word	0x00401215
  400048:	00401215 	.word	0x00401215
  40004c:	00401215 	.word	0x00401215
  400050:	00401215 	.word	0x00401215
  400054:	00401215 	.word	0x00401215
  400058:	00401215 	.word	0x00401215
  40005c:	00401215 	.word	0x00401215
  400060:	00401215 	.word	0x00401215
  400064:	00000000 	.word	0x00000000
  400068:	00400ef1 	.word	0x00400ef1
  40006c:	00400f05 	.word	0x00400f05
  400070:	00400f19 	.word	0x00400f19
  400074:	00401215 	.word	0x00401215
  400078:	00401215 	.word	0x00401215
  40007c:	00401215 	.word	0x00401215
  400080:	00400f2d 	.word	0x00400f2d
  400084:	00400f41 	.word	0x00400f41
  400088:	00401215 	.word	0x00401215
  40008c:	00401215 	.word	0x00401215
  400090:	00401215 	.word	0x00401215
  400094:	00401215 	.word	0x00401215
  400098:	00401215 	.word	0x00401215
  40009c:	00401215 	.word	0x00401215
  4000a0:	00400431 	.word	0x00400431
  4000a4:	00401215 	.word	0x00401215
  4000a8:	00401215 	.word	0x00401215
  4000ac:	00401215 	.word	0x00401215
  4000b0:	00401215 	.word	0x00401215
  4000b4:	00400e0d 	.word	0x00400e0d
  4000b8:	00401215 	.word	0x00401215
  4000bc:	00401215 	.word	0x00401215
  4000c0:	00401215 	.word	0x00401215
  4000c4:	00401215 	.word	0x00401215
  4000c8:	00401215 	.word	0x00401215
  4000cc:	00401215 	.word	0x00401215
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401215 	.word	0x00401215
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401215 	.word	0x00401215
  4000e0:	00400e21 	.word	0x00400e21
  4000e4:	00401215 	.word	0x00401215
  4000e8:	00401215 	.word	0x00401215
  4000ec:	00401215 	.word	0x00401215
  4000f0:	00401215 	.word	0x00401215
  4000f4:	00401215 	.word	0x00401215
  4000f8:	00401215 	.word	0x00401215
  4000fc:	00401215 	.word	0x00401215
  400100:	00401215 	.word	0x00401215
  400104:	00401215 	.word	0x00401215
  400108:	00401215 	.word	0x00401215
  40010c:	00401215 	.word	0x00401215
  400110:	00401215 	.word	0x00401215
	...
  400120:	00401215 	.word	0x00401215
  400124:	00401215 	.word	0x00401215
  400128:	00401215 	.word	0x00401215
  40012c:	00401215 	.word	0x00401215
  400130:	00401215 	.word	0x00401215
  400134:	00000000 	.word	0x00000000
  400138:	00401215 	.word	0x00401215
  40013c:	00401215 	.word	0x00401215

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040086c 	.word	0x2040086c
  40015c:	00000000 	.word	0x00000000
  400160:	004046ec 	.word	0x004046ec

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400870 	.word	0x20400870
  400190:	004046ec 	.word	0x004046ec
  400194:	004046ec 	.word	0x004046ec
  400198:	00000000 	.word	0x00000000

0040019c <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40019c:	4b04      	ldr	r3, [pc, #16]	; (4001b0 <AFEC_Temp_callback+0x14>)
  40019e:	220b      	movs	r2, #11
  4001a0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001a2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001a4:	4b03      	ldr	r3, [pc, #12]	; (4001b4 <AFEC_Temp_callback+0x18>)
  4001a6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4001a8:	2201      	movs	r2, #1
  4001aa:	4b03      	ldr	r3, [pc, #12]	; (4001b8 <AFEC_Temp_callback+0x1c>)
  4001ac:	701a      	strb	r2, [r3, #0]
  4001ae:	4770      	bx	lr
  4001b0:	4003c000 	.word	0x4003c000
  4001b4:	2040088c 	.word	0x2040088c
  4001b8:	20400888 	.word	0x20400888

004001bc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001be:	b083      	sub	sp, #12
  4001c0:	4605      	mov	r5, r0
  4001c2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001c4:	2300      	movs	r3, #0
  4001c6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001c8:	4b29      	ldr	r3, [pc, #164]	; (400270 <usart_serial_getchar+0xb4>)
  4001ca:	4298      	cmp	r0, r3
  4001cc:	d107      	bne.n	4001de <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4001ce:	461f      	mov	r7, r3
  4001d0:	4e28      	ldr	r6, [pc, #160]	; (400274 <usart_serial_getchar+0xb8>)
  4001d2:	4621      	mov	r1, r4
  4001d4:	4638      	mov	r0, r7
  4001d6:	47b0      	blx	r6
  4001d8:	2800      	cmp	r0, #0
  4001da:	d1fa      	bne.n	4001d2 <usart_serial_getchar+0x16>
  4001dc:	e015      	b.n	40020a <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b26      	ldr	r3, [pc, #152]	; (400278 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d107      	bne.n	4001f4 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4001e4:	461f      	mov	r7, r3
  4001e6:	4e23      	ldr	r6, [pc, #140]	; (400274 <usart_serial_getchar+0xb8>)
  4001e8:	4621      	mov	r1, r4
  4001ea:	4638      	mov	r0, r7
  4001ec:	47b0      	blx	r6
  4001ee:	2800      	cmp	r0, #0
  4001f0:	d1fa      	bne.n	4001e8 <usart_serial_getchar+0x2c>
  4001f2:	e015      	b.n	400220 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001f4:	4b21      	ldr	r3, [pc, #132]	; (40027c <usart_serial_getchar+0xc0>)
  4001f6:	4298      	cmp	r0, r3
  4001f8:	d107      	bne.n	40020a <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  4001fa:	461f      	mov	r7, r3
  4001fc:	4e1d      	ldr	r6, [pc, #116]	; (400274 <usart_serial_getchar+0xb8>)
  4001fe:	4621      	mov	r1, r4
  400200:	4638      	mov	r0, r7
  400202:	47b0      	blx	r6
  400204:	2800      	cmp	r0, #0
  400206:	d1fa      	bne.n	4001fe <usart_serial_getchar+0x42>
  400208:	e017      	b.n	40023a <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40020a:	4b1d      	ldr	r3, [pc, #116]	; (400280 <usart_serial_getchar+0xc4>)
  40020c:	429d      	cmp	r5, r3
  40020e:	d107      	bne.n	400220 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  400210:	461f      	mov	r7, r3
  400212:	4e18      	ldr	r6, [pc, #96]	; (400274 <usart_serial_getchar+0xb8>)
  400214:	4621      	mov	r1, r4
  400216:	4638      	mov	r0, r7
  400218:	47b0      	blx	r6
  40021a:	2800      	cmp	r0, #0
  40021c:	d1fa      	bne.n	400214 <usart_serial_getchar+0x58>
  40021e:	e019      	b.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400220:	4b18      	ldr	r3, [pc, #96]	; (400284 <usart_serial_getchar+0xc8>)
  400222:	429d      	cmp	r5, r3
  400224:	d109      	bne.n	40023a <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  400226:	461e      	mov	r6, r3
  400228:	4d17      	ldr	r5, [pc, #92]	; (400288 <usart_serial_getchar+0xcc>)
  40022a:	a901      	add	r1, sp, #4
  40022c:	4630      	mov	r0, r6
  40022e:	47a8      	blx	r5
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  400234:	9b01      	ldr	r3, [sp, #4]
  400236:	7023      	strb	r3, [r4, #0]
  400238:	e018      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40023a:	4b14      	ldr	r3, [pc, #80]	; (40028c <usart_serial_getchar+0xd0>)
  40023c:	429d      	cmp	r5, r3
  40023e:	d109      	bne.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  400240:	461e      	mov	r6, r3
  400242:	4d11      	ldr	r5, [pc, #68]	; (400288 <usart_serial_getchar+0xcc>)
  400244:	a901      	add	r1, sp, #4
  400246:	4630      	mov	r0, r6
  400248:	47a8      	blx	r5
  40024a:	2800      	cmp	r0, #0
  40024c:	d1fa      	bne.n	400244 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  40024e:	9b01      	ldr	r3, [sp, #4]
  400250:	7023      	strb	r3, [r4, #0]
  400252:	e00b      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400254:	4b0e      	ldr	r3, [pc, #56]	; (400290 <usart_serial_getchar+0xd4>)
  400256:	429d      	cmp	r5, r3
  400258:	d108      	bne.n	40026c <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d0a      	ldr	r5, [pc, #40]	; (400288 <usart_serial_getchar+0xcc>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40026c:	b003      	add	sp, #12
  40026e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400270:	400e0800 	.word	0x400e0800
  400274:	004010e5 	.word	0x004010e5
  400278:	400e0a00 	.word	0x400e0a00
  40027c:	400e1a00 	.word	0x400e1a00
  400280:	400e1c00 	.word	0x400e1c00
  400284:	40024000 	.word	0x40024000
  400288:	004011fd 	.word	0x004011fd
  40028c:	40028000 	.word	0x40028000
  400290:	4002c000 	.word	0x4002c000

00400294 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400294:	b570      	push	{r4, r5, r6, lr}
  400296:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400298:	4b2a      	ldr	r3, [pc, #168]	; (400344 <usart_serial_putchar+0xb0>)
  40029a:	4298      	cmp	r0, r3
  40029c:	d108      	bne.n	4002b0 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40029e:	461e      	mov	r6, r3
  4002a0:	4d29      	ldr	r5, [pc, #164]	; (400348 <usart_serial_putchar+0xb4>)
  4002a2:	4621      	mov	r1, r4
  4002a4:	4630      	mov	r0, r6
  4002a6:	47a8      	blx	r5
  4002a8:	2800      	cmp	r0, #0
  4002aa:	d1fa      	bne.n	4002a2 <usart_serial_putchar+0xe>
		return 1;
  4002ac:	2001      	movs	r0, #1
  4002ae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002b0:	4b26      	ldr	r3, [pc, #152]	; (40034c <usart_serial_putchar+0xb8>)
  4002b2:	4298      	cmp	r0, r3
  4002b4:	d108      	bne.n	4002c8 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002b6:	461e      	mov	r6, r3
  4002b8:	4d23      	ldr	r5, [pc, #140]	; (400348 <usart_serial_putchar+0xb4>)
  4002ba:	4621      	mov	r1, r4
  4002bc:	4630      	mov	r0, r6
  4002be:	47a8      	blx	r5
  4002c0:	2800      	cmp	r0, #0
  4002c2:	d1fa      	bne.n	4002ba <usart_serial_putchar+0x26>
		return 1;
  4002c4:	2001      	movs	r0, #1
  4002c6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002c8:	4b21      	ldr	r3, [pc, #132]	; (400350 <usart_serial_putchar+0xbc>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d108      	bne.n	4002e0 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ce:	461e      	mov	r6, r3
  4002d0:	4d1d      	ldr	r5, [pc, #116]	; (400348 <usart_serial_putchar+0xb4>)
  4002d2:	4621      	mov	r1, r4
  4002d4:	4630      	mov	r0, r6
  4002d6:	47a8      	blx	r5
  4002d8:	2800      	cmp	r0, #0
  4002da:	d1fa      	bne.n	4002d2 <usart_serial_putchar+0x3e>
		return 1;
  4002dc:	2001      	movs	r0, #1
  4002de:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002e0:	4b1c      	ldr	r3, [pc, #112]	; (400354 <usart_serial_putchar+0xc0>)
  4002e2:	4298      	cmp	r0, r3
  4002e4:	d108      	bne.n	4002f8 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002e6:	461e      	mov	r6, r3
  4002e8:	4d17      	ldr	r5, [pc, #92]	; (400348 <usart_serial_putchar+0xb4>)
  4002ea:	4621      	mov	r1, r4
  4002ec:	4630      	mov	r0, r6
  4002ee:	47a8      	blx	r5
  4002f0:	2800      	cmp	r0, #0
  4002f2:	d1fa      	bne.n	4002ea <usart_serial_putchar+0x56>
		return 1;
  4002f4:	2001      	movs	r0, #1
  4002f6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002f8:	4b17      	ldr	r3, [pc, #92]	; (400358 <usart_serial_putchar+0xc4>)
  4002fa:	4298      	cmp	r0, r3
  4002fc:	d108      	bne.n	400310 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d16      	ldr	r5, [pc, #88]	; (40035c <usart_serial_putchar+0xc8>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x6e>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400310:	4b13      	ldr	r3, [pc, #76]	; (400360 <usart_serial_putchar+0xcc>)
  400312:	4298      	cmp	r0, r3
  400314:	d108      	bne.n	400328 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  400316:	461e      	mov	r6, r3
  400318:	4d10      	ldr	r5, [pc, #64]	; (40035c <usart_serial_putchar+0xc8>)
  40031a:	4621      	mov	r1, r4
  40031c:	4630      	mov	r0, r6
  40031e:	47a8      	blx	r5
  400320:	2800      	cmp	r0, #0
  400322:	d1fa      	bne.n	40031a <usart_serial_putchar+0x86>
		return 1;
  400324:	2001      	movs	r0, #1
  400326:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400328:	4b0e      	ldr	r3, [pc, #56]	; (400364 <usart_serial_putchar+0xd0>)
  40032a:	4298      	cmp	r0, r3
  40032c:	d108      	bne.n	400340 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  40032e:	461e      	mov	r6, r3
  400330:	4d0a      	ldr	r5, [pc, #40]	; (40035c <usart_serial_putchar+0xc8>)
  400332:	4621      	mov	r1, r4
  400334:	4630      	mov	r0, r6
  400336:	47a8      	blx	r5
  400338:	2800      	cmp	r0, #0
  40033a:	d1fa      	bne.n	400332 <usart_serial_putchar+0x9e>
		return 1;
  40033c:	2001      	movs	r0, #1
  40033e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400340:	2000      	movs	r0, #0
}
  400342:	bd70      	pop	{r4, r5, r6, pc}
  400344:	400e0800 	.word	0x400e0800
  400348:	004010d1 	.word	0x004010d1
  40034c:	400e0a00 	.word	0x400e0a00
  400350:	400e1a00 	.word	0x400e1a00
  400354:	400e1c00 	.word	0x400e1c00
  400358:	40024000 	.word	0x40024000
  40035c:	004011e5 	.word	0x004011e5
  400360:	40028000 	.word	0x40028000
  400364:	4002c000 	.word	0x4002c000

00400368 <RTC_init>:
}


// Configuração do RTC (exemplo 11)
void RTC_init(void)
{
  400368:	b570      	push	{r4, r5, r6, lr}
  40036a:	b082      	sub	sp, #8
	// configura o PMC
	pmc_enable_periph_clk(ID_RTC);
  40036c:	2002      	movs	r0, #2
  40036e:	4b0c      	ldr	r3, [pc, #48]	; (4003a0 <RTC_init+0x38>)
  400370:	4798      	blx	r3

	// configura o RTC para o modo de 24hrs
	rtc_set_hour_mode(RTC, 0);
  400372:	4c0c      	ldr	r4, [pc, #48]	; (4003a4 <RTC_init+0x3c>)
  400374:	2100      	movs	r1, #0
  400376:	4620      	mov	r0, r4
  400378:	4b0b      	ldr	r3, [pc, #44]	; (4003a8 <RTC_init+0x40>)
  40037a:	4798      	blx	r3

	// configura data e hora manualmente
	// no caso estou fazendo uma "gambiarra", pois só
	// preciso de interrupções de 1 em 1 segundo
	rtc_set_date(RTC, YEAR, MONTH, DAY, WEEK);
  40037c:	2511      	movs	r5, #17
  40037e:	9500      	str	r5, [sp, #0]
  400380:	462b      	mov	r3, r5
  400382:	2204      	movs	r2, #4
  400384:	f240 71e1 	movw	r1, #2017	; 0x7e1
  400388:	4620      	mov	r0, r4
  40038a:	4e08      	ldr	r6, [pc, #32]	; (4003ac <RTC_init+0x44>)
  40038c:	47b0      	blx	r6
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  40038e:	2300      	movs	r3, #0
  400390:	2212      	movs	r2, #18
  400392:	4629      	mov	r1, r5
  400394:	4620      	mov	r0, r4
  400396:	4c06      	ldr	r4, [pc, #24]	; (4003b0 <RTC_init+0x48>)
  400398:	47a0      	blx	r4
}
  40039a:	b002      	add	sp, #8
  40039c:	bd70      	pop	{r4, r5, r6, pc}
  40039e:	bf00      	nop
  4003a0:	0040107d 	.word	0x0040107d
  4003a4:	400e1860 	.word	0x400e1860
  4003a8:	00400641 	.word	0x00400641
  4003ac:	004007b9 	.word	0x004007b9
  4003b0:	004006b5 	.word	0x004006b5

004003b4 <TC1_init>:

void TC1_init(void)
{
  4003b4:	b530      	push	{r4, r5, lr}
  4003b6:	b085      	sub	sp, #20
	uint32_t ul_div, ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	// Configura o PMC
	pmc_enable_periph_clk(ID_TC1);
  4003b8:	2018      	movs	r0, #24
  4003ba:	4b14      	ldr	r3, [pc, #80]	; (40040c <TC1_init+0x58>)
  4003bc:	4798      	blx	r3

	// Configura o TC para operar em 1MHz (1s) e interrupcao
	// no RC compare
	tc_find_mck_divisor(FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4003be:	4d14      	ldr	r5, [pc, #80]	; (400410 <TC1_init+0x5c>)
  4003c0:	9500      	str	r5, [sp, #0]
  4003c2:	ab02      	add	r3, sp, #8
  4003c4:	aa03      	add	r2, sp, #12
  4003c6:	4629      	mov	r1, r5
  4003c8:	2001      	movs	r0, #1
  4003ca:	4c12      	ldr	r4, [pc, #72]	; (400414 <TC1_init+0x60>)
  4003cc:	47a0      	blx	r4
	tc_init(TC0, TC1_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4003ce:	4c12      	ldr	r4, [pc, #72]	; (400418 <TC1_init+0x64>)
  4003d0:	9a02      	ldr	r2, [sp, #8]
  4003d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4003d6:	2101      	movs	r1, #1
  4003d8:	4620      	mov	r0, r4
  4003da:	4b10      	ldr	r3, [pc, #64]	; (40041c <TC1_init+0x68>)
  4003dc:	4798      	blx	r3
	// a divisao abaixo é um macete para chegar no valor desejado
	tc_write_rc(TC0, TC1_CHANNEL, (ul_sysclk / ul_div) / FREQ);
  4003de:	9a03      	ldr	r2, [sp, #12]
  4003e0:	fbb5 f2f2 	udiv	r2, r5, r2
  4003e4:	2101      	movs	r1, #1
  4003e6:	4620      	mov	r0, r4
  4003e8:	4b0d      	ldr	r3, [pc, #52]	; (400420 <TC1_init+0x6c>)
  4003ea:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4003f0:	4b0c      	ldr	r3, [pc, #48]	; (400424 <TC1_init+0x70>)
  4003f2:	601a      	str	r2, [r3, #0]

	// Configura e ativa a interrupção no TC canal 0
	NVIC_EnableIRQ((IRQn_Type) ID_TC1);
	tc_enable_interrupt(TC0, TC1_CHANNEL, TC_IER_CPCS);
  4003f4:	2210      	movs	r2, #16
  4003f6:	2101      	movs	r1, #1
  4003f8:	4620      	mov	r0, r4
  4003fa:	4b0b      	ldr	r3, [pc, #44]	; (400428 <TC1_init+0x74>)
  4003fc:	4798      	blx	r3

	// inicializa
	tc_start(TC0, TC1_CHANNEL);
  4003fe:	2101      	movs	r1, #1
  400400:	4620      	mov	r0, r4
  400402:	4b0a      	ldr	r3, [pc, #40]	; (40042c <TC1_init+0x78>)
  400404:	4798      	blx	r3
}
  400406:	b005      	add	sp, #20
  400408:	bd30      	pop	{r4, r5, pc}
  40040a:	bf00      	nop
  40040c:	0040107d 	.word	0x0040107d
  400410:	11e1a300 	.word	0x11e1a300
  400414:	004008ad 	.word	0x004008ad
  400418:	4000c000 	.word	0x4000c000
  40041c:	00400871 	.word	0x00400871
  400420:	00400895 	.word	0x00400895
  400424:	e000e100 	.word	0xe000e100
  400428:	0040089d 	.word	0x0040089d
  40042c:	0040088d 	.word	0x0040088d

00400430 <TC1_Handler>:

void TC1_Handler(void)
{
  400430:	b530      	push	{r4, r5, lr}
  400432:	b08d      	sub	sp, #52	; 0x34
	volatile uint32_t ul_dummy;
	uint32_t pul_hour, pul_minute, pul_second;
	uint32_t pul_day, pul_month, pul_year, pul_week;

	// devemos indicar ao TC que a interrupcao foi satisfeita
	ul_dummy = tc_get_status(TC0, TC1_CHANNEL);
  400434:	2101      	movs	r1, #1
  400436:	4820      	ldr	r0, [pc, #128]	; (4004b8 <TC1_Handler+0x88>)
  400438:	4b20      	ldr	r3, [pc, #128]	; (4004bc <TC1_Handler+0x8c>)
  40043a:	4798      	blx	r3
  40043c:	900b      	str	r0, [sp, #44]	; 0x2c
	UNUSED(ul_dummy);
  40043e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	// chamado apos o intervalo desejado (1s)
	// printa temperatura
	rtc_get_date(RTC, &pul_year, &pul_month, &pul_day, &pul_week);
  400440:	4c1f      	ldr	r4, [pc, #124]	; (4004c0 <TC1_Handler+0x90>)
  400442:	ab04      	add	r3, sp, #16
  400444:	9300      	str	r3, [sp, #0]
  400446:	ab07      	add	r3, sp, #28
  400448:	aa06      	add	r2, sp, #24
  40044a:	a905      	add	r1, sp, #20
  40044c:	4620      	mov	r0, r4
  40044e:	4d1d      	ldr	r5, [pc, #116]	; (4004c4 <TC1_Handler+0x94>)
  400450:	47a8      	blx	r5
	rtc_get_time(RTC, &pul_hour, &pul_minute, &pul_second);
  400452:	ab08      	add	r3, sp, #32
  400454:	aa09      	add	r2, sp, #36	; 0x24
  400456:	a90a      	add	r1, sp, #40	; 0x28
  400458:	4620      	mov	r0, r4
  40045a:	4c1b      	ldr	r4, [pc, #108]	; (4004c8 <TC1_Handler+0x98>)
  40045c:	47a0      	blx	r4
			pul_month,
			pul_year,
			pul_hour,
			pul_minute,
			pul_second,
			(uint32_t) convert_adc_to_temp(g_ul_value));
  40045e:	4b1b      	ldr	r3, [pc, #108]	; (4004cc <TC1_Handler+0x9c>)
  400460:	681a      	ldr	r2, [r3, #0]
	UNUSED(ul_dummy);
	// chamado apos o intervalo desejado (1s)
	// printa temperatura
	rtc_get_date(RTC, &pul_year, &pul_month, &pul_day, &pul_week);
	rtc_get_time(RTC, &pul_hour, &pul_minute, &pul_second);
	printf("%02d/%02d/%04d - %02d:%02d:%02d - Temp : %dºC \r\n",
  400462:	f640 43e4 	movw	r3, #3300	; 0xce4
  400466:	fb03 f202 	mul.w	r2, r3, r2
  40046a:	4b19      	ldr	r3, [pc, #100]	; (4004d0 <TC1_Handler+0xa0>)
  40046c:	fba3 1302 	umull	r1, r3, r3, r2
  400470:	1ad2      	subs	r2, r2, r3
  400472:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  400476:	0adb      	lsrs	r3, r3, #11
  400478:	f5a3 7234 	sub.w	r2, r3, #720	; 0x2d0
  40047c:	2364      	movs	r3, #100	; 0x64
  40047e:	fb03 f302 	mul.w	r3, r3, r2
  400482:	4a14      	ldr	r2, [pc, #80]	; (4004d4 <TC1_Handler+0xa4>)
  400484:	fb82 1203 	smull	r1, r2, r2, r3
  400488:	441a      	add	r2, r3
  40048a:	17db      	asrs	r3, r3, #31
  40048c:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
  400490:	331b      	adds	r3, #27
  400492:	9303      	str	r3, [sp, #12]
  400494:	9b08      	ldr	r3, [sp, #32]
  400496:	9302      	str	r3, [sp, #8]
  400498:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40049a:	9301      	str	r3, [sp, #4]
  40049c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40049e:	9300      	str	r3, [sp, #0]
  4004a0:	9b05      	ldr	r3, [sp, #20]
  4004a2:	9a06      	ldr	r2, [sp, #24]
  4004a4:	9907      	ldr	r1, [sp, #28]
  4004a6:	480c      	ldr	r0, [pc, #48]	; (4004d8 <TC1_Handler+0xa8>)
  4004a8:	4c0c      	ldr	r4, [pc, #48]	; (4004dc <TC1_Handler+0xac>)
  4004aa:	47a0      	blx	r4
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  4004ac:	2202      	movs	r2, #2
  4004ae:	4b0c      	ldr	r3, [pc, #48]	; (4004e0 <TC1_Handler+0xb0>)
  4004b0:	601a      	str	r2, [r3, #0]
			pul_hour,
			pul_minute,
			pul_second,
			(uint32_t) convert_adc_to_temp(g_ul_value));
	afec_start_software_conversion(AFEC0);
}
  4004b2:	b00d      	add	sp, #52	; 0x34
  4004b4:	bd30      	pop	{r4, r5, pc}
  4004b6:	bf00      	nop
  4004b8:	4000c000 	.word	0x4000c000
  4004bc:	004008a5 	.word	0x004008a5
  4004c0:	400e1860 	.word	0x400e1860
  4004c4:	00400745 	.word	0x00400745
  4004c8:	00400659 	.word	0x00400659
  4004cc:	2040088c 	.word	0x2040088c
  4004d0:	00100101 	.word	0x00100101
  4004d4:	8ca29c05 	.word	0x8ca29c05
  4004d8:	004045d0 	.word	0x004045d0
  4004dc:	00401531 	.word	0x00401531
  4004e0:	4003c000 	.word	0x4003c000

004004e4 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4004e6:	b091      	sub	sp, #68	; 0x44

	/* Initialize the SAM system. */
	sysclk_init();
  4004e8:	4b38      	ldr	r3, [pc, #224]	; (4005cc <main+0xe8>)
  4004ea:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004ec:	200a      	movs	r0, #10
  4004ee:	4c38      	ldr	r4, [pc, #224]	; (4005d0 <main+0xec>)
  4004f0:	47a0      	blx	r4
  4004f2:	200b      	movs	r0, #11
  4004f4:	47a0      	blx	r4
  4004f6:	200c      	movs	r0, #12
  4004f8:	47a0      	blx	r4
  4004fa:	2010      	movs	r0, #16
  4004fc:	47a0      	blx	r4
  4004fe:	2011      	movs	r0, #17
  400500:	47a0      	blx	r4
	ioport_init();
	board_init();
  400502:	4b34      	ldr	r3, [pc, #208]	; (4005d4 <main+0xf0>)
  400504:	4798      	blx	r3
  400506:	200e      	movs	r0, #14
  400508:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40050a:	4e33      	ldr	r6, [pc, #204]	; (4005d8 <main+0xf4>)
  40050c:	4b33      	ldr	r3, [pc, #204]	; (4005dc <main+0xf8>)
  40050e:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400510:	4a33      	ldr	r2, [pc, #204]	; (4005e0 <main+0xfc>)
  400512:	4b34      	ldr	r3, [pc, #208]	; (4005e4 <main+0x100>)
  400514:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400516:	4a34      	ldr	r2, [pc, #208]	; (4005e8 <main+0x104>)
  400518:	4b34      	ldr	r3, [pc, #208]	; (4005ec <main+0x108>)
  40051a:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40051c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400520:	9301      	str	r3, [sp, #4]
	usart_settings.char_length = opt->charlength;
  400522:	23c0      	movs	r3, #192	; 0xc0
  400524:	9302      	str	r3, [sp, #8]
	usart_settings.parity_type = opt->paritytype;
  400526:	f44f 6700 	mov.w	r7, #2048	; 0x800
  40052a:	9703      	str	r7, [sp, #12]
	usart_settings.stop_bits= opt->stopbits;
  40052c:	2500      	movs	r5, #0
  40052e:	9504      	str	r5, [sp, #16]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400530:	9505      	str	r5, [sp, #20]
  400532:	200e      	movs	r0, #14
  400534:	47a0      	blx	r4
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400536:	4a2e      	ldr	r2, [pc, #184]	; (4005f0 <main+0x10c>)
  400538:	a901      	add	r1, sp, #4
  40053a:	4630      	mov	r0, r6
  40053c:	4b2d      	ldr	r3, [pc, #180]	; (4005f4 <main+0x110>)
  40053e:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400540:	4630      	mov	r0, r6
  400542:	4b2d      	ldr	r3, [pc, #180]	; (4005f8 <main+0x114>)
  400544:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400546:	4630      	mov	r0, r6
  400548:	4b2c      	ldr	r3, [pc, #176]	; (4005fc <main+0x118>)
  40054a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40054c:	4e2c      	ldr	r6, [pc, #176]	; (400600 <main+0x11c>)
  40054e:	6833      	ldr	r3, [r6, #0]
  400550:	4629      	mov	r1, r5
  400552:	6898      	ldr	r0, [r3, #8]
  400554:	4c2b      	ldr	r4, [pc, #172]	; (400604 <main+0x120>)
  400556:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400558:	6833      	ldr	r3, [r6, #0]
  40055a:	4629      	mov	r1, r5
  40055c:	6858      	ldr	r0, [r3, #4]
  40055e:	47a0      	blx	r4

	/* inicializa console (printf) */
	configure_console();

	/* Output example information. */
	puts(STRING_HEADER);
  400560:	4829      	ldr	r0, [pc, #164]	; (400608 <main+0x124>)
  400562:	4b2a      	ldr	r3, [pc, #168]	; (40060c <main+0x128>)
  400564:	4798      	blx	r3
	/*************************************
	* Ativa e configura AFEC
	*************************************/

	/* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  400566:	4c2a      	ldr	r4, [pc, #168]	; (400610 <main+0x12c>)
  400568:	4620      	mov	r0, r4
  40056a:	4b2a      	ldr	r3, [pc, #168]	; (400614 <main+0x130>)
  40056c:	4798      	blx	r3

	/* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

	/* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  40056e:	a80a      	add	r0, sp, #40	; 0x28
  400570:	4b29      	ldr	r3, [pc, #164]	; (400618 <main+0x134>)
  400572:	4798      	blx	r3

	/* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  400574:	a90a      	add	r1, sp, #40	; 0x28
  400576:	4620      	mov	r0, r4
  400578:	4b28      	ldr	r3, [pc, #160]	; (40061c <main+0x138>)
  40057a:	4798      	blx	r3
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  40057c:	6863      	ldr	r3, [r4, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40057e:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  400582:	6063      	str	r3, [r4, #4]

	/* Configura trigger por software */
	afec_set_trigger(AFEC0, AFEC_TRIG_SW);

	/* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1);
  400584:	2301      	movs	r3, #1
  400586:	4a26      	ldr	r2, [pc, #152]	; (400620 <main+0x13c>)
  400588:	210b      	movs	r1, #11
  40058a:	4620      	mov	r0, r4
  40058c:	4e25      	ldr	r6, [pc, #148]	; (400624 <main+0x140>)
  40058e:	47b0      	blx	r6

	/*** Configuracao específica do canal AFEC ***/
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  400590:	a809      	add	r0, sp, #36	; 0x24
  400592:	4b25      	ldr	r3, [pc, #148]	; (400628 <main+0x144>)
  400594:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  400596:	f88d 5025 	strb.w	r5, [sp, #37]	; 0x25
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  40059a:	aa09      	add	r2, sp, #36	; 0x24
  40059c:	210b      	movs	r1, #11
  40059e:	4620      	mov	r0, r4
  4005a0:	4b22      	ldr	r3, [pc, #136]	; (40062c <main+0x148>)
  4005a2:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4005a4:	230b      	movs	r3, #11
  4005a6:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4005a8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4005ac:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

	/***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4005ae:	a807      	add	r0, sp, #28
  4005b0:	4b1f      	ldr	r3, [pc, #124]	; (400630 <main+0x14c>)
  4005b2:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  4005b4:	a907      	add	r1, sp, #28
  4005b6:	4620      	mov	r0, r4
  4005b8:	4b1e      	ldr	r3, [pc, #120]	; (400634 <main+0x150>)
  4005ba:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4005bc:	6167      	str	r7, [r4, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  4005be:	2302      	movs	r3, #2
  4005c0:	6023      	str	r3, [r4, #0]
	/* Selecina canal e inicializa conversão */
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
	afec_start_software_conversion(AFEC0);

	// Configuração de interrupções de timer
	TC1_init();
  4005c2:	4b1d      	ldr	r3, [pc, #116]	; (400638 <main+0x154>)
  4005c4:	4798      	blx	r3
	RTC_init();
  4005c6:	4b1d      	ldr	r3, [pc, #116]	; (40063c <main+0x158>)
  4005c8:	4798      	blx	r3
  4005ca:	e7fe      	b.n	4005ca <main+0xe6>
  4005cc:	00400921 	.word	0x00400921
  4005d0:	0040107d 	.word	0x0040107d
  4005d4:	00400a1d 	.word	0x00400a1d
  4005d8:	40028000 	.word	0x40028000
  4005dc:	2040094c 	.word	0x2040094c
  4005e0:	00400295 	.word	0x00400295
  4005e4:	20400948 	.word	0x20400948
  4005e8:	004001bd 	.word	0x004001bd
  4005ec:	20400944 	.word	0x20400944
  4005f0:	08f0d180 	.word	0x08f0d180
  4005f4:	00401181 	.word	0x00401181
  4005f8:	004011d5 	.word	0x004011d5
  4005fc:	004011dd 	.word	0x004011dd
  400600:	20400430 	.word	0x20400430
  400604:	0040166d 	.word	0x0040166d
  400608:	00404604 	.word	0x00404604
  40060c:	0040165d 	.word	0x0040165d
  400610:	4003c000 	.word	0x4003c000
  400614:	00400e35 	.word	0x00400e35
  400618:	00400c65 	.word	0x00400c65
  40061c:	00400cb5 	.word	0x00400cb5
  400620:	0040019d 	.word	0x0040019d
  400624:	00400db5 	.word	0x00400db5
  400628:	00400c95 	.word	0x00400c95
  40062c:	00400c21 	.word	0x00400c21
  400630:	00400ca1 	.word	0x00400ca1
  400634:	00400c51 	.word	0x00400c51
  400638:	004003b5 	.word	0x004003b5
  40063c:	00400369 	.word	0x00400369

00400640 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  400640:	b121      	cbz	r1, 40064c <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  400642:	6843      	ldr	r3, [r0, #4]
  400644:	f043 0301 	orr.w	r3, r3, #1
  400648:	6043      	str	r3, [r0, #4]
  40064a:	4770      	bx	lr
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  40064c:	6843      	ldr	r3, [r0, #4]
  40064e:	f023 0301 	bic.w	r3, r3, #1
  400652:	6043      	str	r3, [r0, #4]
  400654:	4770      	bx	lr
  400656:	bf00      	nop

00400658 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  400658:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  40065a:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  40065c:	6884      	ldr	r4, [r0, #8]
  40065e:	42a5      	cmp	r5, r4
  400660:	d003      	beq.n	40066a <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  400662:	6884      	ldr	r4, [r0, #8]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
	while (ul_time != p_rtc->RTC_TIMR) {
  400664:	6885      	ldr	r5, [r0, #8]
  400666:	42a5      	cmp	r5, r4
  400668:	d1fb      	bne.n	400662 <rtc_get_time+0xa>
		ul_time = p_rtc->RTC_TIMR;
	}

	/* Hour */
	if (pul_hour) {
  40066a:	b161      	cbz	r1, 400686 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40066c:	f3c4 5001 	ubfx	r0, r4, #20, #2
  400670:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400674:	f3c4 4003 	ubfx	r0, r4, #16, #4
  400678:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  40067c:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  400680:	bf18      	it	ne
  400682:	300c      	addne	r0, #12
  400684:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  400686:	b142      	cbz	r2, 40069a <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  400688:	f3c4 3102 	ubfx	r1, r4, #12, #3
  40068c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  400690:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400694:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400698:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  40069a:	b143      	cbz	r3, 4006ae <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40069c:	f3c4 1202 	ubfx	r2, r4, #4, #3
  4006a0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4006a4:	f004 040f 	and.w	r4, r4, #15
  4006a8:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  4006ac:	601c      	str	r4, [r3, #0]
	}
}
  4006ae:	bc30      	pop	{r4, r5}
  4006b0:	4770      	bx	lr
  4006b2:	bf00      	nop

004006b4 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4006b4:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4006b6:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4006b8:	f014 0f01 	tst.w	r4, #1
  4006bc:	d005      	beq.n	4006ca <rtc_set_time+0x16>
  4006be:	290c      	cmp	r1, #12
  4006c0:	d903      	bls.n	4006ca <rtc_set_time+0x16>
			ul_hour -= 12;
  4006c2:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4006c4:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  4006c8:	e000      	b.n	4006cc <rtc_set_time+0x18>
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
	uint32_t ul_time = 0;
  4006ca:	2600      	movs	r6, #0
  4006cc:	4c1c      	ldr	r4, [pc, #112]	; (400740 <rtc_set_time+0x8c>)
  4006ce:	fba4 5703 	umull	r5, r7, r4, r3
  4006d2:	08ff      	lsrs	r7, r7, #3
  4006d4:	eb07 0587 	add.w	r5, r7, r7, lsl #2
  4006d8:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4006dc:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  4006e0:	fba4 7502 	umull	r7, r5, r4, r2
  4006e4:	08ed      	lsrs	r5, r5, #3
  4006e6:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  4006ea:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4006ee:	eba2 0245 	sub.w	r2, r2, r5, lsl #1
  4006f2:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4006f6:	4332      	orrs	r2, r6
  4006f8:	fba4 4301 	umull	r4, r3, r4, r1
  4006fc:	08db      	lsrs	r3, r3, #3
  4006fe:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400702:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400706:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
  40070a:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40070e:	6983      	ldr	r3, [r0, #24]
  400710:	f013 0f04 	tst.w	r3, #4
  400714:	d0fb      	beq.n	40070e <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400716:	6803      	ldr	r3, [r0, #0]
  400718:	f043 0301 	orr.w	r3, r3, #1
  40071c:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40071e:	6983      	ldr	r3, [r0, #24]
  400720:	f013 0f01 	tst.w	r3, #1
  400724:	d0fb      	beq.n	40071e <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400726:	2301      	movs	r3, #1
  400728:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  40072a:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  40072c:	6803      	ldr	r3, [r0, #0]
  40072e:	f023 0301 	bic.w	r3, r3, #1
  400732:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400734:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400736:	f000 0001 	and.w	r0, r0, #1
  40073a:	bcf0      	pop	{r4, r5, r6, r7}
  40073c:	4770      	bx	lr
  40073e:	bf00      	nop
  400740:	cccccccd 	.word	0xcccccccd

00400744 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  400744:	b4f0      	push	{r4, r5, r6, r7}
  400746:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  400748:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40074a:	68c4      	ldr	r4, [r0, #12]
  40074c:	42a5      	cmp	r5, r4
  40074e:	d003      	beq.n	400758 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  400750:	68c4      	ldr	r4, [r0, #12]
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
	while (ul_date != p_rtc->RTC_CALR) {
  400752:	68c5      	ldr	r5, [r0, #12]
  400754:	42a5      	cmp	r5, r4
  400756:	d1fb      	bne.n	400750 <rtc_get_date+0xc>
		ul_date = p_rtc->RTC_CALR;
	}

	/* Retrieve year */
	if (pul_year) {
  400758:	b199      	cbz	r1, 400782 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40075a:	f3c4 1002 	ubfx	r0, r4, #4, #3
  40075e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400762:	f004 000f 	and.w	r0, r4, #15
  400766:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  40076a:	f3c4 3003 	ubfx	r0, r4, #12, #4
  40076e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400772:	f3c4 2703 	ubfx	r7, r4, #8, #4
  400776:	eb07 0040 	add.w	r0, r7, r0, lsl #1
  40077a:	2764      	movs	r7, #100	; 0x64
  40077c:	fb07 0005 	mla	r0, r7, r5, r0
  400780:	6008      	str	r0, [r1, #0]
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
	}

	/* Retrieve month */
	if (pul_month) {
  400782:	b142      	cbz	r2, 400796 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400784:	f3c4 5100 	ubfx	r1, r4, #20, #1
  400788:	0088      	lsls	r0, r1, #2
  40078a:	4401      	add	r1, r0
  40078c:	f3c4 4003 	ubfx	r0, r4, #16, #4
  400790:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400794:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  400796:	b143      	cbz	r3, 4007aa <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400798:	f3c4 7201 	ubfx	r2, r4, #28, #2
  40079c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4007a0:	f3c4 6103 	ubfx	r1, r4, #24, #4
  4007a4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4007a8:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4007aa:	b116      	cbz	r6, 4007b2 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4007ac:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4007b0:	6034      	str	r4, [r6, #0]
	}
}
  4007b2:	bcf0      	pop	{r4, r5, r6, r7}
  4007b4:	4770      	bx	lr
  4007b6:	bf00      	nop

004007b8 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4007b8:	b5f0      	push	{r4, r5, r6, r7, lr}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007ba:	4e2a      	ldr	r6, [pc, #168]	; (400864 <rtc_set_date+0xac>)
  4007bc:	fba6 4e03 	umull	r4, lr, r6, r3
  4007c0:	ea4f 0ede 	mov.w	lr, lr, lsr #3
  4007c4:	9c05      	ldr	r4, [sp, #20]
  4007c6:	0564      	lsls	r4, r4, #21
  4007c8:	ea44 770e 	orr.w	r7, r4, lr, lsl #28
  4007cc:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
  4007d0:	eba3 054e 	sub.w	r5, r3, lr, lsl #1
  4007d4:	ea47 6505 	orr.w	r5, r7, r5, lsl #24
  4007d8:	fba6 4302 	umull	r4, r3, r6, r2
  4007dc:	08db      	lsrs	r3, r3, #3
  4007de:	ea45 5503 	orr.w	r5, r5, r3, lsl #20
  4007e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4007e6:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
  4007ea:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
  4007ee:	4b1e      	ldr	r3, [pc, #120]	; (400868 <rtc_set_date+0xb0>)
  4007f0:	fba3 2301 	umull	r2, r3, r3, r1
  4007f4:	099b      	lsrs	r3, r3, #6
  4007f6:	ea44 1203 	orr.w	r2, r4, r3, lsl #4
  4007fa:	4c1c      	ldr	r4, [pc, #112]	; (40086c <rtc_set_date+0xb4>)
  4007fc:	fba4 3401 	umull	r3, r4, r4, r1
  400800:	0963      	lsrs	r3, r4, #5
  400802:	fba6 5403 	umull	r5, r4, r6, r3
  400806:	08e4      	lsrs	r4, r4, #3
  400808:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40080c:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
  400810:	4313      	orrs	r3, r2
  400812:	fba6 2401 	umull	r2, r4, r6, r1
  400816:	08e4      	lsrs	r4, r4, #3
  400818:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  40081c:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
  400820:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400824:	fba6 2604 	umull	r2, r6, r6, r4
  400828:	08f6      	lsrs	r6, r6, #3
  40082a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40082e:	eba4 0646 	sub.w	r6, r4, r6, lsl #1
  400832:	ea43 3206 	orr.w	r2, r3, r6, lsl #12
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400836:	6983      	ldr	r3, [r0, #24]
  400838:	f013 0f04 	tst.w	r3, #4
  40083c:	d0fb      	beq.n	400836 <rtc_set_date+0x7e>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40083e:	6803      	ldr	r3, [r0, #0]
  400840:	f043 0302 	orr.w	r3, r3, #2
  400844:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400846:	6983      	ldr	r3, [r0, #24]
  400848:	f013 0f01 	tst.w	r3, #1
  40084c:	d0fb      	beq.n	400846 <rtc_set_date+0x8e>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40084e:	2301      	movs	r3, #1
  400850:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400852:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400854:	6803      	ldr	r3, [r0, #0]
  400856:	f023 0302 	bic.w	r3, r3, #2
  40085a:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40085c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40085e:	f000 0002 	and.w	r0, r0, #2
  400862:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400864:	cccccccd 	.word	0xcccccccd
  400868:	10624dd3 	.word	0x10624dd3
  40086c:	51eb851f 	.word	0x51eb851f

00400870 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400870:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400872:	0189      	lsls	r1, r1, #6
  400874:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400876:	2402      	movs	r4, #2
  400878:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40087a:	f04f 31ff 	mov.w	r1, #4294967295
  40087e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400880:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400882:	605a      	str	r2, [r3, #4]
}
  400884:	f85d 4b04 	ldr.w	r4, [sp], #4
  400888:	4770      	bx	lr
  40088a:	bf00      	nop

0040088c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40088c:	0189      	lsls	r1, r1, #6
  40088e:	2305      	movs	r3, #5
  400890:	5043      	str	r3, [r0, r1]
  400892:	4770      	bx	lr

00400894 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400894:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400898:	61ca      	str	r2, [r1, #28]
  40089a:	4770      	bx	lr

0040089c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40089c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4008a0:	624a      	str	r2, [r1, #36]	; 0x24
  4008a2:	4770      	bx	lr

004008a4 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4008a4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4008a8:	6a08      	ldr	r0, [r1, #32]
}
  4008aa:	4770      	bx	lr

004008ac <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4008ac:	b4f0      	push	{r4, r5, r6, r7}
  4008ae:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4008b0:	2402      	movs	r4, #2
  4008b2:	9401      	str	r4, [sp, #4]
  4008b4:	2408      	movs	r4, #8
  4008b6:	9402      	str	r4, [sp, #8]
  4008b8:	2420      	movs	r4, #32
  4008ba:	9403      	str	r4, [sp, #12]
  4008bc:	2480      	movs	r4, #128	; 0x80
  4008be:	9404      	str	r4, [sp, #16]
  4008c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4008c2:	0be4      	lsrs	r4, r4, #15
  4008c4:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4008c6:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4008ca:	d81c      	bhi.n	400906 <tc_find_mck_divisor+0x5a>
  4008cc:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4008ce:	42a0      	cmp	r0, r4
  4008d0:	d21f      	bcs.n	400912 <tc_find_mck_divisor+0x66>
  4008d2:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  4008d4:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4008d6:	f856 4f04 	ldr.w	r4, [r6, #4]!
  4008da:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4008de:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  4008e0:	4284      	cmp	r4, r0
  4008e2:	d312      	bcc.n	40090a <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  4008e4:	4287      	cmp	r7, r0
  4008e6:	d915      	bls.n	400914 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  4008e8:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4008ea:	2d05      	cmp	r5, #5
  4008ec:	d1f3      	bne.n	4008d6 <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4008ee:	2000      	movs	r0, #0
  4008f0:	e013      	b.n	40091a <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  4008f2:	a906      	add	r1, sp, #24
  4008f4:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4008f8:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4008fc:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  4008fe:	b133      	cbz	r3, 40090e <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  400900:	601d      	str	r5, [r3, #0]
	}

	return 1;
  400902:	2001      	movs	r0, #1
  400904:	e009      	b.n	40091a <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  400906:	2000      	movs	r0, #0
  400908:	e007      	b.n	40091a <tc_find_mck_divisor+0x6e>
  40090a:	2000      	movs	r0, #0
  40090c:	e005      	b.n	40091a <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  40090e:	2001      	movs	r0, #1
  400910:	e003      	b.n	40091a <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400912:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  400914:	2a00      	cmp	r2, #0
  400916:	d1ec      	bne.n	4008f2 <tc_find_mck_divisor+0x46>
  400918:	e7f1      	b.n	4008fe <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  40091a:	b006      	add	sp, #24
  40091c:	bcf0      	pop	{r4, r5, r6, r7}
  40091e:	4770      	bx	lr

00400920 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400920:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400922:	4810      	ldr	r0, [pc, #64]	; (400964 <sysclk_init+0x44>)
  400924:	4b10      	ldr	r3, [pc, #64]	; (400968 <sysclk_init+0x48>)
  400926:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400928:	213e      	movs	r1, #62	; 0x3e
  40092a:	2000      	movs	r0, #0
  40092c:	4b0f      	ldr	r3, [pc, #60]	; (40096c <sysclk_init+0x4c>)
  40092e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400930:	4c0f      	ldr	r4, [pc, #60]	; (400970 <sysclk_init+0x50>)
  400932:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400934:	2800      	cmp	r0, #0
  400936:	d0fc      	beq.n	400932 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400938:	4b0e      	ldr	r3, [pc, #56]	; (400974 <sysclk_init+0x54>)
  40093a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40093c:	4a0e      	ldr	r2, [pc, #56]	; (400978 <sysclk_init+0x58>)
  40093e:	4b0f      	ldr	r3, [pc, #60]	; (40097c <sysclk_init+0x5c>)
  400940:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400942:	4c0f      	ldr	r4, [pc, #60]	; (400980 <sysclk_init+0x60>)
  400944:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400946:	2800      	cmp	r0, #0
  400948:	d0fc      	beq.n	400944 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40094a:	2002      	movs	r0, #2
  40094c:	4b0d      	ldr	r3, [pc, #52]	; (400984 <sysclk_init+0x64>)
  40094e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400950:	2000      	movs	r0, #0
  400952:	4b0d      	ldr	r3, [pc, #52]	; (400988 <sysclk_init+0x68>)
  400954:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400956:	4b0d      	ldr	r3, [pc, #52]	; (40098c <sysclk_init+0x6c>)
  400958:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40095a:	4802      	ldr	r0, [pc, #8]	; (400964 <sysclk_init+0x44>)
  40095c:	4b02      	ldr	r3, [pc, #8]	; (400968 <sysclk_init+0x48>)
  40095e:	4798      	blx	r3
  400960:	bd10      	pop	{r4, pc}
  400962:	bf00      	nop
  400964:	11e1a300 	.word	0x11e1a300
  400968:	00401405 	.word	0x00401405
  40096c:	00400ff9 	.word	0x00400ff9
  400970:	0040104d 	.word	0x0040104d
  400974:	0040105d 	.word	0x0040105d
  400978:	20183f01 	.word	0x20183f01
  40097c:	400e0600 	.word	0x400e0600
  400980:	0040106d 	.word	0x0040106d
  400984:	00400f55 	.word	0x00400f55
  400988:	00400f91 	.word	0x00400f91
  40098c:	004012f5 	.word	0x004012f5

00400990 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400990:	b990      	cbnz	r0, 4009b8 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400996:	460c      	mov	r4, r1
  400998:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40099a:	2a00      	cmp	r2, #0
  40099c:	dd0f      	ble.n	4009be <_read+0x2e>
  40099e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4009a0:	4e08      	ldr	r6, [pc, #32]	; (4009c4 <_read+0x34>)
  4009a2:	4d09      	ldr	r5, [pc, #36]	; (4009c8 <_read+0x38>)
  4009a4:	6830      	ldr	r0, [r6, #0]
  4009a6:	4621      	mov	r1, r4
  4009a8:	682b      	ldr	r3, [r5, #0]
  4009aa:	4798      	blx	r3
		ptr++;
  4009ac:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4009ae:	42a7      	cmp	r7, r4
  4009b0:	d1f8      	bne.n	4009a4 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4009b2:	4640      	mov	r0, r8
  4009b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4009b8:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4009bc:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4009be:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4009c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009c4:	2040094c 	.word	0x2040094c
  4009c8:	20400944 	.word	0x20400944

004009cc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4009cc:	3801      	subs	r0, #1
  4009ce:	2802      	cmp	r0, #2
  4009d0:	d815      	bhi.n	4009fe <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4009d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009d6:	460e      	mov	r6, r1
  4009d8:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4009da:	b19a      	cbz	r2, 400a04 <_write+0x38>
  4009dc:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4009de:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400a18 <_write+0x4c>
  4009e2:	4f0c      	ldr	r7, [pc, #48]	; (400a14 <_write+0x48>)
  4009e4:	f8d8 0000 	ldr.w	r0, [r8]
  4009e8:	f815 1b01 	ldrb.w	r1, [r5], #1
  4009ec:	683b      	ldr	r3, [r7, #0]
  4009ee:	4798      	blx	r3
  4009f0:	2800      	cmp	r0, #0
  4009f2:	db0a      	blt.n	400a0a <_write+0x3e>
  4009f4:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4009f6:	3c01      	subs	r4, #1
  4009f8:	d1f4      	bne.n	4009e4 <_write+0x18>
  4009fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4009fe:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400a02:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400a04:	2000      	movs	r0, #0
  400a06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400a0a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400a0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a12:	bf00      	nop
  400a14:	20400948 	.word	0x20400948
  400a18:	2040094c 	.word	0x2040094c

00400a1c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a22:	4b57      	ldr	r3, [pc, #348]	; (400b80 <board_init+0x164>)
  400a24:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a26:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400a2a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a2e:	4b55      	ldr	r3, [pc, #340]	; (400b84 <board_init+0x168>)
  400a30:	2200      	movs	r2, #0
  400a32:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a36:	695a      	ldr	r2, [r3, #20]
  400a38:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a3c:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a3e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400a42:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a46:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a4a:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a4e:	f006 0707 	and.w	r7, r6, #7
  400a52:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400a54:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a58:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  400a5c:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a60:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a64:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400a66:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400a68:	fa05 f107 	lsl.w	r1, r5, r7
  400a6c:	fa03 f200 	lsl.w	r2, r3, r0
  400a70:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  400a72:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  400a76:	3b01      	subs	r3, #1
  400a78:	f1b3 3fff 	cmp.w	r3, #4294967295
  400a7c:	d1f6      	bne.n	400a6c <board_init+0x50>
        } while(sets--);
  400a7e:	3d01      	subs	r5, #1
  400a80:	f1b5 3fff 	cmp.w	r5, #4294967295
  400a84:	d1ef      	bne.n	400a66 <board_init+0x4a>
  400a86:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400a8a:	4b3e      	ldr	r3, [pc, #248]	; (400b84 <board_init+0x168>)
  400a8c:	695a      	ldr	r2, [r3, #20]
  400a8e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400a92:	615a      	str	r2, [r3, #20]
  400a94:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400a98:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a9c:	4a3a      	ldr	r2, [pc, #232]	; (400b88 <board_init+0x16c>)
  400a9e:	493b      	ldr	r1, [pc, #236]	; (400b8c <board_init+0x170>)
  400aa0:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400aa2:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400aa6:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400aa8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400aac:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ab0:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400ab4:	f022 0201 	bic.w	r2, r2, #1
  400ab8:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400abc:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400ac0:	f022 0201 	bic.w	r2, r2, #1
  400ac4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400ac8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400acc:	f3bf 8f6f 	isb	sy
  400ad0:	200a      	movs	r0, #10
  400ad2:	4c2f      	ldr	r4, [pc, #188]	; (400b90 <board_init+0x174>)
  400ad4:	47a0      	blx	r4
  400ad6:	200b      	movs	r0, #11
  400ad8:	47a0      	blx	r4
  400ada:	200c      	movs	r0, #12
  400adc:	47a0      	blx	r4
  400ade:	2010      	movs	r0, #16
  400ae0:	47a0      	blx	r4
  400ae2:	2011      	movs	r0, #17
  400ae4:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ae6:	4b2b      	ldr	r3, [pc, #172]	; (400b94 <board_init+0x178>)
  400ae8:	f44f 7280 	mov.w	r2, #256	; 0x100
  400aec:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aee:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400af2:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400af4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400af8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400afc:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400afe:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  400b02:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400b04:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400b08:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400b0a:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400b0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400b10:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b12:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b16:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400b18:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b1a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b1e:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b20:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b24:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b28:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400b2c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b30:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400b32:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400b36:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400b38:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400b3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400b3e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b40:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400b44:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400b46:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b48:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400b4c:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b4e:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400b50:	4a11      	ldr	r2, [pc, #68]	; (400b98 <board_init+0x17c>)
  400b52:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400b56:	f043 0310 	orr.w	r3, r3, #16
  400b5a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400b5e:	4b0f      	ldr	r3, [pc, #60]	; (400b9c <board_init+0x180>)
  400b60:	2210      	movs	r2, #16
  400b62:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400b64:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400b68:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400b6a:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400b6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400b70:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b72:	4311      	orrs	r1, r2
  400b74:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  400b76:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b78:	4311      	orrs	r1, r2
  400b7a:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b7c:	605a      	str	r2, [r3, #4]
  400b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b80:	400e1850 	.word	0x400e1850
  400b84:	e000ed00 	.word	0xe000ed00
  400b88:	400e0c00 	.word	0x400e0c00
  400b8c:	5a00080c 	.word	0x5a00080c
  400b90:	0040107d 	.word	0x0040107d
  400b94:	400e1200 	.word	0x400e1200
  400b98:	40088000 	.word	0x40088000
  400b9c:	400e1000 	.word	0x400e1000

00400ba0 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400ba0:	b570      	push	{r4, r5, r6, lr}
  400ba2:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400ba4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400ba6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400ba8:	4013      	ands	r3, r2
  400baa:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400bac:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400bae:	4e1a      	ldr	r6, [pc, #104]	; (400c18 <afec_process_callback+0x78>)
  400bb0:	4d1a      	ldr	r5, [pc, #104]	; (400c1c <afec_process_callback+0x7c>)
  400bb2:	42a8      	cmp	r0, r5
  400bb4:	bf14      	ite	ne
  400bb6:	2000      	movne	r0, #0
  400bb8:	2001      	moveq	r0, #1
  400bba:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400bbc:	2c0b      	cmp	r4, #11
  400bbe:	d80a      	bhi.n	400bd6 <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400bc0:	9a01      	ldr	r2, [sp, #4]
  400bc2:	2301      	movs	r3, #1
  400bc4:	40a3      	lsls	r3, r4
  400bc6:	4213      	tst	r3, r2
  400bc8:	d020      	beq.n	400c0c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400bca:	192b      	adds	r3, r5, r4
  400bcc:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400bd0:	b1e3      	cbz	r3, 400c0c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400bd2:	4798      	blx	r3
  400bd4:	e01a      	b.n	400c0c <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400bd6:	2c0e      	cmp	r4, #14
  400bd8:	d80c      	bhi.n	400bf4 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400bda:	9a01      	ldr	r2, [sp, #4]
  400bdc:	f104 010c 	add.w	r1, r4, #12
  400be0:	2301      	movs	r3, #1
  400be2:	408b      	lsls	r3, r1
  400be4:	4213      	tst	r3, r2
  400be6:	d011      	beq.n	400c0c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400be8:	192b      	adds	r3, r5, r4
  400bea:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400bee:	b16b      	cbz	r3, 400c0c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400bf0:	4798      	blx	r3
  400bf2:	e00b      	b.n	400c0c <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400bf4:	9a01      	ldr	r2, [sp, #4]
  400bf6:	f104 010f 	add.w	r1, r4, #15
  400bfa:	2301      	movs	r3, #1
  400bfc:	408b      	lsls	r3, r1
  400bfe:	4213      	tst	r3, r2
  400c00:	d004      	beq.n	400c0c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400c02:	192b      	adds	r3, r5, r4
  400c04:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c08:	b103      	cbz	r3, 400c0c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400c0a:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400c0c:	3401      	adds	r4, #1
  400c0e:	2c10      	cmp	r4, #16
  400c10:	d1d4      	bne.n	400bbc <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400c12:	b002      	add	sp, #8
  400c14:	bd70      	pop	{r4, r5, r6, pc}
  400c16:	bf00      	nop
  400c18:	20400950 	.word	0x20400950
  400c1c:	40064000 	.word	0x40064000

00400c20 <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400c20:	b430      	push	{r4, r5}
	afec_ch_sanity_check(afec, channel);
	uint32_t reg = 0;

	reg = afec->AFEC_DIFFR;
  400c22:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400c24:	2301      	movs	r3, #1
  400c26:	408b      	lsls	r3, r1
  400c28:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400c2c:	7815      	ldrb	r5, [r2, #0]
  400c2e:	2d00      	cmp	r5, #0
  400c30:	bf08      	it	eq
  400c32:	2300      	moveq	r3, #0
  400c34:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400c36:	6603      	str	r3, [r0, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400c38:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400c3a:	004d      	lsls	r5, r1, #1
  400c3c:	2103      	movs	r1, #3
  400c3e:	40a9      	lsls	r1, r5
  400c40:	ea24 0301 	bic.w	r3, r4, r1
	reg |= (config->gain) << (2 * channel);
  400c44:	7851      	ldrb	r1, [r2, #1]
  400c46:	40a9      	lsls	r1, r5
  400c48:	4319      	orrs	r1, r3
	afec->AFEC_CGR = reg;
  400c4a:	6541      	str	r1, [r0, #84]	; 0x54
}
  400c4c:	bc30      	pop	{r4, r5}
  400c4e:	4770      	bx	lr

00400c50 <afec_temp_sensor_set_config>:
{
	Assert(afec == AFEC0);

	uint32_t reg = 0;

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400c50:	784a      	ldrb	r2, [r1, #1]
  400c52:	780b      	ldrb	r3, [r1, #0]
  400c54:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400c56:	6703      	str	r3, [r0, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400c58:	888a      	ldrh	r2, [r1, #4]
  400c5a:	884b      	ldrh	r3, [r1, #2]
  400c5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400c60:	6743      	str	r3, [r0, #116]	; 0x74
  400c62:	4770      	bx	lr

00400c64 <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400c64:	2200      	movs	r2, #0
  400c66:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400c68:	4b08      	ldr	r3, [pc, #32]	; (400c8c <afec_get_config_defaults+0x28>)
  400c6a:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400c6c:	4b08      	ldr	r3, [pc, #32]	; (400c90 <afec_get_config_defaults+0x2c>)
  400c6e:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400c70:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400c74:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400c76:	2302      	movs	r3, #2
  400c78:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400c7a:	2301      	movs	r3, #1
  400c7c:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400c7e:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400c80:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400c82:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400c84:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400c86:	7583      	strb	r3, [r0, #22]
  400c88:	4770      	bx	lr
  400c8a:	bf00      	nop
  400c8c:	11e1a300 	.word	0x11e1a300
  400c90:	005b8d80 	.word	0x005b8d80

00400c94 <afec_ch_get_config_defaults>:
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400c94:	2300      	movs	r3, #0
  400c96:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400c98:	2301      	movs	r3, #1
  400c9a:	7043      	strb	r3, [r0, #1]
  400c9c:	4770      	bx	lr
  400c9e:	bf00      	nop

00400ca0 <afec_temp_sensor_get_config_defaults>:
		struct afec_temp_sensor_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  400ca0:	2300      	movs	r3, #0
  400ca2:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400ca4:	2320      	movs	r3, #32
  400ca6:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400ca8:	23ff      	movs	r3, #255	; 0xff
  400caa:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400cac:	f640 73ff 	movw	r3, #4095	; 0xfff
  400cb0:	8083      	strh	r3, [r0, #4]
  400cb2:	4770      	bx	lr

00400cb4 <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400cb4:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400cb6:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  400cba:	d150      	bne.n	400d5e <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400cbc:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  400cbe:	2201      	movs	r2, #1
  400cc0:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400cc2:	7cca      	ldrb	r2, [r1, #19]
  400cc4:	2a00      	cmp	r2, #0
  400cc6:	bf18      	it	ne
  400cc8:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  400ccc:	684a      	ldr	r2, [r1, #4]
  400cce:	688c      	ldr	r4, [r1, #8]
  400cd0:	fbb2 f2f4 	udiv	r2, r2, r4
  400cd4:	3a01      	subs	r2, #1
  400cd6:	0212      	lsls	r2, r2, #8
  400cd8:	b292      	uxth	r2, r2
  400cda:	68cc      	ldr	r4, [r1, #12]
  400cdc:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400ce0:	4322      	orrs	r2, r4
  400ce2:	7c0c      	ldrb	r4, [r1, #16]
  400ce4:	0624      	lsls	r4, r4, #24
  400ce6:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  400cea:	4322      	orrs	r2, r4
  400cec:	7c4c      	ldrb	r4, [r1, #17]
  400cee:	0724      	lsls	r4, r4, #28
  400cf0:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  400cf4:	4322      	orrs	r2, r4
  400cf6:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400cf8:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400cfa:	7d0b      	ldrb	r3, [r1, #20]
  400cfc:	2b00      	cmp	r3, #0
  400cfe:	bf14      	ite	ne
  400d00:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  400d04:	2200      	moveq	r2, #0
  400d06:	680b      	ldr	r3, [r1, #0]
  400d08:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400d0a:	7d4b      	ldrb	r3, [r1, #21]
  400d0c:	2b00      	cmp	r3, #0
  400d0e:	bf14      	ite	ne
  400d10:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  400d14:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400d16:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400d18:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400d1a:	7d8b      	ldrb	r3, [r1, #22]
  400d1c:	021b      	lsls	r3, r3, #8
  400d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400d22:	f043 030c 	orr.w	r3, r3, #12
  400d26:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  400d2a:	4b10      	ldr	r3, [pc, #64]	; (400d6c <afec_init+0xb8>)
  400d2c:	4298      	cmp	r0, r3
  400d2e:	d109      	bne.n	400d44 <afec_init+0x90>
  400d30:	4b0f      	ldr	r3, [pc, #60]	; (400d70 <afec_init+0xbc>)
  400d32:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400d36:	2200      	movs	r2, #0
  400d38:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400d3c:	428b      	cmp	r3, r1
  400d3e:	d1fb      	bne.n	400d38 <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400d40:	2000      	movs	r0, #0
  400d42:	e00f      	b.n	400d64 <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  400d44:	4b0b      	ldr	r3, [pc, #44]	; (400d74 <afec_init+0xc0>)
  400d46:	4298      	cmp	r0, r3
  400d48:	d10b      	bne.n	400d62 <afec_init+0xae>
  400d4a:	4b0b      	ldr	r3, [pc, #44]	; (400d78 <afec_init+0xc4>)
  400d4c:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  400d50:	2200      	movs	r2, #0
  400d52:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400d56:	428b      	cmp	r3, r1
  400d58:	d1fb      	bne.n	400d52 <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400d5a:	2000      	movs	r0, #0
  400d5c:	e002      	b.n	400d64 <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  400d5e:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  400d60:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400d62:	2000      	movs	r0, #0
}
  400d64:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d68:	4770      	bx	lr
  400d6a:	bf00      	nop
  400d6c:	4003c000 	.word	0x4003c000
  400d70:	2040094c 	.word	0x2040094c
  400d74:	40064000 	.word	0x40064000
  400d78:	2040098c 	.word	0x2040098c

00400d7c <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400d7c:	4b0c      	ldr	r3, [pc, #48]	; (400db0 <afec_enable_interrupt+0x34>)
  400d7e:	4299      	cmp	r1, r3
  400d80:	d101      	bne.n	400d86 <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400d82:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400d84:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400d86:	290b      	cmp	r1, #11
  400d88:	d809      	bhi.n	400d9e <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400d8a:	d103      	bne.n	400d94 <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400d8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400d90:	6243      	str	r3, [r0, #36]	; 0x24
  400d92:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400d94:	2301      	movs	r3, #1
  400d96:	fa03 f101 	lsl.w	r1, r3, r1
  400d9a:	6241      	str	r1, [r0, #36]	; 0x24
  400d9c:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400d9e:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400da0:	bf94      	ite	ls
  400da2:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400da4:	310f      	addhi	r1, #15
  400da6:	2301      	movs	r3, #1
  400da8:	fa03 f101 	lsl.w	r1, r3, r1
  400dac:	6241      	str	r1, [r0, #36]	; 0x24
  400dae:	4770      	bx	lr
  400db0:	47000fff 	.word	0x47000fff

00400db4 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400db4:	b538      	push	{r3, r4, r5, lr}
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
	afec_callback_pointer[i][source] = callback;
  400db6:	4c11      	ldr	r4, [pc, #68]	; (400dfc <afec_set_callback+0x48>)
  400db8:	42a0      	cmp	r0, r4
  400dba:	bf0c      	ite	eq
  400dbc:	2410      	moveq	r4, #16
  400dbe:	2400      	movne	r4, #0
  400dc0:	440c      	add	r4, r1
  400dc2:	4d0f      	ldr	r5, [pc, #60]	; (400e00 <afec_set_callback+0x4c>)
  400dc4:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400dc8:	d00a      	beq.n	400de0 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400dca:	4a0e      	ldr	r2, [pc, #56]	; (400e04 <afec_set_callback+0x50>)
  400dcc:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400dd0:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400dd4:	015b      	lsls	r3, r3, #5
  400dd6:	b2db      	uxtb	r3, r3
  400dd8:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400ddc:	6014      	str	r4, [r2, #0]
  400dde:	e009      	b.n	400df4 <afec_set_callback+0x40>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400de0:	4a08      	ldr	r2, [pc, #32]	; (400e04 <afec_set_callback+0x50>)
  400de2:	f44f 7480 	mov.w	r4, #256	; 0x100
  400de6:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400dea:	015b      	lsls	r3, r3, #5
  400dec:	b2db      	uxtb	r3, r3
  400dee:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400df2:	6054      	str	r4, [r2, #4]
		irq_register_handler(AFEC0_IRQn, irq_level);
	} else if (i == 1) {
		irq_register_handler(AFEC1_IRQn, irq_level);
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  400df4:	4b04      	ldr	r3, [pc, #16]	; (400e08 <afec_set_callback+0x54>)
  400df6:	4798      	blx	r3
  400df8:	bd38      	pop	{r3, r4, r5, pc}
  400dfa:	bf00      	nop
  400dfc:	40064000 	.word	0x40064000
  400e00:	20400950 	.word	0x20400950
  400e04:	e000e100 	.word	0xe000e100
  400e08:	00400d7d 	.word	0x00400d7d

00400e0c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400e0c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400e0e:	4802      	ldr	r0, [pc, #8]	; (400e18 <AFEC0_Handler+0xc>)
  400e10:	4b02      	ldr	r3, [pc, #8]	; (400e1c <AFEC0_Handler+0x10>)
  400e12:	4798      	blx	r3
  400e14:	bd08      	pop	{r3, pc}
  400e16:	bf00      	nop
  400e18:	4003c000 	.word	0x4003c000
  400e1c:	00400ba1 	.word	0x00400ba1

00400e20 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400e20:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400e22:	4802      	ldr	r0, [pc, #8]	; (400e2c <AFEC1_Handler+0xc>)
  400e24:	4b02      	ldr	r3, [pc, #8]	; (400e30 <AFEC1_Handler+0x10>)
  400e26:	4798      	blx	r3
  400e28:	bd08      	pop	{r3, pc}
  400e2a:	bf00      	nop
  400e2c:	40064000 	.word	0x40064000
  400e30:	00400ba1 	.word	0x00400ba1

00400e34 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400e34:	b500      	push	{lr}
  400e36:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400e38:	4b13      	ldr	r3, [pc, #76]	; (400e88 <afec_enable+0x54>)
  400e3a:	4298      	cmp	r0, r3
  400e3c:	bf0c      	ite	eq
  400e3e:	2028      	moveq	r0, #40	; 0x28
  400e40:	201d      	movne	r0, #29
  400e42:	4b12      	ldr	r3, [pc, #72]	; (400e8c <afec_enable+0x58>)
  400e44:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400e46:	4b12      	ldr	r3, [pc, #72]	; (400e90 <afec_enable+0x5c>)
  400e48:	789b      	ldrb	r3, [r3, #2]
  400e4a:	2bff      	cmp	r3, #255	; 0xff
  400e4c:	d100      	bne.n	400e50 <afec_enable+0x1c>
  400e4e:	e7fe      	b.n	400e4e <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400e50:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400e54:	fab3 f383 	clz	r3, r3
  400e58:	095b      	lsrs	r3, r3, #5
  400e5a:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400e5c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400e5e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400e62:	2200      	movs	r2, #0
  400e64:	4b0b      	ldr	r3, [pc, #44]	; (400e94 <afec_enable+0x60>)
  400e66:	701a      	strb	r2, [r3, #0]
	return flags;
  400e68:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400e6a:	4a09      	ldr	r2, [pc, #36]	; (400e90 <afec_enable+0x5c>)
  400e6c:	7893      	ldrb	r3, [r2, #2]
  400e6e:	3301      	adds	r3, #1
  400e70:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400e72:	b129      	cbz	r1, 400e80 <afec_enable+0x4c>
		cpu_irq_enable();
  400e74:	2201      	movs	r2, #1
  400e76:	4b07      	ldr	r3, [pc, #28]	; (400e94 <afec_enable+0x60>)
  400e78:	701a      	strb	r2, [r3, #0]
  400e7a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400e7e:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400e80:	b003      	add	sp, #12
  400e82:	f85d fb04 	ldr.w	pc, [sp], #4
  400e86:	bf00      	nop
  400e88:	40064000 	.word	0x40064000
  400e8c:	0040107d 	.word	0x0040107d
  400e90:	2040093c 	.word	0x2040093c
  400e94:	20400000 	.word	0x20400000

00400e98 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e98:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e9a:	4770      	bx	lr

00400e9c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e9c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e9e:	4770      	bx	lr

00400ea0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ea4:	4604      	mov	r4, r0
  400ea6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ea8:	4b0e      	ldr	r3, [pc, #56]	; (400ee4 <pio_handler_process+0x44>)
  400eaa:	4798      	blx	r3
  400eac:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400eae:	4620      	mov	r0, r4
  400eb0:	4b0d      	ldr	r3, [pc, #52]	; (400ee8 <pio_handler_process+0x48>)
  400eb2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400eb4:	4005      	ands	r5, r0
  400eb6:	d013      	beq.n	400ee0 <pio_handler_process+0x40>
  400eb8:	4c0c      	ldr	r4, [pc, #48]	; (400eec <pio_handler_process+0x4c>)
  400eba:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400ebe:	6823      	ldr	r3, [r4, #0]
  400ec0:	4543      	cmp	r3, r8
  400ec2:	d108      	bne.n	400ed6 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ec4:	6861      	ldr	r1, [r4, #4]
  400ec6:	4229      	tst	r1, r5
  400ec8:	d005      	beq.n	400ed6 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400eca:	68e3      	ldr	r3, [r4, #12]
  400ecc:	4640      	mov	r0, r8
  400ece:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400ed0:	6863      	ldr	r3, [r4, #4]
  400ed2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ed6:	42b4      	cmp	r4, r6
  400ed8:	d002      	beq.n	400ee0 <pio_handler_process+0x40>
  400eda:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400edc:	2d00      	cmp	r5, #0
  400ede:	d1ee      	bne.n	400ebe <pio_handler_process+0x1e>
  400ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ee4:	00400e99 	.word	0x00400e99
  400ee8:	00400e9d 	.word	0x00400e9d
  400eec:	20400890 	.word	0x20400890

00400ef0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400ef0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400ef2:	210a      	movs	r1, #10
  400ef4:	4801      	ldr	r0, [pc, #4]	; (400efc <PIOA_Handler+0xc>)
  400ef6:	4b02      	ldr	r3, [pc, #8]	; (400f00 <PIOA_Handler+0x10>)
  400ef8:	4798      	blx	r3
  400efa:	bd08      	pop	{r3, pc}
  400efc:	400e0e00 	.word	0x400e0e00
  400f00:	00400ea1 	.word	0x00400ea1

00400f04 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f04:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f06:	210b      	movs	r1, #11
  400f08:	4801      	ldr	r0, [pc, #4]	; (400f10 <PIOB_Handler+0xc>)
  400f0a:	4b02      	ldr	r3, [pc, #8]	; (400f14 <PIOB_Handler+0x10>)
  400f0c:	4798      	blx	r3
  400f0e:	bd08      	pop	{r3, pc}
  400f10:	400e1000 	.word	0x400e1000
  400f14:	00400ea1 	.word	0x00400ea1

00400f18 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f18:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f1a:	210c      	movs	r1, #12
  400f1c:	4801      	ldr	r0, [pc, #4]	; (400f24 <PIOC_Handler+0xc>)
  400f1e:	4b02      	ldr	r3, [pc, #8]	; (400f28 <PIOC_Handler+0x10>)
  400f20:	4798      	blx	r3
  400f22:	bd08      	pop	{r3, pc}
  400f24:	400e1200 	.word	0x400e1200
  400f28:	00400ea1 	.word	0x00400ea1

00400f2c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f2c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f2e:	2110      	movs	r1, #16
  400f30:	4801      	ldr	r0, [pc, #4]	; (400f38 <PIOD_Handler+0xc>)
  400f32:	4b02      	ldr	r3, [pc, #8]	; (400f3c <PIOD_Handler+0x10>)
  400f34:	4798      	blx	r3
  400f36:	bd08      	pop	{r3, pc}
  400f38:	400e1400 	.word	0x400e1400
  400f3c:	00400ea1 	.word	0x00400ea1

00400f40 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400f40:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400f42:	2111      	movs	r1, #17
  400f44:	4801      	ldr	r0, [pc, #4]	; (400f4c <PIOE_Handler+0xc>)
  400f46:	4b02      	ldr	r3, [pc, #8]	; (400f50 <PIOE_Handler+0x10>)
  400f48:	4798      	blx	r3
  400f4a:	bd08      	pop	{r3, pc}
  400f4c:	400e1600 	.word	0x400e1600
  400f50:	00400ea1 	.word	0x00400ea1

00400f54 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400f54:	2803      	cmp	r0, #3
  400f56:	d007      	beq.n	400f68 <pmc_mck_set_division+0x14>
  400f58:	2804      	cmp	r0, #4
  400f5a:	d008      	beq.n	400f6e <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400f5c:	2802      	cmp	r0, #2
  400f5e:	bf0c      	ite	eq
  400f60:	f44f 7280 	moveq.w	r2, #256	; 0x100
  400f64:	2200      	movne	r2, #0
  400f66:	e004      	b.n	400f72 <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400f68:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  400f6c:	e001      	b.n	400f72 <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400f6e:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400f72:	4906      	ldr	r1, [pc, #24]	; (400f8c <pmc_mck_set_division+0x38>)
  400f74:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400f7a:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400f7c:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f7e:	460a      	mov	r2, r1
  400f80:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f82:	f013 0f08 	tst.w	r3, #8
  400f86:	d0fb      	beq.n	400f80 <pmc_mck_set_division+0x2c>
}
  400f88:	4770      	bx	lr
  400f8a:	bf00      	nop
  400f8c:	400e0600 	.word	0x400e0600

00400f90 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400f90:	4a18      	ldr	r2, [pc, #96]	; (400ff4 <pmc_switch_mck_to_pllack+0x64>)
  400f92:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400f98:	4318      	orrs	r0, r3
  400f9a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f9c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f9e:	f013 0f08 	tst.w	r3, #8
  400fa2:	d003      	beq.n	400fac <pmc_switch_mck_to_pllack+0x1c>
  400fa4:	e009      	b.n	400fba <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fa6:	3b01      	subs	r3, #1
  400fa8:	d103      	bne.n	400fb2 <pmc_switch_mck_to_pllack+0x22>
  400faa:	e01e      	b.n	400fea <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400fb0:	4910      	ldr	r1, [pc, #64]	; (400ff4 <pmc_switch_mck_to_pllack+0x64>)
  400fb2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fb4:	f012 0f08 	tst.w	r2, #8
  400fb8:	d0f5      	beq.n	400fa6 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400fba:	4a0e      	ldr	r2, [pc, #56]	; (400ff4 <pmc_switch_mck_to_pllack+0x64>)
  400fbc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fbe:	f023 0303 	bic.w	r3, r3, #3
  400fc2:	f043 0302 	orr.w	r3, r3, #2
  400fc6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fc8:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400fca:	f010 0008 	ands.w	r0, r0, #8
  400fce:	d004      	beq.n	400fda <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400fd0:	2000      	movs	r0, #0
  400fd2:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fd4:	3b01      	subs	r3, #1
  400fd6:	d103      	bne.n	400fe0 <pmc_switch_mck_to_pllack+0x50>
  400fd8:	e009      	b.n	400fee <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400fde:	4905      	ldr	r1, [pc, #20]	; (400ff4 <pmc_switch_mck_to_pllack+0x64>)
  400fe0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fe2:	f012 0f08 	tst.w	r2, #8
  400fe6:	d0f5      	beq.n	400fd4 <pmc_switch_mck_to_pllack+0x44>
  400fe8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400fea:	2001      	movs	r0, #1
  400fec:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400fee:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400ff0:	4770      	bx	lr
  400ff2:	bf00      	nop
  400ff4:	400e0600 	.word	0x400e0600

00400ff8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ff8:	b138      	cbz	r0, 40100a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ffa:	490e      	ldr	r1, [pc, #56]	; (401034 <pmc_switch_mainck_to_xtal+0x3c>)
  400ffc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ffe:	4a0e      	ldr	r2, [pc, #56]	; (401038 <pmc_switch_mainck_to_xtal+0x40>)
  401000:	401a      	ands	r2, r3
  401002:	4b0e      	ldr	r3, [pc, #56]	; (40103c <pmc_switch_mainck_to_xtal+0x44>)
  401004:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401006:	620b      	str	r3, [r1, #32]
  401008:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40100a:	480a      	ldr	r0, [pc, #40]	; (401034 <pmc_switch_mainck_to_xtal+0x3c>)
  40100c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40100e:	0209      	lsls	r1, r1, #8
  401010:	b289      	uxth	r1, r1
  401012:	4a0b      	ldr	r2, [pc, #44]	; (401040 <pmc_switch_mainck_to_xtal+0x48>)
  401014:	401a      	ands	r2, r3
  401016:	4b0b      	ldr	r3, [pc, #44]	; (401044 <pmc_switch_mainck_to_xtal+0x4c>)
  401018:	4313      	orrs	r3, r2
  40101a:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40101c:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40101e:	4602      	mov	r2, r0
  401020:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401022:	f013 0f01 	tst.w	r3, #1
  401026:	d0fb      	beq.n	401020 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401028:	4a02      	ldr	r2, [pc, #8]	; (401034 <pmc_switch_mainck_to_xtal+0x3c>)
  40102a:	6a11      	ldr	r1, [r2, #32]
  40102c:	4b06      	ldr	r3, [pc, #24]	; (401048 <pmc_switch_mainck_to_xtal+0x50>)
  40102e:	430b      	orrs	r3, r1
  401030:	6213      	str	r3, [r2, #32]
  401032:	4770      	bx	lr
  401034:	400e0600 	.word	0x400e0600
  401038:	fec8fffc 	.word	0xfec8fffc
  40103c:	01370002 	.word	0x01370002
  401040:	ffc8fffc 	.word	0xffc8fffc
  401044:	00370001 	.word	0x00370001
  401048:	01370000 	.word	0x01370000

0040104c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40104c:	4b02      	ldr	r3, [pc, #8]	; (401058 <pmc_osc_is_ready_mainck+0xc>)
  40104e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401050:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401054:	4770      	bx	lr
  401056:	bf00      	nop
  401058:	400e0600 	.word	0x400e0600

0040105c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40105c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401060:	4b01      	ldr	r3, [pc, #4]	; (401068 <pmc_disable_pllack+0xc>)
  401062:	629a      	str	r2, [r3, #40]	; 0x28
  401064:	4770      	bx	lr
  401066:	bf00      	nop
  401068:	400e0600 	.word	0x400e0600

0040106c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40106c:	4b02      	ldr	r3, [pc, #8]	; (401078 <pmc_is_locked_pllack+0xc>)
  40106e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401070:	f000 0002 	and.w	r0, r0, #2
  401074:	4770      	bx	lr
  401076:	bf00      	nop
  401078:	400e0600 	.word	0x400e0600

0040107c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40107c:	283f      	cmp	r0, #63	; 0x3f
  40107e:	d81e      	bhi.n	4010be <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401080:	281f      	cmp	r0, #31
  401082:	d80c      	bhi.n	40109e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401084:	4b11      	ldr	r3, [pc, #68]	; (4010cc <pmc_enable_periph_clk+0x50>)
  401086:	699a      	ldr	r2, [r3, #24]
  401088:	2301      	movs	r3, #1
  40108a:	4083      	lsls	r3, r0
  40108c:	4393      	bics	r3, r2
  40108e:	d018      	beq.n	4010c2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401090:	2301      	movs	r3, #1
  401092:	fa03 f000 	lsl.w	r0, r3, r0
  401096:	4b0d      	ldr	r3, [pc, #52]	; (4010cc <pmc_enable_periph_clk+0x50>)
  401098:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40109a:	2000      	movs	r0, #0
  40109c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40109e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010a0:	4b0a      	ldr	r3, [pc, #40]	; (4010cc <pmc_enable_periph_clk+0x50>)
  4010a2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4010a6:	2301      	movs	r3, #1
  4010a8:	4083      	lsls	r3, r0
  4010aa:	4393      	bics	r3, r2
  4010ac:	d00b      	beq.n	4010c6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4010ae:	2301      	movs	r3, #1
  4010b0:	fa03 f000 	lsl.w	r0, r3, r0
  4010b4:	4b05      	ldr	r3, [pc, #20]	; (4010cc <pmc_enable_periph_clk+0x50>)
  4010b6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  4010ba:	2000      	movs	r0, #0
  4010bc:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4010be:	2001      	movs	r0, #1
  4010c0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010c2:	2000      	movs	r0, #0
  4010c4:	4770      	bx	lr
  4010c6:	2000      	movs	r0, #0
}
  4010c8:	4770      	bx	lr
  4010ca:	bf00      	nop
  4010cc:	400e0600 	.word	0x400e0600

004010d0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4010d0:	6943      	ldr	r3, [r0, #20]
  4010d2:	f013 0f02 	tst.w	r3, #2
  4010d6:	d002      	beq.n	4010de <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4010d8:	61c1      	str	r1, [r0, #28]
	return 0;
  4010da:	2000      	movs	r0, #0
  4010dc:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4010de:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4010e0:	4770      	bx	lr
  4010e2:	bf00      	nop

004010e4 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4010e4:	6943      	ldr	r3, [r0, #20]
  4010e6:	f013 0f01 	tst.w	r3, #1
  4010ea:	d003      	beq.n	4010f4 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4010ec:	6983      	ldr	r3, [r0, #24]
  4010ee:	700b      	strb	r3, [r1, #0]
	return 0;
  4010f0:	2000      	movs	r0, #0
  4010f2:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4010f4:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4010f6:	4770      	bx	lr

004010f8 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4010f8:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4010fa:	010c      	lsls	r4, r1, #4
  4010fc:	4294      	cmp	r4, r2
  4010fe:	d90f      	bls.n	401120 <usart_set_async_baudrate+0x28>
  401100:	e01a      	b.n	401138 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401102:	6841      	ldr	r1, [r0, #4]
  401104:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401108:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40110a:	0412      	lsls	r2, r2, #16
  40110c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401110:	431a      	orrs	r2, r3
  401112:	6202      	str	r2, [r0, #32]

	return 0;
  401114:	2000      	movs	r0, #0
  401116:	e01c      	b.n	401152 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  401118:	2001      	movs	r0, #1
  40111a:	e01a      	b.n	401152 <usart_set_async_baudrate+0x5a>
  40111c:	2001      	movs	r0, #1
  40111e:	e018      	b.n	401152 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401120:	0863      	lsrs	r3, r4, #1
  401122:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401126:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  40112a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40112c:	1e5c      	subs	r4, r3, #1
  40112e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401132:	428c      	cmp	r4, r1
  401134:	d9e9      	bls.n	40110a <usart_set_async_baudrate+0x12>
  401136:	e7ef      	b.n	401118 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401138:	00c9      	lsls	r1, r1, #3
  40113a:	084b      	lsrs	r3, r1, #1
  40113c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401140:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401144:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401146:	1e5c      	subs	r4, r3, #1
  401148:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40114c:	428c      	cmp	r4, r1
  40114e:	d8e5      	bhi.n	40111c <usart_set_async_baudrate+0x24>
  401150:	e7d7      	b.n	401102 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  401152:	f85d 4b04 	ldr.w	r4, [sp], #4
  401156:	4770      	bx	lr

00401158 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401158:	4b08      	ldr	r3, [pc, #32]	; (40117c <usart_reset+0x24>)
  40115a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40115e:	2300      	movs	r3, #0
  401160:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401162:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401164:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401166:	2388      	movs	r3, #136	; 0x88
  401168:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40116a:	2324      	movs	r3, #36	; 0x24
  40116c:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  40116e:	f44f 7380 	mov.w	r3, #256	; 0x100
  401172:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  401174:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401178:	6003      	str	r3, [r0, #0]
  40117a:	4770      	bx	lr
  40117c:	55534100 	.word	0x55534100

00401180 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401180:	b570      	push	{r4, r5, r6, lr}
  401182:	4605      	mov	r5, r0
  401184:	460c      	mov	r4, r1
  401186:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401188:	4b0f      	ldr	r3, [pc, #60]	; (4011c8 <usart_init_rs232+0x48>)
  40118a:	4798      	blx	r3

	ul_reg_val = 0;
  40118c:	2200      	movs	r2, #0
  40118e:	4b0f      	ldr	r3, [pc, #60]	; (4011cc <usart_init_rs232+0x4c>)
  401190:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401192:	b19c      	cbz	r4, 4011bc <usart_init_rs232+0x3c>
  401194:	4632      	mov	r2, r6
  401196:	6821      	ldr	r1, [r4, #0]
  401198:	4628      	mov	r0, r5
  40119a:	4b0d      	ldr	r3, [pc, #52]	; (4011d0 <usart_init_rs232+0x50>)
  40119c:	4798      	blx	r3
  40119e:	4602      	mov	r2, r0
  4011a0:	b970      	cbnz	r0, 4011c0 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4011a2:	6861      	ldr	r1, [r4, #4]
  4011a4:	68a3      	ldr	r3, [r4, #8]
  4011a6:	4319      	orrs	r1, r3
  4011a8:	6923      	ldr	r3, [r4, #16]
  4011aa:	4319      	orrs	r1, r3
  4011ac:	68e3      	ldr	r3, [r4, #12]
  4011ae:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4011b0:	4906      	ldr	r1, [pc, #24]	; (4011cc <usart_init_rs232+0x4c>)
  4011b2:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  4011b4:	6869      	ldr	r1, [r5, #4]
  4011b6:	430b      	orrs	r3, r1
  4011b8:	606b      	str	r3, [r5, #4]

	return 0;
  4011ba:	e002      	b.n	4011c2 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4011bc:	2201      	movs	r2, #1
  4011be:	e000      	b.n	4011c2 <usart_init_rs232+0x42>
  4011c0:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  4011c2:	4610      	mov	r0, r2
  4011c4:	bd70      	pop	{r4, r5, r6, pc}
  4011c6:	bf00      	nop
  4011c8:	00401159 	.word	0x00401159
  4011cc:	20400900 	.word	0x20400900
  4011d0:	004010f9 	.word	0x004010f9

004011d4 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  4011d4:	2340      	movs	r3, #64	; 0x40
  4011d6:	6003      	str	r3, [r0, #0]
  4011d8:	4770      	bx	lr
  4011da:	bf00      	nop

004011dc <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  4011dc:	2310      	movs	r3, #16
  4011de:	6003      	str	r3, [r0, #0]
  4011e0:	4770      	bx	lr
  4011e2:	bf00      	nop

004011e4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4011e4:	6943      	ldr	r3, [r0, #20]
  4011e6:	f013 0f02 	tst.w	r3, #2
  4011ea:	d004      	beq.n	4011f6 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4011ec:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4011f0:	61c1      	str	r1, [r0, #28]
	return 0;
  4011f2:	2000      	movs	r0, #0
  4011f4:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4011f6:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4011f8:	4770      	bx	lr
  4011fa:	bf00      	nop

004011fc <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4011fc:	6943      	ldr	r3, [r0, #20]
  4011fe:	f013 0f01 	tst.w	r3, #1
  401202:	d005      	beq.n	401210 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401204:	6983      	ldr	r3, [r0, #24]
  401206:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40120a:	600b      	str	r3, [r1, #0]

	return 0;
  40120c:	2000      	movs	r0, #0
  40120e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401210:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  401212:	4770      	bx	lr

00401214 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401214:	e7fe      	b.n	401214 <Dummy_Handler>
  401216:	bf00      	nop

00401218 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401218:	b500      	push	{lr}
  40121a:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  40121c:	4b27      	ldr	r3, [pc, #156]	; (4012bc <Reset_Handler+0xa4>)
  40121e:	4a28      	ldr	r2, [pc, #160]	; (4012c0 <Reset_Handler+0xa8>)
  401220:	429a      	cmp	r2, r3
  401222:	d003      	beq.n	40122c <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  401224:	4b27      	ldr	r3, [pc, #156]	; (4012c4 <Reset_Handler+0xac>)
  401226:	4a25      	ldr	r2, [pc, #148]	; (4012bc <Reset_Handler+0xa4>)
  401228:	429a      	cmp	r2, r3
  40122a:	d304      	bcc.n	401236 <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40122c:	4b26      	ldr	r3, [pc, #152]	; (4012c8 <Reset_Handler+0xb0>)
  40122e:	4a27      	ldr	r2, [pc, #156]	; (4012cc <Reset_Handler+0xb4>)
  401230:	429a      	cmp	r2, r3
  401232:	d30f      	bcc.n	401254 <Reset_Handler+0x3c>
  401234:	e01a      	b.n	40126c <Reset_Handler+0x54>
  401236:	4921      	ldr	r1, [pc, #132]	; (4012bc <Reset_Handler+0xa4>)
  401238:	4b25      	ldr	r3, [pc, #148]	; (4012d0 <Reset_Handler+0xb8>)
  40123a:	1a5b      	subs	r3, r3, r1
  40123c:	f023 0303 	bic.w	r3, r3, #3
  401240:	3304      	adds	r3, #4
  401242:	4a1f      	ldr	r2, [pc, #124]	; (4012c0 <Reset_Handler+0xa8>)
  401244:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  401246:	f852 0b04 	ldr.w	r0, [r2], #4
  40124a:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  40124e:	429a      	cmp	r2, r3
  401250:	d1f9      	bne.n	401246 <Reset_Handler+0x2e>
  401252:	e7eb      	b.n	40122c <Reset_Handler+0x14>
  401254:	4b1f      	ldr	r3, [pc, #124]	; (4012d4 <Reset_Handler+0xbc>)
  401256:	4a20      	ldr	r2, [pc, #128]	; (4012d8 <Reset_Handler+0xc0>)
  401258:	1ad2      	subs	r2, r2, r3
  40125a:	f022 0203 	bic.w	r2, r2, #3
  40125e:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401260:	3b04      	subs	r3, #4
                *pDest++ = 0;
  401262:	2100      	movs	r1, #0
  401264:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401268:	4293      	cmp	r3, r2
  40126a:	d1fb      	bne.n	401264 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40126c:	4a1b      	ldr	r2, [pc, #108]	; (4012dc <Reset_Handler+0xc4>)
  40126e:	4b1c      	ldr	r3, [pc, #112]	; (4012e0 <Reset_Handler+0xc8>)
  401270:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401274:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401276:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40127a:	fab3 f383 	clz	r3, r3
  40127e:	095b      	lsrs	r3, r3, #5
  401280:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401282:	b672      	cpsid	i
  401284:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401288:	2200      	movs	r2, #0
  40128a:	4b16      	ldr	r3, [pc, #88]	; (4012e4 <Reset_Handler+0xcc>)
  40128c:	701a      	strb	r2, [r3, #0]
	return flags;
  40128e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401290:	4a15      	ldr	r2, [pc, #84]	; (4012e8 <Reset_Handler+0xd0>)
  401292:	6813      	ldr	r3, [r2, #0]
  401294:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401298:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40129a:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40129e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4012a2:	b129      	cbz	r1, 4012b0 <Reset_Handler+0x98>
		cpu_irq_enable();
  4012a4:	2201      	movs	r2, #1
  4012a6:	4b0f      	ldr	r3, [pc, #60]	; (4012e4 <Reset_Handler+0xcc>)
  4012a8:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4012aa:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4012ae:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4012b0:	4b0e      	ldr	r3, [pc, #56]	; (4012ec <Reset_Handler+0xd4>)
  4012b2:	4798      	blx	r3

        /* Branch to main function */
        main();
  4012b4:	4b0e      	ldr	r3, [pc, #56]	; (4012f0 <Reset_Handler+0xd8>)
  4012b6:	4798      	blx	r3
  4012b8:	e7fe      	b.n	4012b8 <Reset_Handler+0xa0>
  4012ba:	bf00      	nop
  4012bc:	20400000 	.word	0x20400000
  4012c0:	004046ec 	.word	0x004046ec
  4012c4:	2040086c 	.word	0x2040086c
  4012c8:	204009d4 	.word	0x204009d4
  4012cc:	2040086c 	.word	0x2040086c
  4012d0:	2040086b 	.word	0x2040086b
  4012d4:	20400870 	.word	0x20400870
  4012d8:	204009d7 	.word	0x204009d7
  4012dc:	e000ed00 	.word	0xe000ed00
  4012e0:	00400000 	.word	0x00400000
  4012e4:	20400000 	.word	0x20400000
  4012e8:	e000ed88 	.word	0xe000ed88
  4012ec:	004014e1 	.word	0x004014e1
  4012f0:	004004e5 	.word	0x004004e5

004012f4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4012f4:	4b3c      	ldr	r3, [pc, #240]	; (4013e8 <SystemCoreClockUpdate+0xf4>)
  4012f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012f8:	f003 0303 	and.w	r3, r3, #3
  4012fc:	2b01      	cmp	r3, #1
  4012fe:	d00f      	beq.n	401320 <SystemCoreClockUpdate+0x2c>
  401300:	b113      	cbz	r3, 401308 <SystemCoreClockUpdate+0x14>
  401302:	2b02      	cmp	r3, #2
  401304:	d029      	beq.n	40135a <SystemCoreClockUpdate+0x66>
  401306:	e057      	b.n	4013b8 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401308:	4b38      	ldr	r3, [pc, #224]	; (4013ec <SystemCoreClockUpdate+0xf8>)
  40130a:	695b      	ldr	r3, [r3, #20]
  40130c:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401310:	bf14      	ite	ne
  401312:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401316:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40131a:	4b35      	ldr	r3, [pc, #212]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  40131c:	601a      	str	r2, [r3, #0]
  40131e:	e04b      	b.n	4013b8 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401320:	4b31      	ldr	r3, [pc, #196]	; (4013e8 <SystemCoreClockUpdate+0xf4>)
  401322:	6a1b      	ldr	r3, [r3, #32]
  401324:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401328:	d003      	beq.n	401332 <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40132a:	4a32      	ldr	r2, [pc, #200]	; (4013f4 <SystemCoreClockUpdate+0x100>)
  40132c:	4b30      	ldr	r3, [pc, #192]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  40132e:	601a      	str	r2, [r3, #0]
  401330:	e042      	b.n	4013b8 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401332:	4a31      	ldr	r2, [pc, #196]	; (4013f8 <SystemCoreClockUpdate+0x104>)
  401334:	4b2e      	ldr	r3, [pc, #184]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  401336:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401338:	4b2b      	ldr	r3, [pc, #172]	; (4013e8 <SystemCoreClockUpdate+0xf4>)
  40133a:	6a1b      	ldr	r3, [r3, #32]
  40133c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401340:	2b10      	cmp	r3, #16
  401342:	d002      	beq.n	40134a <SystemCoreClockUpdate+0x56>
  401344:	2b20      	cmp	r3, #32
  401346:	d004      	beq.n	401352 <SystemCoreClockUpdate+0x5e>
  401348:	e036      	b.n	4013b8 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40134a:	4a2c      	ldr	r2, [pc, #176]	; (4013fc <SystemCoreClockUpdate+0x108>)
  40134c:	4b28      	ldr	r3, [pc, #160]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  40134e:	601a      	str	r2, [r3, #0]
          break;
  401350:	e032      	b.n	4013b8 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401352:	4a28      	ldr	r2, [pc, #160]	; (4013f4 <SystemCoreClockUpdate+0x100>)
  401354:	4b26      	ldr	r3, [pc, #152]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  401356:	601a      	str	r2, [r3, #0]
          break;
  401358:	e02e      	b.n	4013b8 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40135a:	4b23      	ldr	r3, [pc, #140]	; (4013e8 <SystemCoreClockUpdate+0xf4>)
  40135c:	6a1b      	ldr	r3, [r3, #32]
  40135e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401362:	d003      	beq.n	40136c <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401364:	4a23      	ldr	r2, [pc, #140]	; (4013f4 <SystemCoreClockUpdate+0x100>)
  401366:	4b22      	ldr	r3, [pc, #136]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  401368:	601a      	str	r2, [r3, #0]
  40136a:	e012      	b.n	401392 <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40136c:	4a22      	ldr	r2, [pc, #136]	; (4013f8 <SystemCoreClockUpdate+0x104>)
  40136e:	4b20      	ldr	r3, [pc, #128]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  401370:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401372:	4b1d      	ldr	r3, [pc, #116]	; (4013e8 <SystemCoreClockUpdate+0xf4>)
  401374:	6a1b      	ldr	r3, [r3, #32]
  401376:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40137a:	2b10      	cmp	r3, #16
  40137c:	d002      	beq.n	401384 <SystemCoreClockUpdate+0x90>
  40137e:	2b20      	cmp	r3, #32
  401380:	d004      	beq.n	40138c <SystemCoreClockUpdate+0x98>
  401382:	e006      	b.n	401392 <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401384:	4a1d      	ldr	r2, [pc, #116]	; (4013fc <SystemCoreClockUpdate+0x108>)
  401386:	4b1a      	ldr	r3, [pc, #104]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  401388:	601a      	str	r2, [r3, #0]
          break;
  40138a:	e002      	b.n	401392 <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40138c:	4a19      	ldr	r2, [pc, #100]	; (4013f4 <SystemCoreClockUpdate+0x100>)
  40138e:	4b18      	ldr	r3, [pc, #96]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  401390:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401392:	4b15      	ldr	r3, [pc, #84]	; (4013e8 <SystemCoreClockUpdate+0xf4>)
  401394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401396:	f003 0303 	and.w	r3, r3, #3
  40139a:	2b02      	cmp	r3, #2
  40139c:	d10c      	bne.n	4013b8 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40139e:	4a12      	ldr	r2, [pc, #72]	; (4013e8 <SystemCoreClockUpdate+0xf4>)
  4013a0:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013a2:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4013a4:	4812      	ldr	r0, [pc, #72]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  4013a6:	f3c3 410a 	ubfx	r1, r3, #16, #11
  4013aa:	6803      	ldr	r3, [r0, #0]
  4013ac:	fb01 3303 	mla	r3, r1, r3, r3
  4013b0:	b2d2      	uxtb	r2, r2
  4013b2:	fbb3 f3f2 	udiv	r3, r3, r2
  4013b6:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4013b8:	4b0b      	ldr	r3, [pc, #44]	; (4013e8 <SystemCoreClockUpdate+0xf4>)
  4013ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013c0:	2b70      	cmp	r3, #112	; 0x70
  4013c2:	d107      	bne.n	4013d4 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  4013c4:	4a0a      	ldr	r2, [pc, #40]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  4013c6:	6813      	ldr	r3, [r2, #0]
  4013c8:	490d      	ldr	r1, [pc, #52]	; (401400 <SystemCoreClockUpdate+0x10c>)
  4013ca:	fba1 1303 	umull	r1, r3, r1, r3
  4013ce:	085b      	lsrs	r3, r3, #1
  4013d0:	6013      	str	r3, [r2, #0]
  4013d2:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013d4:	4b04      	ldr	r3, [pc, #16]	; (4013e8 <SystemCoreClockUpdate+0xf4>)
  4013d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013d8:	4905      	ldr	r1, [pc, #20]	; (4013f0 <SystemCoreClockUpdate+0xfc>)
  4013da:	f3c3 1202 	ubfx	r2, r3, #4, #3
  4013de:	680b      	ldr	r3, [r1, #0]
  4013e0:	40d3      	lsrs	r3, r2
  4013e2:	600b      	str	r3, [r1, #0]
  4013e4:	4770      	bx	lr
  4013e6:	bf00      	nop
  4013e8:	400e0600 	.word	0x400e0600
  4013ec:	400e1810 	.word	0x400e1810
  4013f0:	20400004 	.word	0x20400004
  4013f4:	00b71b00 	.word	0x00b71b00
  4013f8:	003d0900 	.word	0x003d0900
  4013fc:	007a1200 	.word	0x007a1200
  401400:	aaaaaaab 	.word	0xaaaaaaab

00401404 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401404:	4b16      	ldr	r3, [pc, #88]	; (401460 <system_init_flash+0x5c>)
  401406:	4298      	cmp	r0, r3
  401408:	d804      	bhi.n	401414 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40140a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40140e:	4b15      	ldr	r3, [pc, #84]	; (401464 <system_init_flash+0x60>)
  401410:	601a      	str	r2, [r3, #0]
  401412:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401414:	4b14      	ldr	r3, [pc, #80]	; (401468 <system_init_flash+0x64>)
  401416:	4298      	cmp	r0, r3
  401418:	d803      	bhi.n	401422 <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40141a:	4a14      	ldr	r2, [pc, #80]	; (40146c <system_init_flash+0x68>)
  40141c:	4b11      	ldr	r3, [pc, #68]	; (401464 <system_init_flash+0x60>)
  40141e:	601a      	str	r2, [r3, #0]
  401420:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401422:	4b13      	ldr	r3, [pc, #76]	; (401470 <system_init_flash+0x6c>)
  401424:	4298      	cmp	r0, r3
  401426:	d803      	bhi.n	401430 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401428:	4a12      	ldr	r2, [pc, #72]	; (401474 <system_init_flash+0x70>)
  40142a:	4b0e      	ldr	r3, [pc, #56]	; (401464 <system_init_flash+0x60>)
  40142c:	601a      	str	r2, [r3, #0]
  40142e:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401430:	4b11      	ldr	r3, [pc, #68]	; (401478 <system_init_flash+0x74>)
  401432:	4298      	cmp	r0, r3
  401434:	d803      	bhi.n	40143e <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401436:	4a11      	ldr	r2, [pc, #68]	; (40147c <system_init_flash+0x78>)
  401438:	4b0a      	ldr	r3, [pc, #40]	; (401464 <system_init_flash+0x60>)
  40143a:	601a      	str	r2, [r3, #0]
  40143c:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40143e:	4b10      	ldr	r3, [pc, #64]	; (401480 <system_init_flash+0x7c>)
  401440:	4298      	cmp	r0, r3
  401442:	d804      	bhi.n	40144e <system_init_flash+0x4a>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401444:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401448:	4b06      	ldr	r3, [pc, #24]	; (401464 <system_init_flash+0x60>)
  40144a:	601a      	str	r2, [r3, #0]
  40144c:	4770      	bx	lr
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40144e:	4b0d      	ldr	r3, [pc, #52]	; (401484 <system_init_flash+0x80>)
  401450:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401452:	bf94      	ite	ls
  401454:	4a0c      	ldrls	r2, [pc, #48]	; (401488 <system_init_flash+0x84>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401456:	4a0d      	ldrhi	r2, [pc, #52]	; (40148c <system_init_flash+0x88>)
  401458:	4b02      	ldr	r3, [pc, #8]	; (401464 <system_init_flash+0x60>)
  40145a:	601a      	str	r2, [r3, #0]
  40145c:	4770      	bx	lr
  40145e:	bf00      	nop
  401460:	015ef3bf 	.word	0x015ef3bf
  401464:	400e0c00 	.word	0x400e0c00
  401468:	02bde77f 	.word	0x02bde77f
  40146c:	04000100 	.word	0x04000100
  401470:	041cdb3f 	.word	0x041cdb3f
  401474:	04000200 	.word	0x04000200
  401478:	057bceff 	.word	0x057bceff
  40147c:	04000300 	.word	0x04000300
  401480:	06dac2bf 	.word	0x06dac2bf
  401484:	0839b67f 	.word	0x0839b67f
  401488:	04000500 	.word	0x04000500
  40148c:	04000600 	.word	0x04000600

00401490 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401490:	4b09      	ldr	r3, [pc, #36]	; (4014b8 <_sbrk+0x28>)
  401492:	681b      	ldr	r3, [r3, #0]
  401494:	b913      	cbnz	r3, 40149c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401496:	4a09      	ldr	r2, [pc, #36]	; (4014bc <_sbrk+0x2c>)
  401498:	4b07      	ldr	r3, [pc, #28]	; (4014b8 <_sbrk+0x28>)
  40149a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40149c:	4b06      	ldr	r3, [pc, #24]	; (4014b8 <_sbrk+0x28>)
  40149e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4014a0:	181a      	adds	r2, r3, r0
  4014a2:	4907      	ldr	r1, [pc, #28]	; (4014c0 <_sbrk+0x30>)
  4014a4:	4291      	cmp	r1, r2
  4014a6:	db04      	blt.n	4014b2 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  4014a8:	4610      	mov	r0, r2
  4014aa:	4a03      	ldr	r2, [pc, #12]	; (4014b8 <_sbrk+0x28>)
  4014ac:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4014ae:	4618      	mov	r0, r3
  4014b0:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  4014b2:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4014b6:	4770      	bx	lr
  4014b8:	20400904 	.word	0x20400904
  4014bc:	20402bd8 	.word	0x20402bd8
  4014c0:	2045fffc 	.word	0x2045fffc

004014c4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4014c4:	f04f 30ff 	mov.w	r0, #4294967295
  4014c8:	4770      	bx	lr
  4014ca:	bf00      	nop

004014cc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4014cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4014d0:	604b      	str	r3, [r1, #4]

	return 0;
}
  4014d2:	2000      	movs	r0, #0
  4014d4:	4770      	bx	lr
  4014d6:	bf00      	nop

004014d8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4014d8:	2001      	movs	r0, #1
  4014da:	4770      	bx	lr

004014dc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4014dc:	2000      	movs	r0, #0
  4014de:	4770      	bx	lr

004014e0 <__libc_init_array>:
  4014e0:	b570      	push	{r4, r5, r6, lr}
  4014e2:	4e0f      	ldr	r6, [pc, #60]	; (401520 <__libc_init_array+0x40>)
  4014e4:	4d0f      	ldr	r5, [pc, #60]	; (401524 <__libc_init_array+0x44>)
  4014e6:	1b76      	subs	r6, r6, r5
  4014e8:	10b6      	asrs	r6, r6, #2
  4014ea:	bf18      	it	ne
  4014ec:	2400      	movne	r4, #0
  4014ee:	d005      	beq.n	4014fc <__libc_init_array+0x1c>
  4014f0:	3401      	adds	r4, #1
  4014f2:	f855 3b04 	ldr.w	r3, [r5], #4
  4014f6:	4798      	blx	r3
  4014f8:	42a6      	cmp	r6, r4
  4014fa:	d1f9      	bne.n	4014f0 <__libc_init_array+0x10>
  4014fc:	4e0a      	ldr	r6, [pc, #40]	; (401528 <__libc_init_array+0x48>)
  4014fe:	4d0b      	ldr	r5, [pc, #44]	; (40152c <__libc_init_array+0x4c>)
  401500:	1b76      	subs	r6, r6, r5
  401502:	f003 f8dd 	bl	4046c0 <_init>
  401506:	10b6      	asrs	r6, r6, #2
  401508:	bf18      	it	ne
  40150a:	2400      	movne	r4, #0
  40150c:	d006      	beq.n	40151c <__libc_init_array+0x3c>
  40150e:	3401      	adds	r4, #1
  401510:	f855 3b04 	ldr.w	r3, [r5], #4
  401514:	4798      	blx	r3
  401516:	42a6      	cmp	r6, r4
  401518:	d1f9      	bne.n	40150e <__libc_init_array+0x2e>
  40151a:	bd70      	pop	{r4, r5, r6, pc}
  40151c:	bd70      	pop	{r4, r5, r6, pc}
  40151e:	bf00      	nop
  401520:	004046cc 	.word	0x004046cc
  401524:	004046cc 	.word	0x004046cc
  401528:	004046d4 	.word	0x004046d4
  40152c:	004046cc 	.word	0x004046cc

00401530 <iprintf>:
  401530:	b40f      	push	{r0, r1, r2, r3}
  401532:	b500      	push	{lr}
  401534:	4907      	ldr	r1, [pc, #28]	; (401554 <iprintf+0x24>)
  401536:	b083      	sub	sp, #12
  401538:	ab04      	add	r3, sp, #16
  40153a:	6808      	ldr	r0, [r1, #0]
  40153c:	f853 2b04 	ldr.w	r2, [r3], #4
  401540:	6881      	ldr	r1, [r0, #8]
  401542:	9301      	str	r3, [sp, #4]
  401544:	f000 fa06 	bl	401954 <_vfiprintf_r>
  401548:	b003      	add	sp, #12
  40154a:	f85d eb04 	ldr.w	lr, [sp], #4
  40154e:	b004      	add	sp, #16
  401550:	4770      	bx	lr
  401552:	bf00      	nop
  401554:	20400430 	.word	0x20400430

00401558 <memset>:
  401558:	b470      	push	{r4, r5, r6}
  40155a:	0784      	lsls	r4, r0, #30
  40155c:	d046      	beq.n	4015ec <memset+0x94>
  40155e:	1e54      	subs	r4, r2, #1
  401560:	2a00      	cmp	r2, #0
  401562:	d041      	beq.n	4015e8 <memset+0x90>
  401564:	b2cd      	uxtb	r5, r1
  401566:	4603      	mov	r3, r0
  401568:	e002      	b.n	401570 <memset+0x18>
  40156a:	1e62      	subs	r2, r4, #1
  40156c:	b3e4      	cbz	r4, 4015e8 <memset+0x90>
  40156e:	4614      	mov	r4, r2
  401570:	f803 5b01 	strb.w	r5, [r3], #1
  401574:	079a      	lsls	r2, r3, #30
  401576:	d1f8      	bne.n	40156a <memset+0x12>
  401578:	2c03      	cmp	r4, #3
  40157a:	d92e      	bls.n	4015da <memset+0x82>
  40157c:	b2cd      	uxtb	r5, r1
  40157e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401582:	2c0f      	cmp	r4, #15
  401584:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401588:	d919      	bls.n	4015be <memset+0x66>
  40158a:	f103 0210 	add.w	r2, r3, #16
  40158e:	4626      	mov	r6, r4
  401590:	3e10      	subs	r6, #16
  401592:	2e0f      	cmp	r6, #15
  401594:	f842 5c10 	str.w	r5, [r2, #-16]
  401598:	f842 5c0c 	str.w	r5, [r2, #-12]
  40159c:	f842 5c08 	str.w	r5, [r2, #-8]
  4015a0:	f842 5c04 	str.w	r5, [r2, #-4]
  4015a4:	f102 0210 	add.w	r2, r2, #16
  4015a8:	d8f2      	bhi.n	401590 <memset+0x38>
  4015aa:	f1a4 0210 	sub.w	r2, r4, #16
  4015ae:	f022 020f 	bic.w	r2, r2, #15
  4015b2:	f004 040f 	and.w	r4, r4, #15
  4015b6:	3210      	adds	r2, #16
  4015b8:	2c03      	cmp	r4, #3
  4015ba:	4413      	add	r3, r2
  4015bc:	d90d      	bls.n	4015da <memset+0x82>
  4015be:	461e      	mov	r6, r3
  4015c0:	4622      	mov	r2, r4
  4015c2:	3a04      	subs	r2, #4
  4015c4:	2a03      	cmp	r2, #3
  4015c6:	f846 5b04 	str.w	r5, [r6], #4
  4015ca:	d8fa      	bhi.n	4015c2 <memset+0x6a>
  4015cc:	1f22      	subs	r2, r4, #4
  4015ce:	f022 0203 	bic.w	r2, r2, #3
  4015d2:	3204      	adds	r2, #4
  4015d4:	4413      	add	r3, r2
  4015d6:	f004 0403 	and.w	r4, r4, #3
  4015da:	b12c      	cbz	r4, 4015e8 <memset+0x90>
  4015dc:	b2c9      	uxtb	r1, r1
  4015de:	441c      	add	r4, r3
  4015e0:	f803 1b01 	strb.w	r1, [r3], #1
  4015e4:	42a3      	cmp	r3, r4
  4015e6:	d1fb      	bne.n	4015e0 <memset+0x88>
  4015e8:	bc70      	pop	{r4, r5, r6}
  4015ea:	4770      	bx	lr
  4015ec:	4614      	mov	r4, r2
  4015ee:	4603      	mov	r3, r0
  4015f0:	e7c2      	b.n	401578 <memset+0x20>
  4015f2:	bf00      	nop

004015f4 <_puts_r>:
  4015f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015f6:	4605      	mov	r5, r0
  4015f8:	b089      	sub	sp, #36	; 0x24
  4015fa:	4608      	mov	r0, r1
  4015fc:	460c      	mov	r4, r1
  4015fe:	f000 f8ff 	bl	401800 <strlen>
  401602:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401604:	4f14      	ldr	r7, [pc, #80]	; (401658 <_puts_r+0x64>)
  401606:	9404      	str	r4, [sp, #16]
  401608:	2601      	movs	r6, #1
  40160a:	1c44      	adds	r4, r0, #1
  40160c:	a904      	add	r1, sp, #16
  40160e:	2202      	movs	r2, #2
  401610:	9403      	str	r4, [sp, #12]
  401612:	9005      	str	r0, [sp, #20]
  401614:	68ac      	ldr	r4, [r5, #8]
  401616:	9706      	str	r7, [sp, #24]
  401618:	9607      	str	r6, [sp, #28]
  40161a:	9101      	str	r1, [sp, #4]
  40161c:	9202      	str	r2, [sp, #8]
  40161e:	b1b3      	cbz	r3, 40164e <_puts_r+0x5a>
  401620:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401624:	049a      	lsls	r2, r3, #18
  401626:	d406      	bmi.n	401636 <_puts_r+0x42>
  401628:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40162a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40162e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401632:	81a3      	strh	r3, [r4, #12]
  401634:	6662      	str	r2, [r4, #100]	; 0x64
  401636:	4621      	mov	r1, r4
  401638:	4628      	mov	r0, r5
  40163a:	aa01      	add	r2, sp, #4
  40163c:	f001 fc1c 	bl	402e78 <__sfvwrite_r>
  401640:	2800      	cmp	r0, #0
  401642:	bf14      	ite	ne
  401644:	f04f 30ff 	movne.w	r0, #4294967295
  401648:	200a      	moveq	r0, #10
  40164a:	b009      	add	sp, #36	; 0x24
  40164c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40164e:	4628      	mov	r0, r5
  401650:	f001 fa60 	bl	402b14 <__sinit>
  401654:	e7e4      	b.n	401620 <_puts_r+0x2c>
  401656:	bf00      	nop
  401658:	0040466c 	.word	0x0040466c

0040165c <puts>:
  40165c:	4b02      	ldr	r3, [pc, #8]	; (401668 <puts+0xc>)
  40165e:	4601      	mov	r1, r0
  401660:	6818      	ldr	r0, [r3, #0]
  401662:	f7ff bfc7 	b.w	4015f4 <_puts_r>
  401666:	bf00      	nop
  401668:	20400430 	.word	0x20400430

0040166c <setbuf>:
  40166c:	2900      	cmp	r1, #0
  40166e:	bf0c      	ite	eq
  401670:	2202      	moveq	r2, #2
  401672:	2200      	movne	r2, #0
  401674:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401678:	f000 b800 	b.w	40167c <setvbuf>

0040167c <setvbuf>:
  40167c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401680:	4c51      	ldr	r4, [pc, #324]	; (4017c8 <setvbuf+0x14c>)
  401682:	6825      	ldr	r5, [r4, #0]
  401684:	b083      	sub	sp, #12
  401686:	4604      	mov	r4, r0
  401688:	460f      	mov	r7, r1
  40168a:	4690      	mov	r8, r2
  40168c:	461e      	mov	r6, r3
  40168e:	b115      	cbz	r5, 401696 <setvbuf+0x1a>
  401690:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401692:	2b00      	cmp	r3, #0
  401694:	d079      	beq.n	40178a <setvbuf+0x10e>
  401696:	f1b8 0f02 	cmp.w	r8, #2
  40169a:	d004      	beq.n	4016a6 <setvbuf+0x2a>
  40169c:	f1b8 0f01 	cmp.w	r8, #1
  4016a0:	d87f      	bhi.n	4017a2 <setvbuf+0x126>
  4016a2:	2e00      	cmp	r6, #0
  4016a4:	db7d      	blt.n	4017a2 <setvbuf+0x126>
  4016a6:	4621      	mov	r1, r4
  4016a8:	4628      	mov	r0, r5
  4016aa:	f001 f99f 	bl	4029ec <_fflush_r>
  4016ae:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4016b0:	b141      	cbz	r1, 4016c4 <setvbuf+0x48>
  4016b2:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4016b6:	4299      	cmp	r1, r3
  4016b8:	d002      	beq.n	4016c0 <setvbuf+0x44>
  4016ba:	4628      	mov	r0, r5
  4016bc:	f001 faf4 	bl	402ca8 <_free_r>
  4016c0:	2300      	movs	r3, #0
  4016c2:	6323      	str	r3, [r4, #48]	; 0x30
  4016c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016c8:	2200      	movs	r2, #0
  4016ca:	61a2      	str	r2, [r4, #24]
  4016cc:	6062      	str	r2, [r4, #4]
  4016ce:	061a      	lsls	r2, r3, #24
  4016d0:	d454      	bmi.n	40177c <setvbuf+0x100>
  4016d2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4016d6:	f023 0303 	bic.w	r3, r3, #3
  4016da:	f1b8 0f02 	cmp.w	r8, #2
  4016de:	81a3      	strh	r3, [r4, #12]
  4016e0:	d039      	beq.n	401756 <setvbuf+0xda>
  4016e2:	ab01      	add	r3, sp, #4
  4016e4:	466a      	mov	r2, sp
  4016e6:	4621      	mov	r1, r4
  4016e8:	4628      	mov	r0, r5
  4016ea:	f001 fd7b 	bl	4031e4 <__swhatbuf_r>
  4016ee:	89a3      	ldrh	r3, [r4, #12]
  4016f0:	4318      	orrs	r0, r3
  4016f2:	81a0      	strh	r0, [r4, #12]
  4016f4:	b326      	cbz	r6, 401740 <setvbuf+0xc4>
  4016f6:	b327      	cbz	r7, 401742 <setvbuf+0xc6>
  4016f8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4016fa:	2b00      	cmp	r3, #0
  4016fc:	d04d      	beq.n	40179a <setvbuf+0x11e>
  4016fe:	9b00      	ldr	r3, [sp, #0]
  401700:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  401704:	6027      	str	r7, [r4, #0]
  401706:	429e      	cmp	r6, r3
  401708:	bf1c      	itt	ne
  40170a:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40170e:	81a0      	strhne	r0, [r4, #12]
  401710:	f1b8 0f01 	cmp.w	r8, #1
  401714:	bf08      	it	eq
  401716:	f040 0001 	orreq.w	r0, r0, #1
  40171a:	b283      	uxth	r3, r0
  40171c:	bf08      	it	eq
  40171e:	81a0      	strheq	r0, [r4, #12]
  401720:	f003 0008 	and.w	r0, r3, #8
  401724:	b280      	uxth	r0, r0
  401726:	6127      	str	r7, [r4, #16]
  401728:	6166      	str	r6, [r4, #20]
  40172a:	b318      	cbz	r0, 401774 <setvbuf+0xf8>
  40172c:	f013 0001 	ands.w	r0, r3, #1
  401730:	d02f      	beq.n	401792 <setvbuf+0x116>
  401732:	2000      	movs	r0, #0
  401734:	4276      	negs	r6, r6
  401736:	61a6      	str	r6, [r4, #24]
  401738:	60a0      	str	r0, [r4, #8]
  40173a:	b003      	add	sp, #12
  40173c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401740:	9e00      	ldr	r6, [sp, #0]
  401742:	4630      	mov	r0, r6
  401744:	f001 fdc2 	bl	4032cc <malloc>
  401748:	4607      	mov	r7, r0
  40174a:	b368      	cbz	r0, 4017a8 <setvbuf+0x12c>
  40174c:	89a3      	ldrh	r3, [r4, #12]
  40174e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401752:	81a3      	strh	r3, [r4, #12]
  401754:	e7d0      	b.n	4016f8 <setvbuf+0x7c>
  401756:	2000      	movs	r0, #0
  401758:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40175c:	f043 0302 	orr.w	r3, r3, #2
  401760:	2500      	movs	r5, #0
  401762:	2101      	movs	r1, #1
  401764:	81a3      	strh	r3, [r4, #12]
  401766:	60a5      	str	r5, [r4, #8]
  401768:	6022      	str	r2, [r4, #0]
  40176a:	6122      	str	r2, [r4, #16]
  40176c:	6161      	str	r1, [r4, #20]
  40176e:	b003      	add	sp, #12
  401770:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401774:	60a0      	str	r0, [r4, #8]
  401776:	b003      	add	sp, #12
  401778:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40177c:	6921      	ldr	r1, [r4, #16]
  40177e:	4628      	mov	r0, r5
  401780:	f001 fa92 	bl	402ca8 <_free_r>
  401784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401788:	e7a3      	b.n	4016d2 <setvbuf+0x56>
  40178a:	4628      	mov	r0, r5
  40178c:	f001 f9c2 	bl	402b14 <__sinit>
  401790:	e781      	b.n	401696 <setvbuf+0x1a>
  401792:	60a6      	str	r6, [r4, #8]
  401794:	b003      	add	sp, #12
  401796:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40179a:	4628      	mov	r0, r5
  40179c:	f001 f9ba 	bl	402b14 <__sinit>
  4017a0:	e7ad      	b.n	4016fe <setvbuf+0x82>
  4017a2:	f04f 30ff 	mov.w	r0, #4294967295
  4017a6:	e7e2      	b.n	40176e <setvbuf+0xf2>
  4017a8:	f8dd 9000 	ldr.w	r9, [sp]
  4017ac:	45b1      	cmp	r9, r6
  4017ae:	d006      	beq.n	4017be <setvbuf+0x142>
  4017b0:	4648      	mov	r0, r9
  4017b2:	f001 fd8b 	bl	4032cc <malloc>
  4017b6:	4607      	mov	r7, r0
  4017b8:	b108      	cbz	r0, 4017be <setvbuf+0x142>
  4017ba:	464e      	mov	r6, r9
  4017bc:	e7c6      	b.n	40174c <setvbuf+0xd0>
  4017be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4017c2:	f04f 30ff 	mov.w	r0, #4294967295
  4017c6:	e7c7      	b.n	401758 <setvbuf+0xdc>
  4017c8:	20400430 	.word	0x20400430
	...

00401800 <strlen>:
  401800:	f890 f000 	pld	[r0]
  401804:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401808:	f020 0107 	bic.w	r1, r0, #7
  40180c:	f06f 0c00 	mvn.w	ip, #0
  401810:	f010 0407 	ands.w	r4, r0, #7
  401814:	f891 f020 	pld	[r1, #32]
  401818:	f040 8049 	bne.w	4018ae <strlen+0xae>
  40181c:	f04f 0400 	mov.w	r4, #0
  401820:	f06f 0007 	mvn.w	r0, #7
  401824:	e9d1 2300 	ldrd	r2, r3, [r1]
  401828:	f891 f040 	pld	[r1, #64]	; 0x40
  40182c:	f100 0008 	add.w	r0, r0, #8
  401830:	fa82 f24c 	uadd8	r2, r2, ip
  401834:	faa4 f28c 	sel	r2, r4, ip
  401838:	fa83 f34c 	uadd8	r3, r3, ip
  40183c:	faa2 f38c 	sel	r3, r2, ip
  401840:	bb4b      	cbnz	r3, 401896 <strlen+0x96>
  401842:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401846:	fa82 f24c 	uadd8	r2, r2, ip
  40184a:	f100 0008 	add.w	r0, r0, #8
  40184e:	faa4 f28c 	sel	r2, r4, ip
  401852:	fa83 f34c 	uadd8	r3, r3, ip
  401856:	faa2 f38c 	sel	r3, r2, ip
  40185a:	b9e3      	cbnz	r3, 401896 <strlen+0x96>
  40185c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401860:	fa82 f24c 	uadd8	r2, r2, ip
  401864:	f100 0008 	add.w	r0, r0, #8
  401868:	faa4 f28c 	sel	r2, r4, ip
  40186c:	fa83 f34c 	uadd8	r3, r3, ip
  401870:	faa2 f38c 	sel	r3, r2, ip
  401874:	b97b      	cbnz	r3, 401896 <strlen+0x96>
  401876:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40187a:	f101 0120 	add.w	r1, r1, #32
  40187e:	fa82 f24c 	uadd8	r2, r2, ip
  401882:	f100 0008 	add.w	r0, r0, #8
  401886:	faa4 f28c 	sel	r2, r4, ip
  40188a:	fa83 f34c 	uadd8	r3, r3, ip
  40188e:	faa2 f38c 	sel	r3, r2, ip
  401892:	2b00      	cmp	r3, #0
  401894:	d0c6      	beq.n	401824 <strlen+0x24>
  401896:	2a00      	cmp	r2, #0
  401898:	bf04      	itt	eq
  40189a:	3004      	addeq	r0, #4
  40189c:	461a      	moveq	r2, r3
  40189e:	ba12      	rev	r2, r2
  4018a0:	fab2 f282 	clz	r2, r2
  4018a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4018a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4018ac:	4770      	bx	lr
  4018ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4018b2:	f004 0503 	and.w	r5, r4, #3
  4018b6:	f1c4 0000 	rsb	r0, r4, #0
  4018ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4018be:	f014 0f04 	tst.w	r4, #4
  4018c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4018c6:	fa0c f505 	lsl.w	r5, ip, r5
  4018ca:	ea62 0205 	orn	r2, r2, r5
  4018ce:	bf1c      	itt	ne
  4018d0:	ea63 0305 	ornne	r3, r3, r5
  4018d4:	4662      	movne	r2, ip
  4018d6:	f04f 0400 	mov.w	r4, #0
  4018da:	e7a9      	b.n	401830 <strlen+0x30>

004018dc <__sprint_r.part.0>:
  4018dc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4018de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4018e2:	049c      	lsls	r4, r3, #18
  4018e4:	4692      	mov	sl, r2
  4018e6:	d52c      	bpl.n	401942 <__sprint_r.part.0+0x66>
  4018e8:	6893      	ldr	r3, [r2, #8]
  4018ea:	6812      	ldr	r2, [r2, #0]
  4018ec:	b33b      	cbz	r3, 40193e <__sprint_r.part.0+0x62>
  4018ee:	460f      	mov	r7, r1
  4018f0:	4680      	mov	r8, r0
  4018f2:	f102 0908 	add.w	r9, r2, #8
  4018f6:	e919 0060 	ldmdb	r9, {r5, r6}
  4018fa:	08b6      	lsrs	r6, r6, #2
  4018fc:	d017      	beq.n	40192e <__sprint_r.part.0+0x52>
  4018fe:	3d04      	subs	r5, #4
  401900:	2400      	movs	r4, #0
  401902:	e001      	b.n	401908 <__sprint_r.part.0+0x2c>
  401904:	42a6      	cmp	r6, r4
  401906:	d010      	beq.n	40192a <__sprint_r.part.0+0x4e>
  401908:	463a      	mov	r2, r7
  40190a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40190e:	4640      	mov	r0, r8
  401910:	f001 f96a 	bl	402be8 <_fputwc_r>
  401914:	1c43      	adds	r3, r0, #1
  401916:	f104 0401 	add.w	r4, r4, #1
  40191a:	d1f3      	bne.n	401904 <__sprint_r.part.0+0x28>
  40191c:	2300      	movs	r3, #0
  40191e:	f8ca 3008 	str.w	r3, [sl, #8]
  401922:	f8ca 3004 	str.w	r3, [sl, #4]
  401926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40192a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40192e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  401932:	f8ca 3008 	str.w	r3, [sl, #8]
  401936:	f109 0908 	add.w	r9, r9, #8
  40193a:	2b00      	cmp	r3, #0
  40193c:	d1db      	bne.n	4018f6 <__sprint_r.part.0+0x1a>
  40193e:	2000      	movs	r0, #0
  401940:	e7ec      	b.n	40191c <__sprint_r.part.0+0x40>
  401942:	f001 fa99 	bl	402e78 <__sfvwrite_r>
  401946:	2300      	movs	r3, #0
  401948:	f8ca 3008 	str.w	r3, [sl, #8]
  40194c:	f8ca 3004 	str.w	r3, [sl, #4]
  401950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401954 <_vfiprintf_r>:
  401954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401958:	b0ab      	sub	sp, #172	; 0xac
  40195a:	461c      	mov	r4, r3
  40195c:	9100      	str	r1, [sp, #0]
  40195e:	4690      	mov	r8, r2
  401960:	9304      	str	r3, [sp, #16]
  401962:	9005      	str	r0, [sp, #20]
  401964:	b118      	cbz	r0, 40196e <_vfiprintf_r+0x1a>
  401966:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401968:	2b00      	cmp	r3, #0
  40196a:	f000 80de 	beq.w	401b2a <_vfiprintf_r+0x1d6>
  40196e:	9800      	ldr	r0, [sp, #0]
  401970:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  401974:	b28a      	uxth	r2, r1
  401976:	0495      	lsls	r5, r2, #18
  401978:	d407      	bmi.n	40198a <_vfiprintf_r+0x36>
  40197a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40197c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  401980:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401984:	8182      	strh	r2, [r0, #12]
  401986:	6643      	str	r3, [r0, #100]	; 0x64
  401988:	b292      	uxth	r2, r2
  40198a:	0711      	lsls	r1, r2, #28
  40198c:	f140 80b1 	bpl.w	401af2 <_vfiprintf_r+0x19e>
  401990:	9b00      	ldr	r3, [sp, #0]
  401992:	691b      	ldr	r3, [r3, #16]
  401994:	2b00      	cmp	r3, #0
  401996:	f000 80ac 	beq.w	401af2 <_vfiprintf_r+0x19e>
  40199a:	f002 021a 	and.w	r2, r2, #26
  40199e:	2a0a      	cmp	r2, #10
  4019a0:	f000 80b5 	beq.w	401b0e <_vfiprintf_r+0x1ba>
  4019a4:	2300      	movs	r3, #0
  4019a6:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4019aa:	9302      	str	r3, [sp, #8]
  4019ac:	930f      	str	r3, [sp, #60]	; 0x3c
  4019ae:	930e      	str	r3, [sp, #56]	; 0x38
  4019b0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4019b4:	46da      	mov	sl, fp
  4019b6:	f898 3000 	ldrb.w	r3, [r8]
  4019ba:	4644      	mov	r4, r8
  4019bc:	b1fb      	cbz	r3, 4019fe <_vfiprintf_r+0xaa>
  4019be:	2b25      	cmp	r3, #37	; 0x25
  4019c0:	d102      	bne.n	4019c8 <_vfiprintf_r+0x74>
  4019c2:	e01c      	b.n	4019fe <_vfiprintf_r+0xaa>
  4019c4:	2b25      	cmp	r3, #37	; 0x25
  4019c6:	d003      	beq.n	4019d0 <_vfiprintf_r+0x7c>
  4019c8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4019cc:	2b00      	cmp	r3, #0
  4019ce:	d1f9      	bne.n	4019c4 <_vfiprintf_r+0x70>
  4019d0:	ebc8 0504 	rsb	r5, r8, r4
  4019d4:	b19d      	cbz	r5, 4019fe <_vfiprintf_r+0xaa>
  4019d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4019d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4019da:	f8ca 8000 	str.w	r8, [sl]
  4019de:	3301      	adds	r3, #1
  4019e0:	442a      	add	r2, r5
  4019e2:	2b07      	cmp	r3, #7
  4019e4:	f8ca 5004 	str.w	r5, [sl, #4]
  4019e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4019ea:	930e      	str	r3, [sp, #56]	; 0x38
  4019ec:	dd7b      	ble.n	401ae6 <_vfiprintf_r+0x192>
  4019ee:	2a00      	cmp	r2, #0
  4019f0:	f040 8528 	bne.w	402444 <_vfiprintf_r+0xaf0>
  4019f4:	9b02      	ldr	r3, [sp, #8]
  4019f6:	920e      	str	r2, [sp, #56]	; 0x38
  4019f8:	442b      	add	r3, r5
  4019fa:	46da      	mov	sl, fp
  4019fc:	9302      	str	r3, [sp, #8]
  4019fe:	7823      	ldrb	r3, [r4, #0]
  401a00:	2b00      	cmp	r3, #0
  401a02:	f000 843e 	beq.w	402282 <_vfiprintf_r+0x92e>
  401a06:	2100      	movs	r1, #0
  401a08:	f04f 0300 	mov.w	r3, #0
  401a0c:	f04f 32ff 	mov.w	r2, #4294967295
  401a10:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401a14:	f104 0801 	add.w	r8, r4, #1
  401a18:	7863      	ldrb	r3, [r4, #1]
  401a1a:	9201      	str	r2, [sp, #4]
  401a1c:	4608      	mov	r0, r1
  401a1e:	460e      	mov	r6, r1
  401a20:	460c      	mov	r4, r1
  401a22:	f108 0801 	add.w	r8, r8, #1
  401a26:	f1a3 0220 	sub.w	r2, r3, #32
  401a2a:	2a58      	cmp	r2, #88	; 0x58
  401a2c:	f200 8393 	bhi.w	402156 <_vfiprintf_r+0x802>
  401a30:	e8df f012 	tbh	[pc, r2, lsl #1]
  401a34:	03910346 	.word	0x03910346
  401a38:	034e0391 	.word	0x034e0391
  401a3c:	03910391 	.word	0x03910391
  401a40:	03910391 	.word	0x03910391
  401a44:	03910391 	.word	0x03910391
  401a48:	02670289 	.word	0x02670289
  401a4c:	00800391 	.word	0x00800391
  401a50:	0391026c 	.word	0x0391026c
  401a54:	025901c6 	.word	0x025901c6
  401a58:	02590259 	.word	0x02590259
  401a5c:	02590259 	.word	0x02590259
  401a60:	02590259 	.word	0x02590259
  401a64:	02590259 	.word	0x02590259
  401a68:	03910391 	.word	0x03910391
  401a6c:	03910391 	.word	0x03910391
  401a70:	03910391 	.word	0x03910391
  401a74:	03910391 	.word	0x03910391
  401a78:	03910391 	.word	0x03910391
  401a7c:	039101cb 	.word	0x039101cb
  401a80:	03910391 	.word	0x03910391
  401a84:	03910391 	.word	0x03910391
  401a88:	03910391 	.word	0x03910391
  401a8c:	03910391 	.word	0x03910391
  401a90:	02140391 	.word	0x02140391
  401a94:	03910391 	.word	0x03910391
  401a98:	03910391 	.word	0x03910391
  401a9c:	02ee0391 	.word	0x02ee0391
  401aa0:	03910391 	.word	0x03910391
  401aa4:	03910311 	.word	0x03910311
  401aa8:	03910391 	.word	0x03910391
  401aac:	03910391 	.word	0x03910391
  401ab0:	03910391 	.word	0x03910391
  401ab4:	03910391 	.word	0x03910391
  401ab8:	03340391 	.word	0x03340391
  401abc:	0391038a 	.word	0x0391038a
  401ac0:	03910391 	.word	0x03910391
  401ac4:	038a0367 	.word	0x038a0367
  401ac8:	03910391 	.word	0x03910391
  401acc:	0391036c 	.word	0x0391036c
  401ad0:	02950379 	.word	0x02950379
  401ad4:	02e90085 	.word	0x02e90085
  401ad8:	029b0391 	.word	0x029b0391
  401adc:	02ba0391 	.word	0x02ba0391
  401ae0:	03910391 	.word	0x03910391
  401ae4:	0353      	.short	0x0353
  401ae6:	f10a 0a08 	add.w	sl, sl, #8
  401aea:	9b02      	ldr	r3, [sp, #8]
  401aec:	442b      	add	r3, r5
  401aee:	9302      	str	r3, [sp, #8]
  401af0:	e785      	b.n	4019fe <_vfiprintf_r+0xaa>
  401af2:	9900      	ldr	r1, [sp, #0]
  401af4:	9805      	ldr	r0, [sp, #20]
  401af6:	f000 fe61 	bl	4027bc <__swsetup_r>
  401afa:	2800      	cmp	r0, #0
  401afc:	f040 8558 	bne.w	4025b0 <_vfiprintf_r+0xc5c>
  401b00:	9b00      	ldr	r3, [sp, #0]
  401b02:	899a      	ldrh	r2, [r3, #12]
  401b04:	f002 021a 	and.w	r2, r2, #26
  401b08:	2a0a      	cmp	r2, #10
  401b0a:	f47f af4b 	bne.w	4019a4 <_vfiprintf_r+0x50>
  401b0e:	9900      	ldr	r1, [sp, #0]
  401b10:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  401b14:	2b00      	cmp	r3, #0
  401b16:	f6ff af45 	blt.w	4019a4 <_vfiprintf_r+0x50>
  401b1a:	4623      	mov	r3, r4
  401b1c:	4642      	mov	r2, r8
  401b1e:	9805      	ldr	r0, [sp, #20]
  401b20:	f000 fe16 	bl	402750 <__sbprintf>
  401b24:	b02b      	add	sp, #172	; 0xac
  401b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b2a:	f000 fff3 	bl	402b14 <__sinit>
  401b2e:	e71e      	b.n	40196e <_vfiprintf_r+0x1a>
  401b30:	4264      	negs	r4, r4
  401b32:	9304      	str	r3, [sp, #16]
  401b34:	f046 0604 	orr.w	r6, r6, #4
  401b38:	f898 3000 	ldrb.w	r3, [r8]
  401b3c:	e771      	b.n	401a22 <_vfiprintf_r+0xce>
  401b3e:	2130      	movs	r1, #48	; 0x30
  401b40:	9804      	ldr	r0, [sp, #16]
  401b42:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  401b46:	9901      	ldr	r1, [sp, #4]
  401b48:	9406      	str	r4, [sp, #24]
  401b4a:	f04f 0300 	mov.w	r3, #0
  401b4e:	2278      	movs	r2, #120	; 0x78
  401b50:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401b54:	2900      	cmp	r1, #0
  401b56:	4603      	mov	r3, r0
  401b58:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  401b5c:	6804      	ldr	r4, [r0, #0]
  401b5e:	f103 0304 	add.w	r3, r3, #4
  401b62:	f04f 0500 	mov.w	r5, #0
  401b66:	f046 0202 	orr.w	r2, r6, #2
  401b6a:	f2c0 8525 	blt.w	4025b8 <_vfiprintf_r+0xc64>
  401b6e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401b72:	ea54 0205 	orrs.w	r2, r4, r5
  401b76:	f046 0602 	orr.w	r6, r6, #2
  401b7a:	9304      	str	r3, [sp, #16]
  401b7c:	f040 84bf 	bne.w	4024fe <_vfiprintf_r+0xbaa>
  401b80:	48b3      	ldr	r0, [pc, #716]	; (401e50 <_vfiprintf_r+0x4fc>)
  401b82:	9b01      	ldr	r3, [sp, #4]
  401b84:	2b00      	cmp	r3, #0
  401b86:	f040 841c 	bne.w	4023c2 <_vfiprintf_r+0xa6e>
  401b8a:	4699      	mov	r9, r3
  401b8c:	2300      	movs	r3, #0
  401b8e:	9301      	str	r3, [sp, #4]
  401b90:	9303      	str	r3, [sp, #12]
  401b92:	465f      	mov	r7, fp
  401b94:	9b01      	ldr	r3, [sp, #4]
  401b96:	9a03      	ldr	r2, [sp, #12]
  401b98:	4293      	cmp	r3, r2
  401b9a:	bfb8      	it	lt
  401b9c:	4613      	movlt	r3, r2
  401b9e:	461d      	mov	r5, r3
  401ba0:	f1b9 0f00 	cmp.w	r9, #0
  401ba4:	d000      	beq.n	401ba8 <_vfiprintf_r+0x254>
  401ba6:	3501      	adds	r5, #1
  401ba8:	f016 0302 	ands.w	r3, r6, #2
  401bac:	9307      	str	r3, [sp, #28]
  401bae:	bf18      	it	ne
  401bb0:	3502      	addne	r5, #2
  401bb2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  401bb6:	9308      	str	r3, [sp, #32]
  401bb8:	f040 82f1 	bne.w	40219e <_vfiprintf_r+0x84a>
  401bbc:	9b06      	ldr	r3, [sp, #24]
  401bbe:	1b5c      	subs	r4, r3, r5
  401bc0:	2c00      	cmp	r4, #0
  401bc2:	f340 82ec 	ble.w	40219e <_vfiprintf_r+0x84a>
  401bc6:	2c10      	cmp	r4, #16
  401bc8:	f340 8556 	ble.w	402678 <_vfiprintf_r+0xd24>
  401bcc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 401e54 <_vfiprintf_r+0x500>
  401bd0:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  401bd4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401bd6:	46d4      	mov	ip, sl
  401bd8:	2310      	movs	r3, #16
  401bda:	46c2      	mov	sl, r8
  401bdc:	4670      	mov	r0, lr
  401bde:	46a8      	mov	r8, r5
  401be0:	464d      	mov	r5, r9
  401be2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401be6:	e007      	b.n	401bf8 <_vfiprintf_r+0x2a4>
  401be8:	f100 0e02 	add.w	lr, r0, #2
  401bec:	f10c 0c08 	add.w	ip, ip, #8
  401bf0:	4608      	mov	r0, r1
  401bf2:	3c10      	subs	r4, #16
  401bf4:	2c10      	cmp	r4, #16
  401bf6:	dd13      	ble.n	401c20 <_vfiprintf_r+0x2cc>
  401bf8:	1c41      	adds	r1, r0, #1
  401bfa:	3210      	adds	r2, #16
  401bfc:	2907      	cmp	r1, #7
  401bfe:	920f      	str	r2, [sp, #60]	; 0x3c
  401c00:	f8cc 5000 	str.w	r5, [ip]
  401c04:	f8cc 3004 	str.w	r3, [ip, #4]
  401c08:	910e      	str	r1, [sp, #56]	; 0x38
  401c0a:	dded      	ble.n	401be8 <_vfiprintf_r+0x294>
  401c0c:	2a00      	cmp	r2, #0
  401c0e:	f040 82b7 	bne.w	402180 <_vfiprintf_r+0x82c>
  401c12:	3c10      	subs	r4, #16
  401c14:	2c10      	cmp	r4, #16
  401c16:	4610      	mov	r0, r2
  401c18:	f04f 0e01 	mov.w	lr, #1
  401c1c:	46dc      	mov	ip, fp
  401c1e:	dceb      	bgt.n	401bf8 <_vfiprintf_r+0x2a4>
  401c20:	46a9      	mov	r9, r5
  401c22:	4670      	mov	r0, lr
  401c24:	4645      	mov	r5, r8
  401c26:	46d0      	mov	r8, sl
  401c28:	46e2      	mov	sl, ip
  401c2a:	4422      	add	r2, r4
  401c2c:	2807      	cmp	r0, #7
  401c2e:	920f      	str	r2, [sp, #60]	; 0x3c
  401c30:	f8ca 9000 	str.w	r9, [sl]
  401c34:	f8ca 4004 	str.w	r4, [sl, #4]
  401c38:	900e      	str	r0, [sp, #56]	; 0x38
  401c3a:	f300 8375 	bgt.w	402328 <_vfiprintf_r+0x9d4>
  401c3e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401c42:	f10a 0a08 	add.w	sl, sl, #8
  401c46:	f100 0e01 	add.w	lr, r0, #1
  401c4a:	2b00      	cmp	r3, #0
  401c4c:	f040 82b0 	bne.w	4021b0 <_vfiprintf_r+0x85c>
  401c50:	9b07      	ldr	r3, [sp, #28]
  401c52:	2b00      	cmp	r3, #0
  401c54:	f000 82c3 	beq.w	4021de <_vfiprintf_r+0x88a>
  401c58:	3202      	adds	r2, #2
  401c5a:	a90c      	add	r1, sp, #48	; 0x30
  401c5c:	2302      	movs	r3, #2
  401c5e:	f1be 0f07 	cmp.w	lr, #7
  401c62:	920f      	str	r2, [sp, #60]	; 0x3c
  401c64:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401c68:	e88a 000a 	stmia.w	sl, {r1, r3}
  401c6c:	f340 8378 	ble.w	402360 <_vfiprintf_r+0xa0c>
  401c70:	2a00      	cmp	r2, #0
  401c72:	f040 840a 	bne.w	40248a <_vfiprintf_r+0xb36>
  401c76:	9b08      	ldr	r3, [sp, #32]
  401c78:	2b80      	cmp	r3, #128	; 0x80
  401c7a:	f04f 0e01 	mov.w	lr, #1
  401c7e:	4610      	mov	r0, r2
  401c80:	46da      	mov	sl, fp
  401c82:	f040 82b0 	bne.w	4021e6 <_vfiprintf_r+0x892>
  401c86:	9b06      	ldr	r3, [sp, #24]
  401c88:	1b5c      	subs	r4, r3, r5
  401c8a:	2c00      	cmp	r4, #0
  401c8c:	f340 82ab 	ble.w	4021e6 <_vfiprintf_r+0x892>
  401c90:	2c10      	cmp	r4, #16
  401c92:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 401e58 <_vfiprintf_r+0x504>
  401c96:	f340 850b 	ble.w	4026b0 <_vfiprintf_r+0xd5c>
  401c9a:	46d6      	mov	lr, sl
  401c9c:	2310      	movs	r3, #16
  401c9e:	46c2      	mov	sl, r8
  401ca0:	46a8      	mov	r8, r5
  401ca2:	464d      	mov	r5, r9
  401ca4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401ca8:	e007      	b.n	401cba <_vfiprintf_r+0x366>
  401caa:	f100 0c02 	add.w	ip, r0, #2
  401cae:	f10e 0e08 	add.w	lr, lr, #8
  401cb2:	4608      	mov	r0, r1
  401cb4:	3c10      	subs	r4, #16
  401cb6:	2c10      	cmp	r4, #16
  401cb8:	dd13      	ble.n	401ce2 <_vfiprintf_r+0x38e>
  401cba:	1c41      	adds	r1, r0, #1
  401cbc:	3210      	adds	r2, #16
  401cbe:	2907      	cmp	r1, #7
  401cc0:	920f      	str	r2, [sp, #60]	; 0x3c
  401cc2:	f8ce 5000 	str.w	r5, [lr]
  401cc6:	f8ce 3004 	str.w	r3, [lr, #4]
  401cca:	910e      	str	r1, [sp, #56]	; 0x38
  401ccc:	dded      	ble.n	401caa <_vfiprintf_r+0x356>
  401cce:	2a00      	cmp	r2, #0
  401cd0:	f040 8315 	bne.w	4022fe <_vfiprintf_r+0x9aa>
  401cd4:	3c10      	subs	r4, #16
  401cd6:	2c10      	cmp	r4, #16
  401cd8:	f04f 0c01 	mov.w	ip, #1
  401cdc:	4610      	mov	r0, r2
  401cde:	46de      	mov	lr, fp
  401ce0:	dceb      	bgt.n	401cba <_vfiprintf_r+0x366>
  401ce2:	46a9      	mov	r9, r5
  401ce4:	4645      	mov	r5, r8
  401ce6:	46d0      	mov	r8, sl
  401ce8:	46f2      	mov	sl, lr
  401cea:	4422      	add	r2, r4
  401cec:	f1bc 0f07 	cmp.w	ip, #7
  401cf0:	920f      	str	r2, [sp, #60]	; 0x3c
  401cf2:	f8ca 9000 	str.w	r9, [sl]
  401cf6:	f8ca 4004 	str.w	r4, [sl, #4]
  401cfa:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  401cfe:	f300 83d2 	bgt.w	4024a6 <_vfiprintf_r+0xb52>
  401d02:	9b01      	ldr	r3, [sp, #4]
  401d04:	9903      	ldr	r1, [sp, #12]
  401d06:	1a5c      	subs	r4, r3, r1
  401d08:	2c00      	cmp	r4, #0
  401d0a:	f10a 0a08 	add.w	sl, sl, #8
  401d0e:	f10c 0e01 	add.w	lr, ip, #1
  401d12:	4660      	mov	r0, ip
  401d14:	f300 826d 	bgt.w	4021f2 <_vfiprintf_r+0x89e>
  401d18:	9903      	ldr	r1, [sp, #12]
  401d1a:	f8ca 7000 	str.w	r7, [sl]
  401d1e:	440a      	add	r2, r1
  401d20:	f1be 0f07 	cmp.w	lr, #7
  401d24:	920f      	str	r2, [sp, #60]	; 0x3c
  401d26:	f8ca 1004 	str.w	r1, [sl, #4]
  401d2a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401d2e:	f340 82ce 	ble.w	4022ce <_vfiprintf_r+0x97a>
  401d32:	2a00      	cmp	r2, #0
  401d34:	f040 833a 	bne.w	4023ac <_vfiprintf_r+0xa58>
  401d38:	0770      	lsls	r0, r6, #29
  401d3a:	920e      	str	r2, [sp, #56]	; 0x38
  401d3c:	d538      	bpl.n	401db0 <_vfiprintf_r+0x45c>
  401d3e:	9b06      	ldr	r3, [sp, #24]
  401d40:	1b5c      	subs	r4, r3, r5
  401d42:	2c00      	cmp	r4, #0
  401d44:	dd34      	ble.n	401db0 <_vfiprintf_r+0x45c>
  401d46:	46da      	mov	sl, fp
  401d48:	2c10      	cmp	r4, #16
  401d4a:	f340 84ab 	ble.w	4026a4 <_vfiprintf_r+0xd50>
  401d4e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 401e54 <_vfiprintf_r+0x500>
  401d52:	990e      	ldr	r1, [sp, #56]	; 0x38
  401d54:	464f      	mov	r7, r9
  401d56:	2610      	movs	r6, #16
  401d58:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401d5c:	e006      	b.n	401d6c <_vfiprintf_r+0x418>
  401d5e:	1c88      	adds	r0, r1, #2
  401d60:	f10a 0a08 	add.w	sl, sl, #8
  401d64:	4619      	mov	r1, r3
  401d66:	3c10      	subs	r4, #16
  401d68:	2c10      	cmp	r4, #16
  401d6a:	dd13      	ble.n	401d94 <_vfiprintf_r+0x440>
  401d6c:	1c4b      	adds	r3, r1, #1
  401d6e:	3210      	adds	r2, #16
  401d70:	2b07      	cmp	r3, #7
  401d72:	920f      	str	r2, [sp, #60]	; 0x3c
  401d74:	f8ca 7000 	str.w	r7, [sl]
  401d78:	f8ca 6004 	str.w	r6, [sl, #4]
  401d7c:	930e      	str	r3, [sp, #56]	; 0x38
  401d7e:	ddee      	ble.n	401d5e <_vfiprintf_r+0x40a>
  401d80:	2a00      	cmp	r2, #0
  401d82:	f040 828e 	bne.w	4022a2 <_vfiprintf_r+0x94e>
  401d86:	3c10      	subs	r4, #16
  401d88:	2c10      	cmp	r4, #16
  401d8a:	f04f 0001 	mov.w	r0, #1
  401d8e:	4611      	mov	r1, r2
  401d90:	46da      	mov	sl, fp
  401d92:	dceb      	bgt.n	401d6c <_vfiprintf_r+0x418>
  401d94:	46b9      	mov	r9, r7
  401d96:	4422      	add	r2, r4
  401d98:	2807      	cmp	r0, #7
  401d9a:	920f      	str	r2, [sp, #60]	; 0x3c
  401d9c:	f8ca 9000 	str.w	r9, [sl]
  401da0:	f8ca 4004 	str.w	r4, [sl, #4]
  401da4:	900e      	str	r0, [sp, #56]	; 0x38
  401da6:	f340 829b 	ble.w	4022e0 <_vfiprintf_r+0x98c>
  401daa:	2a00      	cmp	r2, #0
  401dac:	f040 8425 	bne.w	4025fa <_vfiprintf_r+0xca6>
  401db0:	9b02      	ldr	r3, [sp, #8]
  401db2:	9a06      	ldr	r2, [sp, #24]
  401db4:	42aa      	cmp	r2, r5
  401db6:	bfac      	ite	ge
  401db8:	189b      	addge	r3, r3, r2
  401dba:	195b      	addlt	r3, r3, r5
  401dbc:	9302      	str	r3, [sp, #8]
  401dbe:	e299      	b.n	4022f4 <_vfiprintf_r+0x9a0>
  401dc0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  401dc4:	f898 3000 	ldrb.w	r3, [r8]
  401dc8:	e62b      	b.n	401a22 <_vfiprintf_r+0xce>
  401dca:	9406      	str	r4, [sp, #24]
  401dcc:	2900      	cmp	r1, #0
  401dce:	f040 84af 	bne.w	402730 <_vfiprintf_r+0xddc>
  401dd2:	f046 0610 	orr.w	r6, r6, #16
  401dd6:	06b3      	lsls	r3, r6, #26
  401dd8:	f140 8312 	bpl.w	402400 <_vfiprintf_r+0xaac>
  401ddc:	9904      	ldr	r1, [sp, #16]
  401dde:	3107      	adds	r1, #7
  401de0:	f021 0107 	bic.w	r1, r1, #7
  401de4:	e9d1 2300 	ldrd	r2, r3, [r1]
  401de8:	3108      	adds	r1, #8
  401dea:	9104      	str	r1, [sp, #16]
  401dec:	4614      	mov	r4, r2
  401dee:	461d      	mov	r5, r3
  401df0:	2a00      	cmp	r2, #0
  401df2:	f173 0300 	sbcs.w	r3, r3, #0
  401df6:	f2c0 8386 	blt.w	402506 <_vfiprintf_r+0xbb2>
  401dfa:	9b01      	ldr	r3, [sp, #4]
  401dfc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401e00:	2b00      	cmp	r3, #0
  401e02:	f2c0 831a 	blt.w	40243a <_vfiprintf_r+0xae6>
  401e06:	ea54 0305 	orrs.w	r3, r4, r5
  401e0a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401e0e:	f000 80ed 	beq.w	401fec <_vfiprintf_r+0x698>
  401e12:	2d00      	cmp	r5, #0
  401e14:	bf08      	it	eq
  401e16:	2c0a      	cmpeq	r4, #10
  401e18:	f0c0 80ed 	bcc.w	401ff6 <_vfiprintf_r+0x6a2>
  401e1c:	465f      	mov	r7, fp
  401e1e:	4620      	mov	r0, r4
  401e20:	4629      	mov	r1, r5
  401e22:	220a      	movs	r2, #10
  401e24:	2300      	movs	r3, #0
  401e26:	f002 fa47 	bl	4042b8 <__aeabi_uldivmod>
  401e2a:	3230      	adds	r2, #48	; 0x30
  401e2c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  401e30:	4620      	mov	r0, r4
  401e32:	4629      	mov	r1, r5
  401e34:	2300      	movs	r3, #0
  401e36:	220a      	movs	r2, #10
  401e38:	f002 fa3e 	bl	4042b8 <__aeabi_uldivmod>
  401e3c:	4604      	mov	r4, r0
  401e3e:	460d      	mov	r5, r1
  401e40:	ea54 0305 	orrs.w	r3, r4, r5
  401e44:	d1eb      	bne.n	401e1e <_vfiprintf_r+0x4ca>
  401e46:	ebc7 030b 	rsb	r3, r7, fp
  401e4a:	9303      	str	r3, [sp, #12]
  401e4c:	e6a2      	b.n	401b94 <_vfiprintf_r+0x240>
  401e4e:	bf00      	nop
  401e50:	00404694 	.word	0x00404694
  401e54:	004046b0 	.word	0x004046b0
  401e58:	00404670 	.word	0x00404670
  401e5c:	9406      	str	r4, [sp, #24]
  401e5e:	2900      	cmp	r1, #0
  401e60:	f040 8462 	bne.w	402728 <_vfiprintf_r+0xdd4>
  401e64:	f046 0610 	orr.w	r6, r6, #16
  401e68:	f016 0320 	ands.w	r3, r6, #32
  401e6c:	f000 82ae 	beq.w	4023cc <_vfiprintf_r+0xa78>
  401e70:	9b04      	ldr	r3, [sp, #16]
  401e72:	3307      	adds	r3, #7
  401e74:	f023 0307 	bic.w	r3, r3, #7
  401e78:	f04f 0200 	mov.w	r2, #0
  401e7c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401e80:	e9d3 4500 	ldrd	r4, r5, [r3]
  401e84:	f103 0208 	add.w	r2, r3, #8
  401e88:	9b01      	ldr	r3, [sp, #4]
  401e8a:	9204      	str	r2, [sp, #16]
  401e8c:	2b00      	cmp	r3, #0
  401e8e:	f2c0 8174 	blt.w	40217a <_vfiprintf_r+0x826>
  401e92:	ea54 0305 	orrs.w	r3, r4, r5
  401e96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401e9a:	f040 816e 	bne.w	40217a <_vfiprintf_r+0x826>
  401e9e:	9b01      	ldr	r3, [sp, #4]
  401ea0:	2b00      	cmp	r3, #0
  401ea2:	f000 8430 	beq.w	402706 <_vfiprintf_r+0xdb2>
  401ea6:	f04f 0900 	mov.w	r9, #0
  401eaa:	2400      	movs	r4, #0
  401eac:	2500      	movs	r5, #0
  401eae:	465f      	mov	r7, fp
  401eb0:	08e2      	lsrs	r2, r4, #3
  401eb2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  401eb6:	08e9      	lsrs	r1, r5, #3
  401eb8:	f004 0307 	and.w	r3, r4, #7
  401ebc:	460d      	mov	r5, r1
  401ebe:	4614      	mov	r4, r2
  401ec0:	3330      	adds	r3, #48	; 0x30
  401ec2:	ea54 0205 	orrs.w	r2, r4, r5
  401ec6:	f807 3d01 	strb.w	r3, [r7, #-1]!
  401eca:	d1f1      	bne.n	401eb0 <_vfiprintf_r+0x55c>
  401ecc:	07f4      	lsls	r4, r6, #31
  401ece:	d5ba      	bpl.n	401e46 <_vfiprintf_r+0x4f2>
  401ed0:	2b30      	cmp	r3, #48	; 0x30
  401ed2:	d0b8      	beq.n	401e46 <_vfiprintf_r+0x4f2>
  401ed4:	2230      	movs	r2, #48	; 0x30
  401ed6:	1e7b      	subs	r3, r7, #1
  401ed8:	f807 2c01 	strb.w	r2, [r7, #-1]
  401edc:	ebc3 020b 	rsb	r2, r3, fp
  401ee0:	9203      	str	r2, [sp, #12]
  401ee2:	461f      	mov	r7, r3
  401ee4:	e656      	b.n	401b94 <_vfiprintf_r+0x240>
  401ee6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401eea:	2400      	movs	r4, #0
  401eec:	f818 3b01 	ldrb.w	r3, [r8], #1
  401ef0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401ef4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  401ef8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401efc:	2a09      	cmp	r2, #9
  401efe:	d9f5      	bls.n	401eec <_vfiprintf_r+0x598>
  401f00:	e591      	b.n	401a26 <_vfiprintf_r+0xd2>
  401f02:	f898 3000 	ldrb.w	r3, [r8]
  401f06:	2101      	movs	r1, #1
  401f08:	202b      	movs	r0, #43	; 0x2b
  401f0a:	e58a      	b.n	401a22 <_vfiprintf_r+0xce>
  401f0c:	f898 3000 	ldrb.w	r3, [r8]
  401f10:	2b2a      	cmp	r3, #42	; 0x2a
  401f12:	f108 0501 	add.w	r5, r8, #1
  401f16:	f000 83dd 	beq.w	4026d4 <_vfiprintf_r+0xd80>
  401f1a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401f1e:	2a09      	cmp	r2, #9
  401f20:	46a8      	mov	r8, r5
  401f22:	bf98      	it	ls
  401f24:	2500      	movls	r5, #0
  401f26:	f200 83ce 	bhi.w	4026c6 <_vfiprintf_r+0xd72>
  401f2a:	f818 3b01 	ldrb.w	r3, [r8], #1
  401f2e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401f32:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401f36:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401f3a:	2a09      	cmp	r2, #9
  401f3c:	d9f5      	bls.n	401f2a <_vfiprintf_r+0x5d6>
  401f3e:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  401f42:	9201      	str	r2, [sp, #4]
  401f44:	e56f      	b.n	401a26 <_vfiprintf_r+0xd2>
  401f46:	9a04      	ldr	r2, [sp, #16]
  401f48:	6814      	ldr	r4, [r2, #0]
  401f4a:	4613      	mov	r3, r2
  401f4c:	2c00      	cmp	r4, #0
  401f4e:	f103 0304 	add.w	r3, r3, #4
  401f52:	f6ff aded 	blt.w	401b30 <_vfiprintf_r+0x1dc>
  401f56:	9304      	str	r3, [sp, #16]
  401f58:	f898 3000 	ldrb.w	r3, [r8]
  401f5c:	e561      	b.n	401a22 <_vfiprintf_r+0xce>
  401f5e:	9406      	str	r4, [sp, #24]
  401f60:	2900      	cmp	r1, #0
  401f62:	d081      	beq.n	401e68 <_vfiprintf_r+0x514>
  401f64:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401f68:	e77e      	b.n	401e68 <_vfiprintf_r+0x514>
  401f6a:	9a04      	ldr	r2, [sp, #16]
  401f6c:	9406      	str	r4, [sp, #24]
  401f6e:	6817      	ldr	r7, [r2, #0]
  401f70:	f04f 0300 	mov.w	r3, #0
  401f74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401f78:	1d14      	adds	r4, r2, #4
  401f7a:	9b01      	ldr	r3, [sp, #4]
  401f7c:	2f00      	cmp	r7, #0
  401f7e:	f000 8386 	beq.w	40268e <_vfiprintf_r+0xd3a>
  401f82:	2b00      	cmp	r3, #0
  401f84:	f2c0 835f 	blt.w	402646 <_vfiprintf_r+0xcf2>
  401f88:	461a      	mov	r2, r3
  401f8a:	2100      	movs	r1, #0
  401f8c:	4638      	mov	r0, r7
  401f8e:	f001 fc5f 	bl	403850 <memchr>
  401f92:	2800      	cmp	r0, #0
  401f94:	f000 838f 	beq.w	4026b6 <_vfiprintf_r+0xd62>
  401f98:	1bc3      	subs	r3, r0, r7
  401f9a:	9303      	str	r3, [sp, #12]
  401f9c:	2300      	movs	r3, #0
  401f9e:	9404      	str	r4, [sp, #16]
  401fa0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401fa4:	9301      	str	r3, [sp, #4]
  401fa6:	e5f5      	b.n	401b94 <_vfiprintf_r+0x240>
  401fa8:	9406      	str	r4, [sp, #24]
  401faa:	2900      	cmp	r1, #0
  401fac:	f040 83b9 	bne.w	402722 <_vfiprintf_r+0xdce>
  401fb0:	f016 0920 	ands.w	r9, r6, #32
  401fb4:	d135      	bne.n	402022 <_vfiprintf_r+0x6ce>
  401fb6:	f016 0310 	ands.w	r3, r6, #16
  401fba:	d103      	bne.n	401fc4 <_vfiprintf_r+0x670>
  401fbc:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  401fc0:	f040 832a 	bne.w	402618 <_vfiprintf_r+0xcc4>
  401fc4:	9a04      	ldr	r2, [sp, #16]
  401fc6:	4613      	mov	r3, r2
  401fc8:	6814      	ldr	r4, [r2, #0]
  401fca:	9a01      	ldr	r2, [sp, #4]
  401fcc:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401fd0:	2a00      	cmp	r2, #0
  401fd2:	f103 0304 	add.w	r3, r3, #4
  401fd6:	f04f 0500 	mov.w	r5, #0
  401fda:	f2c0 8332 	blt.w	402642 <_vfiprintf_r+0xcee>
  401fde:	ea54 0205 	orrs.w	r2, r4, r5
  401fe2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401fe6:	9304      	str	r3, [sp, #16]
  401fe8:	f47f af13 	bne.w	401e12 <_vfiprintf_r+0x4be>
  401fec:	9b01      	ldr	r3, [sp, #4]
  401fee:	2b00      	cmp	r3, #0
  401ff0:	f43f adcc 	beq.w	401b8c <_vfiprintf_r+0x238>
  401ff4:	2400      	movs	r4, #0
  401ff6:	af2a      	add	r7, sp, #168	; 0xa8
  401ff8:	3430      	adds	r4, #48	; 0x30
  401ffa:	f807 4d41 	strb.w	r4, [r7, #-65]!
  401ffe:	ebc7 030b 	rsb	r3, r7, fp
  402002:	9303      	str	r3, [sp, #12]
  402004:	e5c6      	b.n	401b94 <_vfiprintf_r+0x240>
  402006:	f046 0620 	orr.w	r6, r6, #32
  40200a:	f898 3000 	ldrb.w	r3, [r8]
  40200e:	e508      	b.n	401a22 <_vfiprintf_r+0xce>
  402010:	9406      	str	r4, [sp, #24]
  402012:	2900      	cmp	r1, #0
  402014:	f040 836e 	bne.w	4026f4 <_vfiprintf_r+0xda0>
  402018:	f046 0610 	orr.w	r6, r6, #16
  40201c:	f016 0920 	ands.w	r9, r6, #32
  402020:	d0c9      	beq.n	401fb6 <_vfiprintf_r+0x662>
  402022:	9b04      	ldr	r3, [sp, #16]
  402024:	3307      	adds	r3, #7
  402026:	f023 0307 	bic.w	r3, r3, #7
  40202a:	f04f 0200 	mov.w	r2, #0
  40202e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402032:	e9d3 4500 	ldrd	r4, r5, [r3]
  402036:	f103 0208 	add.w	r2, r3, #8
  40203a:	9b01      	ldr	r3, [sp, #4]
  40203c:	9204      	str	r2, [sp, #16]
  40203e:	2b00      	cmp	r3, #0
  402040:	f2c0 81f9 	blt.w	402436 <_vfiprintf_r+0xae2>
  402044:	ea54 0305 	orrs.w	r3, r4, r5
  402048:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40204c:	f04f 0900 	mov.w	r9, #0
  402050:	f47f aedf 	bne.w	401e12 <_vfiprintf_r+0x4be>
  402054:	e7ca      	b.n	401fec <_vfiprintf_r+0x698>
  402056:	9406      	str	r4, [sp, #24]
  402058:	2900      	cmp	r1, #0
  40205a:	f040 8351 	bne.w	402700 <_vfiprintf_r+0xdac>
  40205e:	06b2      	lsls	r2, r6, #26
  402060:	48ae      	ldr	r0, [pc, #696]	; (40231c <_vfiprintf_r+0x9c8>)
  402062:	d541      	bpl.n	4020e8 <_vfiprintf_r+0x794>
  402064:	9a04      	ldr	r2, [sp, #16]
  402066:	3207      	adds	r2, #7
  402068:	f022 0207 	bic.w	r2, r2, #7
  40206c:	e9d2 4500 	ldrd	r4, r5, [r2]
  402070:	f102 0108 	add.w	r1, r2, #8
  402074:	9104      	str	r1, [sp, #16]
  402076:	f016 0901 	ands.w	r9, r6, #1
  40207a:	f000 8177 	beq.w	40236c <_vfiprintf_r+0xa18>
  40207e:	ea54 0205 	orrs.w	r2, r4, r5
  402082:	f040 8226 	bne.w	4024d2 <_vfiprintf_r+0xb7e>
  402086:	f04f 0300 	mov.w	r3, #0
  40208a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40208e:	9b01      	ldr	r3, [sp, #4]
  402090:	2b00      	cmp	r3, #0
  402092:	f2c0 8196 	blt.w	4023c2 <_vfiprintf_r+0xa6e>
  402096:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40209a:	e572      	b.n	401b82 <_vfiprintf_r+0x22e>
  40209c:	9a04      	ldr	r2, [sp, #16]
  40209e:	9406      	str	r4, [sp, #24]
  4020a0:	6813      	ldr	r3, [r2, #0]
  4020a2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4020a6:	4613      	mov	r3, r2
  4020a8:	f04f 0100 	mov.w	r1, #0
  4020ac:	2501      	movs	r5, #1
  4020ae:	3304      	adds	r3, #4
  4020b0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4020b4:	9304      	str	r3, [sp, #16]
  4020b6:	9503      	str	r5, [sp, #12]
  4020b8:	af10      	add	r7, sp, #64	; 0x40
  4020ba:	2300      	movs	r3, #0
  4020bc:	9301      	str	r3, [sp, #4]
  4020be:	e573      	b.n	401ba8 <_vfiprintf_r+0x254>
  4020c0:	f898 3000 	ldrb.w	r3, [r8]
  4020c4:	2800      	cmp	r0, #0
  4020c6:	f47f acac 	bne.w	401a22 <_vfiprintf_r+0xce>
  4020ca:	2101      	movs	r1, #1
  4020cc:	2020      	movs	r0, #32
  4020ce:	e4a8      	b.n	401a22 <_vfiprintf_r+0xce>
  4020d0:	f046 0601 	orr.w	r6, r6, #1
  4020d4:	f898 3000 	ldrb.w	r3, [r8]
  4020d8:	e4a3      	b.n	401a22 <_vfiprintf_r+0xce>
  4020da:	9406      	str	r4, [sp, #24]
  4020dc:	2900      	cmp	r1, #0
  4020de:	f040 830c 	bne.w	4026fa <_vfiprintf_r+0xda6>
  4020e2:	06b2      	lsls	r2, r6, #26
  4020e4:	488e      	ldr	r0, [pc, #568]	; (402320 <_vfiprintf_r+0x9cc>)
  4020e6:	d4bd      	bmi.n	402064 <_vfiprintf_r+0x710>
  4020e8:	9904      	ldr	r1, [sp, #16]
  4020ea:	06f7      	lsls	r7, r6, #27
  4020ec:	460a      	mov	r2, r1
  4020ee:	f100 819d 	bmi.w	40242c <_vfiprintf_r+0xad8>
  4020f2:	0675      	lsls	r5, r6, #25
  4020f4:	f140 819a 	bpl.w	40242c <_vfiprintf_r+0xad8>
  4020f8:	3204      	adds	r2, #4
  4020fa:	880c      	ldrh	r4, [r1, #0]
  4020fc:	9204      	str	r2, [sp, #16]
  4020fe:	2500      	movs	r5, #0
  402100:	e7b9      	b.n	402076 <_vfiprintf_r+0x722>
  402102:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  402106:	f898 3000 	ldrb.w	r3, [r8]
  40210a:	e48a      	b.n	401a22 <_vfiprintf_r+0xce>
  40210c:	f898 3000 	ldrb.w	r3, [r8]
  402110:	2b6c      	cmp	r3, #108	; 0x6c
  402112:	bf03      	ittte	eq
  402114:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  402118:	f046 0620 	orreq.w	r6, r6, #32
  40211c:	f108 0801 	addeq.w	r8, r8, #1
  402120:	f046 0610 	orrne.w	r6, r6, #16
  402124:	e47d      	b.n	401a22 <_vfiprintf_r+0xce>
  402126:	2900      	cmp	r1, #0
  402128:	f040 8309 	bne.w	40273e <_vfiprintf_r+0xdea>
  40212c:	06b4      	lsls	r4, r6, #26
  40212e:	f140 821c 	bpl.w	40256a <_vfiprintf_r+0xc16>
  402132:	9a04      	ldr	r2, [sp, #16]
  402134:	9902      	ldr	r1, [sp, #8]
  402136:	6813      	ldr	r3, [r2, #0]
  402138:	17cd      	asrs	r5, r1, #31
  40213a:	4608      	mov	r0, r1
  40213c:	3204      	adds	r2, #4
  40213e:	4629      	mov	r1, r5
  402140:	9204      	str	r2, [sp, #16]
  402142:	e9c3 0100 	strd	r0, r1, [r3]
  402146:	e436      	b.n	4019b6 <_vfiprintf_r+0x62>
  402148:	9406      	str	r4, [sp, #24]
  40214a:	2900      	cmp	r1, #0
  40214c:	f43f ae43 	beq.w	401dd6 <_vfiprintf_r+0x482>
  402150:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402154:	e63f      	b.n	401dd6 <_vfiprintf_r+0x482>
  402156:	9406      	str	r4, [sp, #24]
  402158:	2900      	cmp	r1, #0
  40215a:	f040 82ed 	bne.w	402738 <_vfiprintf_r+0xde4>
  40215e:	2b00      	cmp	r3, #0
  402160:	f000 808f 	beq.w	402282 <_vfiprintf_r+0x92e>
  402164:	2501      	movs	r5, #1
  402166:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40216a:	f04f 0300 	mov.w	r3, #0
  40216e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402172:	9503      	str	r5, [sp, #12]
  402174:	af10      	add	r7, sp, #64	; 0x40
  402176:	e7a0      	b.n	4020ba <_vfiprintf_r+0x766>
  402178:	9304      	str	r3, [sp, #16]
  40217a:	f04f 0900 	mov.w	r9, #0
  40217e:	e696      	b.n	401eae <_vfiprintf_r+0x55a>
  402180:	aa0d      	add	r2, sp, #52	; 0x34
  402182:	9900      	ldr	r1, [sp, #0]
  402184:	9309      	str	r3, [sp, #36]	; 0x24
  402186:	4648      	mov	r0, r9
  402188:	f7ff fba8 	bl	4018dc <__sprint_r.part.0>
  40218c:	2800      	cmp	r0, #0
  40218e:	d17f      	bne.n	402290 <_vfiprintf_r+0x93c>
  402190:	980e      	ldr	r0, [sp, #56]	; 0x38
  402192:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402194:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402196:	f100 0e01 	add.w	lr, r0, #1
  40219a:	46dc      	mov	ip, fp
  40219c:	e529      	b.n	401bf2 <_vfiprintf_r+0x29e>
  40219e:	980e      	ldr	r0, [sp, #56]	; 0x38
  4021a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4021a2:	f100 0e01 	add.w	lr, r0, #1
  4021a6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4021aa:	2b00      	cmp	r3, #0
  4021ac:	f43f ad50 	beq.w	401c50 <_vfiprintf_r+0x2fc>
  4021b0:	3201      	adds	r2, #1
  4021b2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4021b6:	2301      	movs	r3, #1
  4021b8:	f1be 0f07 	cmp.w	lr, #7
  4021bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4021be:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4021c2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4021c6:	f340 80bf 	ble.w	402348 <_vfiprintf_r+0x9f4>
  4021ca:	2a00      	cmp	r2, #0
  4021cc:	f040 814e 	bne.w	40246c <_vfiprintf_r+0xb18>
  4021d0:	9907      	ldr	r1, [sp, #28]
  4021d2:	2900      	cmp	r1, #0
  4021d4:	f040 80be 	bne.w	402354 <_vfiprintf_r+0xa00>
  4021d8:	469e      	mov	lr, r3
  4021da:	4610      	mov	r0, r2
  4021dc:	46da      	mov	sl, fp
  4021de:	9b08      	ldr	r3, [sp, #32]
  4021e0:	2b80      	cmp	r3, #128	; 0x80
  4021e2:	f43f ad50 	beq.w	401c86 <_vfiprintf_r+0x332>
  4021e6:	9b01      	ldr	r3, [sp, #4]
  4021e8:	9903      	ldr	r1, [sp, #12]
  4021ea:	1a5c      	subs	r4, r3, r1
  4021ec:	2c00      	cmp	r4, #0
  4021ee:	f77f ad93 	ble.w	401d18 <_vfiprintf_r+0x3c4>
  4021f2:	2c10      	cmp	r4, #16
  4021f4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402324 <_vfiprintf_r+0x9d0>
  4021f8:	dd25      	ble.n	402246 <_vfiprintf_r+0x8f2>
  4021fa:	46d4      	mov	ip, sl
  4021fc:	2310      	movs	r3, #16
  4021fe:	46c2      	mov	sl, r8
  402200:	46a8      	mov	r8, r5
  402202:	464d      	mov	r5, r9
  402204:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402208:	e007      	b.n	40221a <_vfiprintf_r+0x8c6>
  40220a:	f100 0e02 	add.w	lr, r0, #2
  40220e:	f10c 0c08 	add.w	ip, ip, #8
  402212:	4608      	mov	r0, r1
  402214:	3c10      	subs	r4, #16
  402216:	2c10      	cmp	r4, #16
  402218:	dd11      	ble.n	40223e <_vfiprintf_r+0x8ea>
  40221a:	1c41      	adds	r1, r0, #1
  40221c:	3210      	adds	r2, #16
  40221e:	2907      	cmp	r1, #7
  402220:	920f      	str	r2, [sp, #60]	; 0x3c
  402222:	f8cc 5000 	str.w	r5, [ip]
  402226:	f8cc 3004 	str.w	r3, [ip, #4]
  40222a:	910e      	str	r1, [sp, #56]	; 0x38
  40222c:	dded      	ble.n	40220a <_vfiprintf_r+0x8b6>
  40222e:	b9d2      	cbnz	r2, 402266 <_vfiprintf_r+0x912>
  402230:	3c10      	subs	r4, #16
  402232:	2c10      	cmp	r4, #16
  402234:	f04f 0e01 	mov.w	lr, #1
  402238:	4610      	mov	r0, r2
  40223a:	46dc      	mov	ip, fp
  40223c:	dced      	bgt.n	40221a <_vfiprintf_r+0x8c6>
  40223e:	46a9      	mov	r9, r5
  402240:	4645      	mov	r5, r8
  402242:	46d0      	mov	r8, sl
  402244:	46e2      	mov	sl, ip
  402246:	4422      	add	r2, r4
  402248:	f1be 0f07 	cmp.w	lr, #7
  40224c:	920f      	str	r2, [sp, #60]	; 0x3c
  40224e:	f8ca 9000 	str.w	r9, [sl]
  402252:	f8ca 4004 	str.w	r4, [sl, #4]
  402256:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40225a:	dc2e      	bgt.n	4022ba <_vfiprintf_r+0x966>
  40225c:	f10a 0a08 	add.w	sl, sl, #8
  402260:	f10e 0e01 	add.w	lr, lr, #1
  402264:	e558      	b.n	401d18 <_vfiprintf_r+0x3c4>
  402266:	aa0d      	add	r2, sp, #52	; 0x34
  402268:	9900      	ldr	r1, [sp, #0]
  40226a:	9301      	str	r3, [sp, #4]
  40226c:	4648      	mov	r0, r9
  40226e:	f7ff fb35 	bl	4018dc <__sprint_r.part.0>
  402272:	b968      	cbnz	r0, 402290 <_vfiprintf_r+0x93c>
  402274:	980e      	ldr	r0, [sp, #56]	; 0x38
  402276:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402278:	9b01      	ldr	r3, [sp, #4]
  40227a:	f100 0e01 	add.w	lr, r0, #1
  40227e:	46dc      	mov	ip, fp
  402280:	e7c8      	b.n	402214 <_vfiprintf_r+0x8c0>
  402282:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402284:	b123      	cbz	r3, 402290 <_vfiprintf_r+0x93c>
  402286:	9805      	ldr	r0, [sp, #20]
  402288:	9900      	ldr	r1, [sp, #0]
  40228a:	aa0d      	add	r2, sp, #52	; 0x34
  40228c:	f7ff fb26 	bl	4018dc <__sprint_r.part.0>
  402290:	9b00      	ldr	r3, [sp, #0]
  402292:	899b      	ldrh	r3, [r3, #12]
  402294:	065a      	lsls	r2, r3, #25
  402296:	f100 818b 	bmi.w	4025b0 <_vfiprintf_r+0xc5c>
  40229a:	9802      	ldr	r0, [sp, #8]
  40229c:	b02b      	add	sp, #172	; 0xac
  40229e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4022a2:	aa0d      	add	r2, sp, #52	; 0x34
  4022a4:	9900      	ldr	r1, [sp, #0]
  4022a6:	4648      	mov	r0, r9
  4022a8:	f7ff fb18 	bl	4018dc <__sprint_r.part.0>
  4022ac:	2800      	cmp	r0, #0
  4022ae:	d1ef      	bne.n	402290 <_vfiprintf_r+0x93c>
  4022b0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4022b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022b4:	1c48      	adds	r0, r1, #1
  4022b6:	46da      	mov	sl, fp
  4022b8:	e555      	b.n	401d66 <_vfiprintf_r+0x412>
  4022ba:	2a00      	cmp	r2, #0
  4022bc:	f040 80fb 	bne.w	4024b6 <_vfiprintf_r+0xb62>
  4022c0:	9a03      	ldr	r2, [sp, #12]
  4022c2:	921b      	str	r2, [sp, #108]	; 0x6c
  4022c4:	2301      	movs	r3, #1
  4022c6:	920f      	str	r2, [sp, #60]	; 0x3c
  4022c8:	971a      	str	r7, [sp, #104]	; 0x68
  4022ca:	930e      	str	r3, [sp, #56]	; 0x38
  4022cc:	46da      	mov	sl, fp
  4022ce:	f10a 0a08 	add.w	sl, sl, #8
  4022d2:	0771      	lsls	r1, r6, #29
  4022d4:	d504      	bpl.n	4022e0 <_vfiprintf_r+0x98c>
  4022d6:	9b06      	ldr	r3, [sp, #24]
  4022d8:	1b5c      	subs	r4, r3, r5
  4022da:	2c00      	cmp	r4, #0
  4022dc:	f73f ad34 	bgt.w	401d48 <_vfiprintf_r+0x3f4>
  4022e0:	9b02      	ldr	r3, [sp, #8]
  4022e2:	9906      	ldr	r1, [sp, #24]
  4022e4:	42a9      	cmp	r1, r5
  4022e6:	bfac      	ite	ge
  4022e8:	185b      	addge	r3, r3, r1
  4022ea:	195b      	addlt	r3, r3, r5
  4022ec:	9302      	str	r3, [sp, #8]
  4022ee:	2a00      	cmp	r2, #0
  4022f0:	f040 80b3 	bne.w	40245a <_vfiprintf_r+0xb06>
  4022f4:	2300      	movs	r3, #0
  4022f6:	930e      	str	r3, [sp, #56]	; 0x38
  4022f8:	46da      	mov	sl, fp
  4022fa:	f7ff bb5c 	b.w	4019b6 <_vfiprintf_r+0x62>
  4022fe:	aa0d      	add	r2, sp, #52	; 0x34
  402300:	9900      	ldr	r1, [sp, #0]
  402302:	9307      	str	r3, [sp, #28]
  402304:	4648      	mov	r0, r9
  402306:	f7ff fae9 	bl	4018dc <__sprint_r.part.0>
  40230a:	2800      	cmp	r0, #0
  40230c:	d1c0      	bne.n	402290 <_vfiprintf_r+0x93c>
  40230e:	980e      	ldr	r0, [sp, #56]	; 0x38
  402310:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402312:	9b07      	ldr	r3, [sp, #28]
  402314:	f100 0c01 	add.w	ip, r0, #1
  402318:	46de      	mov	lr, fp
  40231a:	e4cb      	b.n	401cb4 <_vfiprintf_r+0x360>
  40231c:	00404680 	.word	0x00404680
  402320:	00404694 	.word	0x00404694
  402324:	00404670 	.word	0x00404670
  402328:	2a00      	cmp	r2, #0
  40232a:	f040 8133 	bne.w	402594 <_vfiprintf_r+0xc40>
  40232e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402332:	2b00      	cmp	r3, #0
  402334:	f000 80f5 	beq.w	402522 <_vfiprintf_r+0xbce>
  402338:	2301      	movs	r3, #1
  40233a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40233e:	461a      	mov	r2, r3
  402340:	931b      	str	r3, [sp, #108]	; 0x6c
  402342:	469e      	mov	lr, r3
  402344:	911a      	str	r1, [sp, #104]	; 0x68
  402346:	46da      	mov	sl, fp
  402348:	4670      	mov	r0, lr
  40234a:	f10a 0a08 	add.w	sl, sl, #8
  40234e:	f10e 0e01 	add.w	lr, lr, #1
  402352:	e47d      	b.n	401c50 <_vfiprintf_r+0x2fc>
  402354:	a90c      	add	r1, sp, #48	; 0x30
  402356:	2202      	movs	r2, #2
  402358:	469e      	mov	lr, r3
  40235a:	911a      	str	r1, [sp, #104]	; 0x68
  40235c:	921b      	str	r2, [sp, #108]	; 0x6c
  40235e:	46da      	mov	sl, fp
  402360:	4670      	mov	r0, lr
  402362:	f10a 0a08 	add.w	sl, sl, #8
  402366:	f10e 0e01 	add.w	lr, lr, #1
  40236a:	e738      	b.n	4021de <_vfiprintf_r+0x88a>
  40236c:	9b01      	ldr	r3, [sp, #4]
  40236e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402372:	2b00      	cmp	r3, #0
  402374:	f2c0 812a 	blt.w	4025cc <_vfiprintf_r+0xc78>
  402378:	ea54 0305 	orrs.w	r3, r4, r5
  40237c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402380:	f43f abff 	beq.w	401b82 <_vfiprintf_r+0x22e>
  402384:	465f      	mov	r7, fp
  402386:	0923      	lsrs	r3, r4, #4
  402388:	f004 010f 	and.w	r1, r4, #15
  40238c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402390:	092a      	lsrs	r2, r5, #4
  402392:	461c      	mov	r4, r3
  402394:	4615      	mov	r5, r2
  402396:	5c43      	ldrb	r3, [r0, r1]
  402398:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40239c:	ea54 0305 	orrs.w	r3, r4, r5
  4023a0:	d1f1      	bne.n	402386 <_vfiprintf_r+0xa32>
  4023a2:	ebc7 030b 	rsb	r3, r7, fp
  4023a6:	9303      	str	r3, [sp, #12]
  4023a8:	f7ff bbf4 	b.w	401b94 <_vfiprintf_r+0x240>
  4023ac:	aa0d      	add	r2, sp, #52	; 0x34
  4023ae:	9900      	ldr	r1, [sp, #0]
  4023b0:	9805      	ldr	r0, [sp, #20]
  4023b2:	f7ff fa93 	bl	4018dc <__sprint_r.part.0>
  4023b6:	2800      	cmp	r0, #0
  4023b8:	f47f af6a 	bne.w	402290 <_vfiprintf_r+0x93c>
  4023bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023be:	46da      	mov	sl, fp
  4023c0:	e787      	b.n	4022d2 <_vfiprintf_r+0x97e>
  4023c2:	f04f 0900 	mov.w	r9, #0
  4023c6:	2400      	movs	r4, #0
  4023c8:	2500      	movs	r5, #0
  4023ca:	e7db      	b.n	402384 <_vfiprintf_r+0xa30>
  4023cc:	f016 0210 	ands.w	r2, r6, #16
  4023d0:	f000 80b2 	beq.w	402538 <_vfiprintf_r+0xbe4>
  4023d4:	9904      	ldr	r1, [sp, #16]
  4023d6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4023da:	460a      	mov	r2, r1
  4023dc:	680c      	ldr	r4, [r1, #0]
  4023de:	9901      	ldr	r1, [sp, #4]
  4023e0:	2900      	cmp	r1, #0
  4023e2:	f102 0204 	add.w	r2, r2, #4
  4023e6:	f04f 0500 	mov.w	r5, #0
  4023ea:	f2c0 8159 	blt.w	4026a0 <_vfiprintf_r+0xd4c>
  4023ee:	ea54 0105 	orrs.w	r1, r4, r5
  4023f2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4023f6:	9204      	str	r2, [sp, #16]
  4023f8:	f43f ad51 	beq.w	401e9e <_vfiprintf_r+0x54a>
  4023fc:	4699      	mov	r9, r3
  4023fe:	e556      	b.n	401eae <_vfiprintf_r+0x55a>
  402400:	06f7      	lsls	r7, r6, #27
  402402:	d40a      	bmi.n	40241a <_vfiprintf_r+0xac6>
  402404:	0675      	lsls	r5, r6, #25
  402406:	d508      	bpl.n	40241a <_vfiprintf_r+0xac6>
  402408:	9904      	ldr	r1, [sp, #16]
  40240a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40240e:	3104      	adds	r1, #4
  402410:	17e5      	asrs	r5, r4, #31
  402412:	4622      	mov	r2, r4
  402414:	462b      	mov	r3, r5
  402416:	9104      	str	r1, [sp, #16]
  402418:	e4ea      	b.n	401df0 <_vfiprintf_r+0x49c>
  40241a:	9a04      	ldr	r2, [sp, #16]
  40241c:	6814      	ldr	r4, [r2, #0]
  40241e:	4613      	mov	r3, r2
  402420:	3304      	adds	r3, #4
  402422:	17e5      	asrs	r5, r4, #31
  402424:	9304      	str	r3, [sp, #16]
  402426:	4622      	mov	r2, r4
  402428:	462b      	mov	r3, r5
  40242a:	e4e1      	b.n	401df0 <_vfiprintf_r+0x49c>
  40242c:	6814      	ldr	r4, [r2, #0]
  40242e:	3204      	adds	r2, #4
  402430:	9204      	str	r2, [sp, #16]
  402432:	2500      	movs	r5, #0
  402434:	e61f      	b.n	402076 <_vfiprintf_r+0x722>
  402436:	f04f 0900 	mov.w	r9, #0
  40243a:	ea54 0305 	orrs.w	r3, r4, r5
  40243e:	f47f ace8 	bne.w	401e12 <_vfiprintf_r+0x4be>
  402442:	e5d8      	b.n	401ff6 <_vfiprintf_r+0x6a2>
  402444:	aa0d      	add	r2, sp, #52	; 0x34
  402446:	9900      	ldr	r1, [sp, #0]
  402448:	9805      	ldr	r0, [sp, #20]
  40244a:	f7ff fa47 	bl	4018dc <__sprint_r.part.0>
  40244e:	2800      	cmp	r0, #0
  402450:	f47f af1e 	bne.w	402290 <_vfiprintf_r+0x93c>
  402454:	46da      	mov	sl, fp
  402456:	f7ff bb48 	b.w	401aea <_vfiprintf_r+0x196>
  40245a:	aa0d      	add	r2, sp, #52	; 0x34
  40245c:	9900      	ldr	r1, [sp, #0]
  40245e:	9805      	ldr	r0, [sp, #20]
  402460:	f7ff fa3c 	bl	4018dc <__sprint_r.part.0>
  402464:	2800      	cmp	r0, #0
  402466:	f43f af45 	beq.w	4022f4 <_vfiprintf_r+0x9a0>
  40246a:	e711      	b.n	402290 <_vfiprintf_r+0x93c>
  40246c:	aa0d      	add	r2, sp, #52	; 0x34
  40246e:	9900      	ldr	r1, [sp, #0]
  402470:	9805      	ldr	r0, [sp, #20]
  402472:	f7ff fa33 	bl	4018dc <__sprint_r.part.0>
  402476:	2800      	cmp	r0, #0
  402478:	f47f af0a 	bne.w	402290 <_vfiprintf_r+0x93c>
  40247c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40247e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402480:	f100 0e01 	add.w	lr, r0, #1
  402484:	46da      	mov	sl, fp
  402486:	f7ff bbe3 	b.w	401c50 <_vfiprintf_r+0x2fc>
  40248a:	aa0d      	add	r2, sp, #52	; 0x34
  40248c:	9900      	ldr	r1, [sp, #0]
  40248e:	9805      	ldr	r0, [sp, #20]
  402490:	f7ff fa24 	bl	4018dc <__sprint_r.part.0>
  402494:	2800      	cmp	r0, #0
  402496:	f47f aefb 	bne.w	402290 <_vfiprintf_r+0x93c>
  40249a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40249c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40249e:	f100 0e01 	add.w	lr, r0, #1
  4024a2:	46da      	mov	sl, fp
  4024a4:	e69b      	b.n	4021de <_vfiprintf_r+0x88a>
  4024a6:	2a00      	cmp	r2, #0
  4024a8:	f040 80d8 	bne.w	40265c <_vfiprintf_r+0xd08>
  4024ac:	f04f 0e01 	mov.w	lr, #1
  4024b0:	4610      	mov	r0, r2
  4024b2:	46da      	mov	sl, fp
  4024b4:	e697      	b.n	4021e6 <_vfiprintf_r+0x892>
  4024b6:	aa0d      	add	r2, sp, #52	; 0x34
  4024b8:	9900      	ldr	r1, [sp, #0]
  4024ba:	9805      	ldr	r0, [sp, #20]
  4024bc:	f7ff fa0e 	bl	4018dc <__sprint_r.part.0>
  4024c0:	2800      	cmp	r0, #0
  4024c2:	f47f aee5 	bne.w	402290 <_vfiprintf_r+0x93c>
  4024c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4024c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4024ca:	f103 0e01 	add.w	lr, r3, #1
  4024ce:	46da      	mov	sl, fp
  4024d0:	e422      	b.n	401d18 <_vfiprintf_r+0x3c4>
  4024d2:	2230      	movs	r2, #48	; 0x30
  4024d4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  4024d8:	9a01      	ldr	r2, [sp, #4]
  4024da:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4024de:	2a00      	cmp	r2, #0
  4024e0:	f04f 0300 	mov.w	r3, #0
  4024e4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4024e8:	f046 0302 	orr.w	r3, r6, #2
  4024ec:	f2c0 80cb 	blt.w	402686 <_vfiprintf_r+0xd32>
  4024f0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4024f4:	f046 0602 	orr.w	r6, r6, #2
  4024f8:	f04f 0900 	mov.w	r9, #0
  4024fc:	e742      	b.n	402384 <_vfiprintf_r+0xa30>
  4024fe:	f04f 0900 	mov.w	r9, #0
  402502:	4890      	ldr	r0, [pc, #576]	; (402744 <_vfiprintf_r+0xdf0>)
  402504:	e73e      	b.n	402384 <_vfiprintf_r+0xa30>
  402506:	9b01      	ldr	r3, [sp, #4]
  402508:	4264      	negs	r4, r4
  40250a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40250e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402512:	2b00      	cmp	r3, #0
  402514:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402518:	f6ff ac7b 	blt.w	401e12 <_vfiprintf_r+0x4be>
  40251c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402520:	e477      	b.n	401e12 <_vfiprintf_r+0x4be>
  402522:	9b07      	ldr	r3, [sp, #28]
  402524:	2b00      	cmp	r3, #0
  402526:	d072      	beq.n	40260e <_vfiprintf_r+0xcba>
  402528:	ab0c      	add	r3, sp, #48	; 0x30
  40252a:	2202      	movs	r2, #2
  40252c:	931a      	str	r3, [sp, #104]	; 0x68
  40252e:	921b      	str	r2, [sp, #108]	; 0x6c
  402530:	f04f 0e01 	mov.w	lr, #1
  402534:	46da      	mov	sl, fp
  402536:	e713      	b.n	402360 <_vfiprintf_r+0xa0c>
  402538:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40253c:	d048      	beq.n	4025d0 <_vfiprintf_r+0xc7c>
  40253e:	9904      	ldr	r1, [sp, #16]
  402540:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402544:	460b      	mov	r3, r1
  402546:	880c      	ldrh	r4, [r1, #0]
  402548:	9901      	ldr	r1, [sp, #4]
  40254a:	2900      	cmp	r1, #0
  40254c:	f103 0304 	add.w	r3, r3, #4
  402550:	f04f 0500 	mov.w	r5, #0
  402554:	f6ff ae10 	blt.w	402178 <_vfiprintf_r+0x824>
  402558:	ea54 0105 	orrs.w	r1, r4, r5
  40255c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402560:	9304      	str	r3, [sp, #16]
  402562:	f43f ac9c 	beq.w	401e9e <_vfiprintf_r+0x54a>
  402566:	4691      	mov	r9, r2
  402568:	e4a1      	b.n	401eae <_vfiprintf_r+0x55a>
  40256a:	06f0      	lsls	r0, r6, #27
  40256c:	d40a      	bmi.n	402584 <_vfiprintf_r+0xc30>
  40256e:	0671      	lsls	r1, r6, #25
  402570:	d508      	bpl.n	402584 <_vfiprintf_r+0xc30>
  402572:	9a04      	ldr	r2, [sp, #16]
  402574:	6813      	ldr	r3, [r2, #0]
  402576:	3204      	adds	r2, #4
  402578:	9204      	str	r2, [sp, #16]
  40257a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40257e:	801a      	strh	r2, [r3, #0]
  402580:	f7ff ba19 	b.w	4019b6 <_vfiprintf_r+0x62>
  402584:	9a04      	ldr	r2, [sp, #16]
  402586:	6813      	ldr	r3, [r2, #0]
  402588:	3204      	adds	r2, #4
  40258a:	9204      	str	r2, [sp, #16]
  40258c:	9a02      	ldr	r2, [sp, #8]
  40258e:	601a      	str	r2, [r3, #0]
  402590:	f7ff ba11 	b.w	4019b6 <_vfiprintf_r+0x62>
  402594:	aa0d      	add	r2, sp, #52	; 0x34
  402596:	9900      	ldr	r1, [sp, #0]
  402598:	9805      	ldr	r0, [sp, #20]
  40259a:	f7ff f99f 	bl	4018dc <__sprint_r.part.0>
  40259e:	2800      	cmp	r0, #0
  4025a0:	f47f ae76 	bne.w	402290 <_vfiprintf_r+0x93c>
  4025a4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4025a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025a8:	f100 0e01 	add.w	lr, r0, #1
  4025ac:	46da      	mov	sl, fp
  4025ae:	e5fa      	b.n	4021a6 <_vfiprintf_r+0x852>
  4025b0:	f04f 30ff 	mov.w	r0, #4294967295
  4025b4:	f7ff bab6 	b.w	401b24 <_vfiprintf_r+0x1d0>
  4025b8:	4862      	ldr	r0, [pc, #392]	; (402744 <_vfiprintf_r+0xdf0>)
  4025ba:	4616      	mov	r6, r2
  4025bc:	ea54 0205 	orrs.w	r2, r4, r5
  4025c0:	9304      	str	r3, [sp, #16]
  4025c2:	f04f 0900 	mov.w	r9, #0
  4025c6:	f47f aedd 	bne.w	402384 <_vfiprintf_r+0xa30>
  4025ca:	e6fc      	b.n	4023c6 <_vfiprintf_r+0xa72>
  4025cc:	9b04      	ldr	r3, [sp, #16]
  4025ce:	e7f5      	b.n	4025bc <_vfiprintf_r+0xc68>
  4025d0:	9a04      	ldr	r2, [sp, #16]
  4025d2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4025d6:	4613      	mov	r3, r2
  4025d8:	6814      	ldr	r4, [r2, #0]
  4025da:	9a01      	ldr	r2, [sp, #4]
  4025dc:	2a00      	cmp	r2, #0
  4025de:	f103 0304 	add.w	r3, r3, #4
  4025e2:	f04f 0500 	mov.w	r5, #0
  4025e6:	f6ff adc7 	blt.w	402178 <_vfiprintf_r+0x824>
  4025ea:	ea54 0205 	orrs.w	r2, r4, r5
  4025ee:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4025f2:	9304      	str	r3, [sp, #16]
  4025f4:	f47f ac5b 	bne.w	401eae <_vfiprintf_r+0x55a>
  4025f8:	e451      	b.n	401e9e <_vfiprintf_r+0x54a>
  4025fa:	aa0d      	add	r2, sp, #52	; 0x34
  4025fc:	9900      	ldr	r1, [sp, #0]
  4025fe:	9805      	ldr	r0, [sp, #20]
  402600:	f7ff f96c 	bl	4018dc <__sprint_r.part.0>
  402604:	2800      	cmp	r0, #0
  402606:	f47f ae43 	bne.w	402290 <_vfiprintf_r+0x93c>
  40260a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40260c:	e668      	b.n	4022e0 <_vfiprintf_r+0x98c>
  40260e:	4610      	mov	r0, r2
  402610:	f04f 0e01 	mov.w	lr, #1
  402614:	46da      	mov	sl, fp
  402616:	e5e6      	b.n	4021e6 <_vfiprintf_r+0x892>
  402618:	9904      	ldr	r1, [sp, #16]
  40261a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40261e:	460a      	mov	r2, r1
  402620:	880c      	ldrh	r4, [r1, #0]
  402622:	9901      	ldr	r1, [sp, #4]
  402624:	2900      	cmp	r1, #0
  402626:	f102 0204 	add.w	r2, r2, #4
  40262a:	f04f 0500 	mov.w	r5, #0
  40262e:	db4e      	blt.n	4026ce <_vfiprintf_r+0xd7a>
  402630:	ea54 0105 	orrs.w	r1, r4, r5
  402634:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402638:	9204      	str	r2, [sp, #16]
  40263a:	4699      	mov	r9, r3
  40263c:	f47f abe9 	bne.w	401e12 <_vfiprintf_r+0x4be>
  402640:	e4d4      	b.n	401fec <_vfiprintf_r+0x698>
  402642:	9304      	str	r3, [sp, #16]
  402644:	e6f9      	b.n	40243a <_vfiprintf_r+0xae6>
  402646:	4638      	mov	r0, r7
  402648:	9404      	str	r4, [sp, #16]
  40264a:	f7ff f8d9 	bl	401800 <strlen>
  40264e:	2300      	movs	r3, #0
  402650:	9003      	str	r0, [sp, #12]
  402652:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402656:	9301      	str	r3, [sp, #4]
  402658:	f7ff ba9c 	b.w	401b94 <_vfiprintf_r+0x240>
  40265c:	aa0d      	add	r2, sp, #52	; 0x34
  40265e:	9900      	ldr	r1, [sp, #0]
  402660:	9805      	ldr	r0, [sp, #20]
  402662:	f7ff f93b 	bl	4018dc <__sprint_r.part.0>
  402666:	2800      	cmp	r0, #0
  402668:	f47f ae12 	bne.w	402290 <_vfiprintf_r+0x93c>
  40266c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40266e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402670:	f100 0e01 	add.w	lr, r0, #1
  402674:	46da      	mov	sl, fp
  402676:	e5b6      	b.n	4021e6 <_vfiprintf_r+0x892>
  402678:	980e      	ldr	r0, [sp, #56]	; 0x38
  40267a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40267c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40274c <_vfiprintf_r+0xdf8>
  402680:	3001      	adds	r0, #1
  402682:	f7ff bad2 	b.w	401c2a <_vfiprintf_r+0x2d6>
  402686:	461e      	mov	r6, r3
  402688:	f04f 0900 	mov.w	r9, #0
  40268c:	e67a      	b.n	402384 <_vfiprintf_r+0xa30>
  40268e:	2b06      	cmp	r3, #6
  402690:	bf28      	it	cs
  402692:	2306      	movcs	r3, #6
  402694:	9303      	str	r3, [sp, #12]
  402696:	9404      	str	r4, [sp, #16]
  402698:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40269c:	4f2a      	ldr	r7, [pc, #168]	; (402748 <_vfiprintf_r+0xdf4>)
  40269e:	e50c      	b.n	4020ba <_vfiprintf_r+0x766>
  4026a0:	9204      	str	r2, [sp, #16]
  4026a2:	e56a      	b.n	40217a <_vfiprintf_r+0x826>
  4026a4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4026a6:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40274c <_vfiprintf_r+0xdf8>
  4026aa:	3001      	adds	r0, #1
  4026ac:	f7ff bb73 	b.w	401d96 <_vfiprintf_r+0x442>
  4026b0:	46f4      	mov	ip, lr
  4026b2:	f7ff bb1a 	b.w	401cea <_vfiprintf_r+0x396>
  4026b6:	9b01      	ldr	r3, [sp, #4]
  4026b8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4026bc:	9303      	str	r3, [sp, #12]
  4026be:	9404      	str	r4, [sp, #16]
  4026c0:	9001      	str	r0, [sp, #4]
  4026c2:	f7ff ba67 	b.w	401b94 <_vfiprintf_r+0x240>
  4026c6:	2200      	movs	r2, #0
  4026c8:	9201      	str	r2, [sp, #4]
  4026ca:	f7ff b9ac 	b.w	401a26 <_vfiprintf_r+0xd2>
  4026ce:	9204      	str	r2, [sp, #16]
  4026d0:	4699      	mov	r9, r3
  4026d2:	e6b2      	b.n	40243a <_vfiprintf_r+0xae6>
  4026d4:	9a04      	ldr	r2, [sp, #16]
  4026d6:	6813      	ldr	r3, [r2, #0]
  4026d8:	9301      	str	r3, [sp, #4]
  4026da:	3204      	adds	r2, #4
  4026dc:	2b00      	cmp	r3, #0
  4026de:	9204      	str	r2, [sp, #16]
  4026e0:	f898 3001 	ldrb.w	r3, [r8, #1]
  4026e4:	46a8      	mov	r8, r5
  4026e6:	f6bf a99c 	bge.w	401a22 <_vfiprintf_r+0xce>
  4026ea:	f04f 32ff 	mov.w	r2, #4294967295
  4026ee:	9201      	str	r2, [sp, #4]
  4026f0:	f7ff b997 	b.w	401a22 <_vfiprintf_r+0xce>
  4026f4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4026f8:	e48e      	b.n	402018 <_vfiprintf_r+0x6c4>
  4026fa:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4026fe:	e4f0      	b.n	4020e2 <_vfiprintf_r+0x78e>
  402700:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402704:	e4ab      	b.n	40205e <_vfiprintf_r+0x70a>
  402706:	4699      	mov	r9, r3
  402708:	07f3      	lsls	r3, r6, #31
  40270a:	d505      	bpl.n	402718 <_vfiprintf_r+0xdc4>
  40270c:	af2a      	add	r7, sp, #168	; 0xa8
  40270e:	2330      	movs	r3, #48	; 0x30
  402710:	f807 3d41 	strb.w	r3, [r7, #-65]!
  402714:	f7ff bb97 	b.w	401e46 <_vfiprintf_r+0x4f2>
  402718:	9b01      	ldr	r3, [sp, #4]
  40271a:	9303      	str	r3, [sp, #12]
  40271c:	465f      	mov	r7, fp
  40271e:	f7ff ba39 	b.w	401b94 <_vfiprintf_r+0x240>
  402722:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402726:	e443      	b.n	401fb0 <_vfiprintf_r+0x65c>
  402728:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40272c:	f7ff bb9a 	b.w	401e64 <_vfiprintf_r+0x510>
  402730:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402734:	f7ff bb4d 	b.w	401dd2 <_vfiprintf_r+0x47e>
  402738:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40273c:	e50f      	b.n	40215e <_vfiprintf_r+0x80a>
  40273e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402742:	e4f3      	b.n	40212c <_vfiprintf_r+0x7d8>
  402744:	00404694 	.word	0x00404694
  402748:	004046a8 	.word	0x004046a8
  40274c:	004046b0 	.word	0x004046b0

00402750 <__sbprintf>:
  402750:	b5f0      	push	{r4, r5, r6, r7, lr}
  402752:	460c      	mov	r4, r1
  402754:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  402758:	8989      	ldrh	r1, [r1, #12]
  40275a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40275c:	89e5      	ldrh	r5, [r4, #14]
  40275e:	9619      	str	r6, [sp, #100]	; 0x64
  402760:	f021 0102 	bic.w	r1, r1, #2
  402764:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402766:	f8ad 500e 	strh.w	r5, [sp, #14]
  40276a:	2500      	movs	r5, #0
  40276c:	69e7      	ldr	r7, [r4, #28]
  40276e:	f8ad 100c 	strh.w	r1, [sp, #12]
  402772:	9609      	str	r6, [sp, #36]	; 0x24
  402774:	9506      	str	r5, [sp, #24]
  402776:	ae1a      	add	r6, sp, #104	; 0x68
  402778:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40277c:	4669      	mov	r1, sp
  40277e:	9600      	str	r6, [sp, #0]
  402780:	9604      	str	r6, [sp, #16]
  402782:	9502      	str	r5, [sp, #8]
  402784:	9505      	str	r5, [sp, #20]
  402786:	9707      	str	r7, [sp, #28]
  402788:	4606      	mov	r6, r0
  40278a:	f7ff f8e3 	bl	401954 <_vfiprintf_r>
  40278e:	1e05      	subs	r5, r0, #0
  402790:	db07      	blt.n	4027a2 <__sbprintf+0x52>
  402792:	4630      	mov	r0, r6
  402794:	4669      	mov	r1, sp
  402796:	f000 f929 	bl	4029ec <_fflush_r>
  40279a:	2800      	cmp	r0, #0
  40279c:	bf18      	it	ne
  40279e:	f04f 35ff 	movne.w	r5, #4294967295
  4027a2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4027a6:	065b      	lsls	r3, r3, #25
  4027a8:	d503      	bpl.n	4027b2 <__sbprintf+0x62>
  4027aa:	89a3      	ldrh	r3, [r4, #12]
  4027ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4027b0:	81a3      	strh	r3, [r4, #12]
  4027b2:	4628      	mov	r0, r5
  4027b4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4027b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4027ba:	bf00      	nop

004027bc <__swsetup_r>:
  4027bc:	b538      	push	{r3, r4, r5, lr}
  4027be:	4b30      	ldr	r3, [pc, #192]	; (402880 <__swsetup_r+0xc4>)
  4027c0:	681b      	ldr	r3, [r3, #0]
  4027c2:	4605      	mov	r5, r0
  4027c4:	460c      	mov	r4, r1
  4027c6:	b113      	cbz	r3, 4027ce <__swsetup_r+0x12>
  4027c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4027ca:	2a00      	cmp	r2, #0
  4027cc:	d038      	beq.n	402840 <__swsetup_r+0x84>
  4027ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4027d2:	b293      	uxth	r3, r2
  4027d4:	0718      	lsls	r0, r3, #28
  4027d6:	d50c      	bpl.n	4027f2 <__swsetup_r+0x36>
  4027d8:	6920      	ldr	r0, [r4, #16]
  4027da:	b1a8      	cbz	r0, 402808 <__swsetup_r+0x4c>
  4027dc:	f013 0201 	ands.w	r2, r3, #1
  4027e0:	d01e      	beq.n	402820 <__swsetup_r+0x64>
  4027e2:	6963      	ldr	r3, [r4, #20]
  4027e4:	2200      	movs	r2, #0
  4027e6:	425b      	negs	r3, r3
  4027e8:	61a3      	str	r3, [r4, #24]
  4027ea:	60a2      	str	r2, [r4, #8]
  4027ec:	b1f0      	cbz	r0, 40282c <__swsetup_r+0x70>
  4027ee:	2000      	movs	r0, #0
  4027f0:	bd38      	pop	{r3, r4, r5, pc}
  4027f2:	06d9      	lsls	r1, r3, #27
  4027f4:	d53c      	bpl.n	402870 <__swsetup_r+0xb4>
  4027f6:	0758      	lsls	r0, r3, #29
  4027f8:	d426      	bmi.n	402848 <__swsetup_r+0x8c>
  4027fa:	6920      	ldr	r0, [r4, #16]
  4027fc:	f042 0308 	orr.w	r3, r2, #8
  402800:	81a3      	strh	r3, [r4, #12]
  402802:	b29b      	uxth	r3, r3
  402804:	2800      	cmp	r0, #0
  402806:	d1e9      	bne.n	4027dc <__swsetup_r+0x20>
  402808:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40280c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402810:	d0e4      	beq.n	4027dc <__swsetup_r+0x20>
  402812:	4628      	mov	r0, r5
  402814:	4621      	mov	r1, r4
  402816:	f000 fd15 	bl	403244 <__smakebuf_r>
  40281a:	89a3      	ldrh	r3, [r4, #12]
  40281c:	6920      	ldr	r0, [r4, #16]
  40281e:	e7dd      	b.n	4027dc <__swsetup_r+0x20>
  402820:	0799      	lsls	r1, r3, #30
  402822:	bf58      	it	pl
  402824:	6962      	ldrpl	r2, [r4, #20]
  402826:	60a2      	str	r2, [r4, #8]
  402828:	2800      	cmp	r0, #0
  40282a:	d1e0      	bne.n	4027ee <__swsetup_r+0x32>
  40282c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402830:	061a      	lsls	r2, r3, #24
  402832:	d5dd      	bpl.n	4027f0 <__swsetup_r+0x34>
  402834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402838:	81a3      	strh	r3, [r4, #12]
  40283a:	f04f 30ff 	mov.w	r0, #4294967295
  40283e:	bd38      	pop	{r3, r4, r5, pc}
  402840:	4618      	mov	r0, r3
  402842:	f000 f967 	bl	402b14 <__sinit>
  402846:	e7c2      	b.n	4027ce <__swsetup_r+0x12>
  402848:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40284a:	b151      	cbz	r1, 402862 <__swsetup_r+0xa6>
  40284c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402850:	4299      	cmp	r1, r3
  402852:	d004      	beq.n	40285e <__swsetup_r+0xa2>
  402854:	4628      	mov	r0, r5
  402856:	f000 fa27 	bl	402ca8 <_free_r>
  40285a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40285e:	2300      	movs	r3, #0
  402860:	6323      	str	r3, [r4, #48]	; 0x30
  402862:	2300      	movs	r3, #0
  402864:	6920      	ldr	r0, [r4, #16]
  402866:	6063      	str	r3, [r4, #4]
  402868:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40286c:	6020      	str	r0, [r4, #0]
  40286e:	e7c5      	b.n	4027fc <__swsetup_r+0x40>
  402870:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402874:	2309      	movs	r3, #9
  402876:	602b      	str	r3, [r5, #0]
  402878:	f04f 30ff 	mov.w	r0, #4294967295
  40287c:	81a2      	strh	r2, [r4, #12]
  40287e:	bd38      	pop	{r3, r4, r5, pc}
  402880:	20400430 	.word	0x20400430

00402884 <register_fini>:
  402884:	4b02      	ldr	r3, [pc, #8]	; (402890 <register_fini+0xc>)
  402886:	b113      	cbz	r3, 40288e <register_fini+0xa>
  402888:	4802      	ldr	r0, [pc, #8]	; (402894 <register_fini+0x10>)
  40288a:	f000 b805 	b.w	402898 <atexit>
  40288e:	4770      	bx	lr
  402890:	00000000 	.word	0x00000000
  402894:	00402b29 	.word	0x00402b29

00402898 <atexit>:
  402898:	2300      	movs	r3, #0
  40289a:	4601      	mov	r1, r0
  40289c:	461a      	mov	r2, r3
  40289e:	4618      	mov	r0, r3
  4028a0:	f001 bc12 	b.w	4040c8 <__register_exitproc>

004028a4 <__sflush_r>:
  4028a4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4028a8:	b29a      	uxth	r2, r3
  4028aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4028ae:	460d      	mov	r5, r1
  4028b0:	0711      	lsls	r1, r2, #28
  4028b2:	4680      	mov	r8, r0
  4028b4:	d43c      	bmi.n	402930 <__sflush_r+0x8c>
  4028b6:	686a      	ldr	r2, [r5, #4]
  4028b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4028bc:	2a00      	cmp	r2, #0
  4028be:	81ab      	strh	r3, [r5, #12]
  4028c0:	dd73      	ble.n	4029aa <__sflush_r+0x106>
  4028c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4028c4:	2c00      	cmp	r4, #0
  4028c6:	d04b      	beq.n	402960 <__sflush_r+0xbc>
  4028c8:	b29b      	uxth	r3, r3
  4028ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4028ce:	2100      	movs	r1, #0
  4028d0:	b292      	uxth	r2, r2
  4028d2:	f8d8 6000 	ldr.w	r6, [r8]
  4028d6:	f8c8 1000 	str.w	r1, [r8]
  4028da:	2a00      	cmp	r2, #0
  4028dc:	d069      	beq.n	4029b2 <__sflush_r+0x10e>
  4028de:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4028e0:	075f      	lsls	r7, r3, #29
  4028e2:	d505      	bpl.n	4028f0 <__sflush_r+0x4c>
  4028e4:	6869      	ldr	r1, [r5, #4]
  4028e6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4028e8:	1a52      	subs	r2, r2, r1
  4028ea:	b10b      	cbz	r3, 4028f0 <__sflush_r+0x4c>
  4028ec:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4028ee:	1ad2      	subs	r2, r2, r3
  4028f0:	2300      	movs	r3, #0
  4028f2:	69e9      	ldr	r1, [r5, #28]
  4028f4:	4640      	mov	r0, r8
  4028f6:	47a0      	blx	r4
  4028f8:	1c44      	adds	r4, r0, #1
  4028fa:	d03c      	beq.n	402976 <__sflush_r+0xd2>
  4028fc:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402900:	692a      	ldr	r2, [r5, #16]
  402902:	602a      	str	r2, [r5, #0]
  402904:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402908:	2200      	movs	r2, #0
  40290a:	81ab      	strh	r3, [r5, #12]
  40290c:	04db      	lsls	r3, r3, #19
  40290e:	606a      	str	r2, [r5, #4]
  402910:	d449      	bmi.n	4029a6 <__sflush_r+0x102>
  402912:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402914:	f8c8 6000 	str.w	r6, [r8]
  402918:	b311      	cbz	r1, 402960 <__sflush_r+0xbc>
  40291a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40291e:	4299      	cmp	r1, r3
  402920:	d002      	beq.n	402928 <__sflush_r+0x84>
  402922:	4640      	mov	r0, r8
  402924:	f000 f9c0 	bl	402ca8 <_free_r>
  402928:	2000      	movs	r0, #0
  40292a:	6328      	str	r0, [r5, #48]	; 0x30
  40292c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402930:	692e      	ldr	r6, [r5, #16]
  402932:	b1ae      	cbz	r6, 402960 <__sflush_r+0xbc>
  402934:	682c      	ldr	r4, [r5, #0]
  402936:	602e      	str	r6, [r5, #0]
  402938:	0790      	lsls	r0, r2, #30
  40293a:	bf0c      	ite	eq
  40293c:	696b      	ldreq	r3, [r5, #20]
  40293e:	2300      	movne	r3, #0
  402940:	1ba4      	subs	r4, r4, r6
  402942:	60ab      	str	r3, [r5, #8]
  402944:	e00a      	b.n	40295c <__sflush_r+0xb8>
  402946:	4623      	mov	r3, r4
  402948:	4632      	mov	r2, r6
  40294a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40294c:	69e9      	ldr	r1, [r5, #28]
  40294e:	4640      	mov	r0, r8
  402950:	47b8      	blx	r7
  402952:	2800      	cmp	r0, #0
  402954:	eba4 0400 	sub.w	r4, r4, r0
  402958:	4406      	add	r6, r0
  40295a:	dd04      	ble.n	402966 <__sflush_r+0xc2>
  40295c:	2c00      	cmp	r4, #0
  40295e:	dcf2      	bgt.n	402946 <__sflush_r+0xa2>
  402960:	2000      	movs	r0, #0
  402962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402966:	89ab      	ldrh	r3, [r5, #12]
  402968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40296c:	81ab      	strh	r3, [r5, #12]
  40296e:	f04f 30ff 	mov.w	r0, #4294967295
  402972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402976:	f8d8 2000 	ldr.w	r2, [r8]
  40297a:	2a1d      	cmp	r2, #29
  40297c:	d8f3      	bhi.n	402966 <__sflush_r+0xc2>
  40297e:	4b1a      	ldr	r3, [pc, #104]	; (4029e8 <__sflush_r+0x144>)
  402980:	40d3      	lsrs	r3, r2
  402982:	f003 0301 	and.w	r3, r3, #1
  402986:	f083 0401 	eor.w	r4, r3, #1
  40298a:	2b00      	cmp	r3, #0
  40298c:	d0eb      	beq.n	402966 <__sflush_r+0xc2>
  40298e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402992:	6929      	ldr	r1, [r5, #16]
  402994:	6029      	str	r1, [r5, #0]
  402996:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40299a:	04d9      	lsls	r1, r3, #19
  40299c:	606c      	str	r4, [r5, #4]
  40299e:	81ab      	strh	r3, [r5, #12]
  4029a0:	d5b7      	bpl.n	402912 <__sflush_r+0x6e>
  4029a2:	2a00      	cmp	r2, #0
  4029a4:	d1b5      	bne.n	402912 <__sflush_r+0x6e>
  4029a6:	6528      	str	r0, [r5, #80]	; 0x50
  4029a8:	e7b3      	b.n	402912 <__sflush_r+0x6e>
  4029aa:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4029ac:	2a00      	cmp	r2, #0
  4029ae:	dc88      	bgt.n	4028c2 <__sflush_r+0x1e>
  4029b0:	e7d6      	b.n	402960 <__sflush_r+0xbc>
  4029b2:	2301      	movs	r3, #1
  4029b4:	69e9      	ldr	r1, [r5, #28]
  4029b6:	4640      	mov	r0, r8
  4029b8:	47a0      	blx	r4
  4029ba:	1c43      	adds	r3, r0, #1
  4029bc:	4602      	mov	r2, r0
  4029be:	d002      	beq.n	4029c6 <__sflush_r+0x122>
  4029c0:	89ab      	ldrh	r3, [r5, #12]
  4029c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4029c4:	e78c      	b.n	4028e0 <__sflush_r+0x3c>
  4029c6:	f8d8 3000 	ldr.w	r3, [r8]
  4029ca:	2b00      	cmp	r3, #0
  4029cc:	d0f8      	beq.n	4029c0 <__sflush_r+0x11c>
  4029ce:	2b1d      	cmp	r3, #29
  4029d0:	d001      	beq.n	4029d6 <__sflush_r+0x132>
  4029d2:	2b16      	cmp	r3, #22
  4029d4:	d102      	bne.n	4029dc <__sflush_r+0x138>
  4029d6:	f8c8 6000 	str.w	r6, [r8]
  4029da:	e7c1      	b.n	402960 <__sflush_r+0xbc>
  4029dc:	89ab      	ldrh	r3, [r5, #12]
  4029de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029e2:	81ab      	strh	r3, [r5, #12]
  4029e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4029e8:	20400001 	.word	0x20400001

004029ec <_fflush_r>:
  4029ec:	b510      	push	{r4, lr}
  4029ee:	4604      	mov	r4, r0
  4029f0:	b082      	sub	sp, #8
  4029f2:	b108      	cbz	r0, 4029f8 <_fflush_r+0xc>
  4029f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4029f6:	b153      	cbz	r3, 402a0e <_fflush_r+0x22>
  4029f8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4029fc:	b908      	cbnz	r0, 402a02 <_fflush_r+0x16>
  4029fe:	b002      	add	sp, #8
  402a00:	bd10      	pop	{r4, pc}
  402a02:	4620      	mov	r0, r4
  402a04:	b002      	add	sp, #8
  402a06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402a0a:	f7ff bf4b 	b.w	4028a4 <__sflush_r>
  402a0e:	9101      	str	r1, [sp, #4]
  402a10:	f000 f880 	bl	402b14 <__sinit>
  402a14:	9901      	ldr	r1, [sp, #4]
  402a16:	e7ef      	b.n	4029f8 <_fflush_r+0xc>

00402a18 <_cleanup_r>:
  402a18:	4901      	ldr	r1, [pc, #4]	; (402a20 <_cleanup_r+0x8>)
  402a1a:	f000 bbaf 	b.w	40317c <_fwalk_reent>
  402a1e:	bf00      	nop
  402a20:	00404191 	.word	0x00404191

00402a24 <__sinit.part.1>:
  402a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a28:	4b35      	ldr	r3, [pc, #212]	; (402b00 <__sinit.part.1+0xdc>)
  402a2a:	6845      	ldr	r5, [r0, #4]
  402a2c:	63c3      	str	r3, [r0, #60]	; 0x3c
  402a2e:	2400      	movs	r4, #0
  402a30:	4607      	mov	r7, r0
  402a32:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  402a36:	2304      	movs	r3, #4
  402a38:	2103      	movs	r1, #3
  402a3a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402a3e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402a42:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402a46:	b083      	sub	sp, #12
  402a48:	602c      	str	r4, [r5, #0]
  402a4a:	606c      	str	r4, [r5, #4]
  402a4c:	60ac      	str	r4, [r5, #8]
  402a4e:	666c      	str	r4, [r5, #100]	; 0x64
  402a50:	81ec      	strh	r4, [r5, #14]
  402a52:	612c      	str	r4, [r5, #16]
  402a54:	616c      	str	r4, [r5, #20]
  402a56:	61ac      	str	r4, [r5, #24]
  402a58:	81ab      	strh	r3, [r5, #12]
  402a5a:	4621      	mov	r1, r4
  402a5c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402a60:	2208      	movs	r2, #8
  402a62:	f7fe fd79 	bl	401558 <memset>
  402a66:	68be      	ldr	r6, [r7, #8]
  402a68:	f8df b098 	ldr.w	fp, [pc, #152]	; 402b04 <__sinit.part.1+0xe0>
  402a6c:	f8df a098 	ldr.w	sl, [pc, #152]	; 402b08 <__sinit.part.1+0xe4>
  402a70:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402b0c <__sinit.part.1+0xe8>
  402a74:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402b10 <__sinit.part.1+0xec>
  402a78:	f8c5 b020 	str.w	fp, [r5, #32]
  402a7c:	2301      	movs	r3, #1
  402a7e:	2209      	movs	r2, #9
  402a80:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402a84:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402a88:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402a8c:	61ed      	str	r5, [r5, #28]
  402a8e:	4621      	mov	r1, r4
  402a90:	81f3      	strh	r3, [r6, #14]
  402a92:	81b2      	strh	r2, [r6, #12]
  402a94:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402a98:	6034      	str	r4, [r6, #0]
  402a9a:	6074      	str	r4, [r6, #4]
  402a9c:	60b4      	str	r4, [r6, #8]
  402a9e:	6674      	str	r4, [r6, #100]	; 0x64
  402aa0:	6134      	str	r4, [r6, #16]
  402aa2:	6174      	str	r4, [r6, #20]
  402aa4:	61b4      	str	r4, [r6, #24]
  402aa6:	2208      	movs	r2, #8
  402aa8:	9301      	str	r3, [sp, #4]
  402aaa:	f7fe fd55 	bl	401558 <memset>
  402aae:	68fd      	ldr	r5, [r7, #12]
  402ab0:	61f6      	str	r6, [r6, #28]
  402ab2:	2012      	movs	r0, #18
  402ab4:	2202      	movs	r2, #2
  402ab6:	f8c6 b020 	str.w	fp, [r6, #32]
  402aba:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402abe:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402ac2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402ac6:	4621      	mov	r1, r4
  402ac8:	81a8      	strh	r0, [r5, #12]
  402aca:	81ea      	strh	r2, [r5, #14]
  402acc:	602c      	str	r4, [r5, #0]
  402ace:	606c      	str	r4, [r5, #4]
  402ad0:	60ac      	str	r4, [r5, #8]
  402ad2:	666c      	str	r4, [r5, #100]	; 0x64
  402ad4:	612c      	str	r4, [r5, #16]
  402ad6:	616c      	str	r4, [r5, #20]
  402ad8:	61ac      	str	r4, [r5, #24]
  402ada:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402ade:	2208      	movs	r2, #8
  402ae0:	f7fe fd3a 	bl	401558 <memset>
  402ae4:	9b01      	ldr	r3, [sp, #4]
  402ae6:	61ed      	str	r5, [r5, #28]
  402ae8:	f8c5 b020 	str.w	fp, [r5, #32]
  402aec:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402af0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402af4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402af8:	63bb      	str	r3, [r7, #56]	; 0x38
  402afa:	b003      	add	sp, #12
  402afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b00:	00402a19 	.word	0x00402a19
  402b04:	00403ef9 	.word	0x00403ef9
  402b08:	00403f1d 	.word	0x00403f1d
  402b0c:	00403f59 	.word	0x00403f59
  402b10:	00403f79 	.word	0x00403f79

00402b14 <__sinit>:
  402b14:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402b16:	b103      	cbz	r3, 402b1a <__sinit+0x6>
  402b18:	4770      	bx	lr
  402b1a:	f7ff bf83 	b.w	402a24 <__sinit.part.1>
  402b1e:	bf00      	nop

00402b20 <__sfp_lock_acquire>:
  402b20:	4770      	bx	lr
  402b22:	bf00      	nop

00402b24 <__sfp_lock_release>:
  402b24:	4770      	bx	lr
  402b26:	bf00      	nop

00402b28 <__libc_fini_array>:
  402b28:	b538      	push	{r3, r4, r5, lr}
  402b2a:	4d07      	ldr	r5, [pc, #28]	; (402b48 <__libc_fini_array+0x20>)
  402b2c:	4c07      	ldr	r4, [pc, #28]	; (402b4c <__libc_fini_array+0x24>)
  402b2e:	1b2c      	subs	r4, r5, r4
  402b30:	10a4      	asrs	r4, r4, #2
  402b32:	d005      	beq.n	402b40 <__libc_fini_array+0x18>
  402b34:	3c01      	subs	r4, #1
  402b36:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  402b3a:	4798      	blx	r3
  402b3c:	2c00      	cmp	r4, #0
  402b3e:	d1f9      	bne.n	402b34 <__libc_fini_array+0xc>
  402b40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402b44:	f001 bdc6 	b.w	4046d4 <_fini>
  402b48:	004046e4 	.word	0x004046e4
  402b4c:	004046e0 	.word	0x004046e0

00402b50 <__fputwc>:
  402b50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b54:	b082      	sub	sp, #8
  402b56:	4680      	mov	r8, r0
  402b58:	4689      	mov	r9, r1
  402b5a:	4614      	mov	r4, r2
  402b5c:	f000 fb3c 	bl	4031d8 <__locale_mb_cur_max>
  402b60:	2801      	cmp	r0, #1
  402b62:	d033      	beq.n	402bcc <__fputwc+0x7c>
  402b64:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402b68:	464a      	mov	r2, r9
  402b6a:	a901      	add	r1, sp, #4
  402b6c:	4640      	mov	r0, r8
  402b6e:	f001 fa5d 	bl	40402c <_wcrtomb_r>
  402b72:	f1b0 3fff 	cmp.w	r0, #4294967295
  402b76:	4682      	mov	sl, r0
  402b78:	d021      	beq.n	402bbe <__fputwc+0x6e>
  402b7a:	b388      	cbz	r0, 402be0 <__fputwc+0x90>
  402b7c:	f89d 6004 	ldrb.w	r6, [sp, #4]
  402b80:	2500      	movs	r5, #0
  402b82:	e008      	b.n	402b96 <__fputwc+0x46>
  402b84:	6823      	ldr	r3, [r4, #0]
  402b86:	1c5a      	adds	r2, r3, #1
  402b88:	6022      	str	r2, [r4, #0]
  402b8a:	701e      	strb	r6, [r3, #0]
  402b8c:	3501      	adds	r5, #1
  402b8e:	4555      	cmp	r5, sl
  402b90:	d226      	bcs.n	402be0 <__fputwc+0x90>
  402b92:	ab01      	add	r3, sp, #4
  402b94:	5d5e      	ldrb	r6, [r3, r5]
  402b96:	68a3      	ldr	r3, [r4, #8]
  402b98:	3b01      	subs	r3, #1
  402b9a:	2b00      	cmp	r3, #0
  402b9c:	60a3      	str	r3, [r4, #8]
  402b9e:	daf1      	bge.n	402b84 <__fputwc+0x34>
  402ba0:	69a7      	ldr	r7, [r4, #24]
  402ba2:	42bb      	cmp	r3, r7
  402ba4:	4631      	mov	r1, r6
  402ba6:	4622      	mov	r2, r4
  402ba8:	4640      	mov	r0, r8
  402baa:	db01      	blt.n	402bb0 <__fputwc+0x60>
  402bac:	2e0a      	cmp	r6, #10
  402bae:	d1e9      	bne.n	402b84 <__fputwc+0x34>
  402bb0:	f001 f9e6 	bl	403f80 <__swbuf_r>
  402bb4:	1c43      	adds	r3, r0, #1
  402bb6:	d1e9      	bne.n	402b8c <__fputwc+0x3c>
  402bb8:	b002      	add	sp, #8
  402bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bbe:	89a3      	ldrh	r3, [r4, #12]
  402bc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402bc4:	81a3      	strh	r3, [r4, #12]
  402bc6:	b002      	add	sp, #8
  402bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bcc:	f109 33ff 	add.w	r3, r9, #4294967295
  402bd0:	2bfe      	cmp	r3, #254	; 0xfe
  402bd2:	d8c7      	bhi.n	402b64 <__fputwc+0x14>
  402bd4:	fa5f f689 	uxtb.w	r6, r9
  402bd8:	4682      	mov	sl, r0
  402bda:	f88d 6004 	strb.w	r6, [sp, #4]
  402bde:	e7cf      	b.n	402b80 <__fputwc+0x30>
  402be0:	4648      	mov	r0, r9
  402be2:	b002      	add	sp, #8
  402be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402be8 <_fputwc_r>:
  402be8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402bec:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402bf0:	d10a      	bne.n	402c08 <_fputwc_r+0x20>
  402bf2:	b410      	push	{r4}
  402bf4:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402bf6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402bfa:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  402bfe:	6654      	str	r4, [r2, #100]	; 0x64
  402c00:	8193      	strh	r3, [r2, #12]
  402c02:	bc10      	pop	{r4}
  402c04:	f7ff bfa4 	b.w	402b50 <__fputwc>
  402c08:	f7ff bfa2 	b.w	402b50 <__fputwc>

00402c0c <_malloc_trim_r>:
  402c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c0e:	4f23      	ldr	r7, [pc, #140]	; (402c9c <_malloc_trim_r+0x90>)
  402c10:	460c      	mov	r4, r1
  402c12:	4606      	mov	r6, r0
  402c14:	f000 ff6a 	bl	403aec <__malloc_lock>
  402c18:	68bb      	ldr	r3, [r7, #8]
  402c1a:	685d      	ldr	r5, [r3, #4]
  402c1c:	f025 0503 	bic.w	r5, r5, #3
  402c20:	1b29      	subs	r1, r5, r4
  402c22:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  402c26:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402c2a:	f021 010f 	bic.w	r1, r1, #15
  402c2e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402c32:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402c36:	db07      	blt.n	402c48 <_malloc_trim_r+0x3c>
  402c38:	2100      	movs	r1, #0
  402c3a:	4630      	mov	r0, r6
  402c3c:	f001 f94a 	bl	403ed4 <_sbrk_r>
  402c40:	68bb      	ldr	r3, [r7, #8]
  402c42:	442b      	add	r3, r5
  402c44:	4298      	cmp	r0, r3
  402c46:	d004      	beq.n	402c52 <_malloc_trim_r+0x46>
  402c48:	4630      	mov	r0, r6
  402c4a:	f000 ff51 	bl	403af0 <__malloc_unlock>
  402c4e:	2000      	movs	r0, #0
  402c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402c52:	4261      	negs	r1, r4
  402c54:	4630      	mov	r0, r6
  402c56:	f001 f93d 	bl	403ed4 <_sbrk_r>
  402c5a:	3001      	adds	r0, #1
  402c5c:	d00d      	beq.n	402c7a <_malloc_trim_r+0x6e>
  402c5e:	4b10      	ldr	r3, [pc, #64]	; (402ca0 <_malloc_trim_r+0x94>)
  402c60:	68ba      	ldr	r2, [r7, #8]
  402c62:	6819      	ldr	r1, [r3, #0]
  402c64:	1b2d      	subs	r5, r5, r4
  402c66:	f045 0501 	orr.w	r5, r5, #1
  402c6a:	4630      	mov	r0, r6
  402c6c:	1b09      	subs	r1, r1, r4
  402c6e:	6055      	str	r5, [r2, #4]
  402c70:	6019      	str	r1, [r3, #0]
  402c72:	f000 ff3d 	bl	403af0 <__malloc_unlock>
  402c76:	2001      	movs	r0, #1
  402c78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402c7a:	2100      	movs	r1, #0
  402c7c:	4630      	mov	r0, r6
  402c7e:	f001 f929 	bl	403ed4 <_sbrk_r>
  402c82:	68ba      	ldr	r2, [r7, #8]
  402c84:	1a83      	subs	r3, r0, r2
  402c86:	2b0f      	cmp	r3, #15
  402c88:	ddde      	ble.n	402c48 <_malloc_trim_r+0x3c>
  402c8a:	4c06      	ldr	r4, [pc, #24]	; (402ca4 <_malloc_trim_r+0x98>)
  402c8c:	4904      	ldr	r1, [pc, #16]	; (402ca0 <_malloc_trim_r+0x94>)
  402c8e:	6824      	ldr	r4, [r4, #0]
  402c90:	f043 0301 	orr.w	r3, r3, #1
  402c94:	1b00      	subs	r0, r0, r4
  402c96:	6053      	str	r3, [r2, #4]
  402c98:	6008      	str	r0, [r1, #0]
  402c9a:	e7d5      	b.n	402c48 <_malloc_trim_r+0x3c>
  402c9c:	20400458 	.word	0x20400458
  402ca0:	20400914 	.word	0x20400914
  402ca4:	20400864 	.word	0x20400864

00402ca8 <_free_r>:
  402ca8:	2900      	cmp	r1, #0
  402caa:	d045      	beq.n	402d38 <_free_r+0x90>
  402cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402cb0:	460d      	mov	r5, r1
  402cb2:	4680      	mov	r8, r0
  402cb4:	f000 ff1a 	bl	403aec <__malloc_lock>
  402cb8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402cbc:	496a      	ldr	r1, [pc, #424]	; (402e68 <_free_r+0x1c0>)
  402cbe:	f027 0301 	bic.w	r3, r7, #1
  402cc2:	f1a5 0408 	sub.w	r4, r5, #8
  402cc6:	18e2      	adds	r2, r4, r3
  402cc8:	688e      	ldr	r6, [r1, #8]
  402cca:	6850      	ldr	r0, [r2, #4]
  402ccc:	42b2      	cmp	r2, r6
  402cce:	f020 0003 	bic.w	r0, r0, #3
  402cd2:	d062      	beq.n	402d9a <_free_r+0xf2>
  402cd4:	07fe      	lsls	r6, r7, #31
  402cd6:	6050      	str	r0, [r2, #4]
  402cd8:	d40b      	bmi.n	402cf2 <_free_r+0x4a>
  402cda:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402cde:	1be4      	subs	r4, r4, r7
  402ce0:	f101 0e08 	add.w	lr, r1, #8
  402ce4:	68a5      	ldr	r5, [r4, #8]
  402ce6:	4575      	cmp	r5, lr
  402ce8:	443b      	add	r3, r7
  402cea:	d06f      	beq.n	402dcc <_free_r+0x124>
  402cec:	68e7      	ldr	r7, [r4, #12]
  402cee:	60ef      	str	r7, [r5, #12]
  402cf0:	60bd      	str	r5, [r7, #8]
  402cf2:	1815      	adds	r5, r2, r0
  402cf4:	686d      	ldr	r5, [r5, #4]
  402cf6:	07ed      	lsls	r5, r5, #31
  402cf8:	d542      	bpl.n	402d80 <_free_r+0xd8>
  402cfa:	f043 0201 	orr.w	r2, r3, #1
  402cfe:	6062      	str	r2, [r4, #4]
  402d00:	50e3      	str	r3, [r4, r3]
  402d02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402d06:	d218      	bcs.n	402d3a <_free_r+0x92>
  402d08:	08db      	lsrs	r3, r3, #3
  402d0a:	1c5a      	adds	r2, r3, #1
  402d0c:	684d      	ldr	r5, [r1, #4]
  402d0e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  402d12:	60a7      	str	r7, [r4, #8]
  402d14:	2001      	movs	r0, #1
  402d16:	109b      	asrs	r3, r3, #2
  402d18:	fa00 f303 	lsl.w	r3, r0, r3
  402d1c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  402d20:	431d      	orrs	r5, r3
  402d22:	3808      	subs	r0, #8
  402d24:	60e0      	str	r0, [r4, #12]
  402d26:	604d      	str	r5, [r1, #4]
  402d28:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  402d2c:	60fc      	str	r4, [r7, #12]
  402d2e:	4640      	mov	r0, r8
  402d30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402d34:	f000 bedc 	b.w	403af0 <__malloc_unlock>
  402d38:	4770      	bx	lr
  402d3a:	0a5a      	lsrs	r2, r3, #9
  402d3c:	2a04      	cmp	r2, #4
  402d3e:	d853      	bhi.n	402de8 <_free_r+0x140>
  402d40:	099a      	lsrs	r2, r3, #6
  402d42:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402d46:	007f      	lsls	r7, r7, #1
  402d48:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402d4c:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  402d50:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  402d54:	4944      	ldr	r1, [pc, #272]	; (402e68 <_free_r+0x1c0>)
  402d56:	3808      	subs	r0, #8
  402d58:	4290      	cmp	r0, r2
  402d5a:	d04d      	beq.n	402df8 <_free_r+0x150>
  402d5c:	6851      	ldr	r1, [r2, #4]
  402d5e:	f021 0103 	bic.w	r1, r1, #3
  402d62:	428b      	cmp	r3, r1
  402d64:	d202      	bcs.n	402d6c <_free_r+0xc4>
  402d66:	6892      	ldr	r2, [r2, #8]
  402d68:	4290      	cmp	r0, r2
  402d6a:	d1f7      	bne.n	402d5c <_free_r+0xb4>
  402d6c:	68d0      	ldr	r0, [r2, #12]
  402d6e:	60e0      	str	r0, [r4, #12]
  402d70:	60a2      	str	r2, [r4, #8]
  402d72:	6084      	str	r4, [r0, #8]
  402d74:	60d4      	str	r4, [r2, #12]
  402d76:	4640      	mov	r0, r8
  402d78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402d7c:	f000 beb8 	b.w	403af0 <__malloc_unlock>
  402d80:	6895      	ldr	r5, [r2, #8]
  402d82:	4f3a      	ldr	r7, [pc, #232]	; (402e6c <_free_r+0x1c4>)
  402d84:	42bd      	cmp	r5, r7
  402d86:	4403      	add	r3, r0
  402d88:	d03f      	beq.n	402e0a <_free_r+0x162>
  402d8a:	68d0      	ldr	r0, [r2, #12]
  402d8c:	60e8      	str	r0, [r5, #12]
  402d8e:	f043 0201 	orr.w	r2, r3, #1
  402d92:	6085      	str	r5, [r0, #8]
  402d94:	6062      	str	r2, [r4, #4]
  402d96:	50e3      	str	r3, [r4, r3]
  402d98:	e7b3      	b.n	402d02 <_free_r+0x5a>
  402d9a:	07ff      	lsls	r7, r7, #31
  402d9c:	4403      	add	r3, r0
  402d9e:	d407      	bmi.n	402db0 <_free_r+0x108>
  402da0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402da4:	1aa4      	subs	r4, r4, r2
  402da6:	4413      	add	r3, r2
  402da8:	68a0      	ldr	r0, [r4, #8]
  402daa:	68e2      	ldr	r2, [r4, #12]
  402dac:	60c2      	str	r2, [r0, #12]
  402dae:	6090      	str	r0, [r2, #8]
  402db0:	4a2f      	ldr	r2, [pc, #188]	; (402e70 <_free_r+0x1c8>)
  402db2:	6812      	ldr	r2, [r2, #0]
  402db4:	f043 0001 	orr.w	r0, r3, #1
  402db8:	4293      	cmp	r3, r2
  402dba:	6060      	str	r0, [r4, #4]
  402dbc:	608c      	str	r4, [r1, #8]
  402dbe:	d3b6      	bcc.n	402d2e <_free_r+0x86>
  402dc0:	4b2c      	ldr	r3, [pc, #176]	; (402e74 <_free_r+0x1cc>)
  402dc2:	4640      	mov	r0, r8
  402dc4:	6819      	ldr	r1, [r3, #0]
  402dc6:	f7ff ff21 	bl	402c0c <_malloc_trim_r>
  402dca:	e7b0      	b.n	402d2e <_free_r+0x86>
  402dcc:	1811      	adds	r1, r2, r0
  402dce:	6849      	ldr	r1, [r1, #4]
  402dd0:	07c9      	lsls	r1, r1, #31
  402dd2:	d444      	bmi.n	402e5e <_free_r+0x1b6>
  402dd4:	6891      	ldr	r1, [r2, #8]
  402dd6:	68d2      	ldr	r2, [r2, #12]
  402dd8:	60ca      	str	r2, [r1, #12]
  402dda:	4403      	add	r3, r0
  402ddc:	f043 0001 	orr.w	r0, r3, #1
  402de0:	6091      	str	r1, [r2, #8]
  402de2:	6060      	str	r0, [r4, #4]
  402de4:	50e3      	str	r3, [r4, r3]
  402de6:	e7a2      	b.n	402d2e <_free_r+0x86>
  402de8:	2a14      	cmp	r2, #20
  402dea:	d817      	bhi.n	402e1c <_free_r+0x174>
  402dec:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402df0:	007f      	lsls	r7, r7, #1
  402df2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402df6:	e7a9      	b.n	402d4c <_free_r+0xa4>
  402df8:	10aa      	asrs	r2, r5, #2
  402dfa:	684b      	ldr	r3, [r1, #4]
  402dfc:	2501      	movs	r5, #1
  402dfe:	fa05 f202 	lsl.w	r2, r5, r2
  402e02:	4313      	orrs	r3, r2
  402e04:	604b      	str	r3, [r1, #4]
  402e06:	4602      	mov	r2, r0
  402e08:	e7b1      	b.n	402d6e <_free_r+0xc6>
  402e0a:	f043 0201 	orr.w	r2, r3, #1
  402e0e:	614c      	str	r4, [r1, #20]
  402e10:	610c      	str	r4, [r1, #16]
  402e12:	60e5      	str	r5, [r4, #12]
  402e14:	60a5      	str	r5, [r4, #8]
  402e16:	6062      	str	r2, [r4, #4]
  402e18:	50e3      	str	r3, [r4, r3]
  402e1a:	e788      	b.n	402d2e <_free_r+0x86>
  402e1c:	2a54      	cmp	r2, #84	; 0x54
  402e1e:	d806      	bhi.n	402e2e <_free_r+0x186>
  402e20:	0b1a      	lsrs	r2, r3, #12
  402e22:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402e26:	007f      	lsls	r7, r7, #1
  402e28:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402e2c:	e78e      	b.n	402d4c <_free_r+0xa4>
  402e2e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402e32:	d806      	bhi.n	402e42 <_free_r+0x19a>
  402e34:	0bda      	lsrs	r2, r3, #15
  402e36:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402e3a:	007f      	lsls	r7, r7, #1
  402e3c:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402e40:	e784      	b.n	402d4c <_free_r+0xa4>
  402e42:	f240 5054 	movw	r0, #1364	; 0x554
  402e46:	4282      	cmp	r2, r0
  402e48:	d806      	bhi.n	402e58 <_free_r+0x1b0>
  402e4a:	0c9a      	lsrs	r2, r3, #18
  402e4c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402e50:	007f      	lsls	r7, r7, #1
  402e52:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402e56:	e779      	b.n	402d4c <_free_r+0xa4>
  402e58:	27fe      	movs	r7, #254	; 0xfe
  402e5a:	257e      	movs	r5, #126	; 0x7e
  402e5c:	e776      	b.n	402d4c <_free_r+0xa4>
  402e5e:	f043 0201 	orr.w	r2, r3, #1
  402e62:	6062      	str	r2, [r4, #4]
  402e64:	50e3      	str	r3, [r4, r3]
  402e66:	e762      	b.n	402d2e <_free_r+0x86>
  402e68:	20400458 	.word	0x20400458
  402e6c:	20400460 	.word	0x20400460
  402e70:	20400860 	.word	0x20400860
  402e74:	20400910 	.word	0x20400910

00402e78 <__sfvwrite_r>:
  402e78:	6893      	ldr	r3, [r2, #8]
  402e7a:	2b00      	cmp	r3, #0
  402e7c:	d076      	beq.n	402f6c <__sfvwrite_r+0xf4>
  402e7e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e82:	898b      	ldrh	r3, [r1, #12]
  402e84:	b085      	sub	sp, #20
  402e86:	460c      	mov	r4, r1
  402e88:	0719      	lsls	r1, r3, #28
  402e8a:	9001      	str	r0, [sp, #4]
  402e8c:	4616      	mov	r6, r2
  402e8e:	d529      	bpl.n	402ee4 <__sfvwrite_r+0x6c>
  402e90:	6922      	ldr	r2, [r4, #16]
  402e92:	b33a      	cbz	r2, 402ee4 <__sfvwrite_r+0x6c>
  402e94:	f003 0802 	and.w	r8, r3, #2
  402e98:	fa1f f088 	uxth.w	r0, r8
  402e9c:	6835      	ldr	r5, [r6, #0]
  402e9e:	2800      	cmp	r0, #0
  402ea0:	d02f      	beq.n	402f02 <__sfvwrite_r+0x8a>
  402ea2:	f04f 0900 	mov.w	r9, #0
  402ea6:	4fb4      	ldr	r7, [pc, #720]	; (403178 <__sfvwrite_r+0x300>)
  402ea8:	46c8      	mov	r8, r9
  402eaa:	46b2      	mov	sl, r6
  402eac:	45b8      	cmp	r8, r7
  402eae:	4643      	mov	r3, r8
  402eb0:	464a      	mov	r2, r9
  402eb2:	bf28      	it	cs
  402eb4:	463b      	movcs	r3, r7
  402eb6:	9801      	ldr	r0, [sp, #4]
  402eb8:	f1b8 0f00 	cmp.w	r8, #0
  402ebc:	d050      	beq.n	402f60 <__sfvwrite_r+0xe8>
  402ebe:	69e1      	ldr	r1, [r4, #28]
  402ec0:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402ec2:	47b0      	blx	r6
  402ec4:	2800      	cmp	r0, #0
  402ec6:	dd71      	ble.n	402fac <__sfvwrite_r+0x134>
  402ec8:	f8da 3008 	ldr.w	r3, [sl, #8]
  402ecc:	1a1b      	subs	r3, r3, r0
  402ece:	4481      	add	r9, r0
  402ed0:	ebc0 0808 	rsb	r8, r0, r8
  402ed4:	f8ca 3008 	str.w	r3, [sl, #8]
  402ed8:	2b00      	cmp	r3, #0
  402eda:	d1e7      	bne.n	402eac <__sfvwrite_r+0x34>
  402edc:	2000      	movs	r0, #0
  402ede:	b005      	add	sp, #20
  402ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ee4:	4621      	mov	r1, r4
  402ee6:	9801      	ldr	r0, [sp, #4]
  402ee8:	f7ff fc68 	bl	4027bc <__swsetup_r>
  402eec:	2800      	cmp	r0, #0
  402eee:	f040 813a 	bne.w	403166 <__sfvwrite_r+0x2ee>
  402ef2:	89a3      	ldrh	r3, [r4, #12]
  402ef4:	6835      	ldr	r5, [r6, #0]
  402ef6:	f003 0802 	and.w	r8, r3, #2
  402efa:	fa1f f088 	uxth.w	r0, r8
  402efe:	2800      	cmp	r0, #0
  402f00:	d1cf      	bne.n	402ea2 <__sfvwrite_r+0x2a>
  402f02:	f013 0901 	ands.w	r9, r3, #1
  402f06:	d15b      	bne.n	402fc0 <__sfvwrite_r+0x148>
  402f08:	464f      	mov	r7, r9
  402f0a:	9602      	str	r6, [sp, #8]
  402f0c:	b31f      	cbz	r7, 402f56 <__sfvwrite_r+0xde>
  402f0e:	059a      	lsls	r2, r3, #22
  402f10:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402f14:	d52c      	bpl.n	402f70 <__sfvwrite_r+0xf8>
  402f16:	4547      	cmp	r7, r8
  402f18:	46c2      	mov	sl, r8
  402f1a:	f0c0 80a4 	bcc.w	403066 <__sfvwrite_r+0x1ee>
  402f1e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402f22:	f040 80b1 	bne.w	403088 <__sfvwrite_r+0x210>
  402f26:	6820      	ldr	r0, [r4, #0]
  402f28:	4652      	mov	r2, sl
  402f2a:	4649      	mov	r1, r9
  402f2c:	f000 fd7a 	bl	403a24 <memmove>
  402f30:	68a0      	ldr	r0, [r4, #8]
  402f32:	6823      	ldr	r3, [r4, #0]
  402f34:	ebc8 0000 	rsb	r0, r8, r0
  402f38:	4453      	add	r3, sl
  402f3a:	60a0      	str	r0, [r4, #8]
  402f3c:	6023      	str	r3, [r4, #0]
  402f3e:	4638      	mov	r0, r7
  402f40:	9a02      	ldr	r2, [sp, #8]
  402f42:	6893      	ldr	r3, [r2, #8]
  402f44:	1a1b      	subs	r3, r3, r0
  402f46:	4481      	add	r9, r0
  402f48:	1a3f      	subs	r7, r7, r0
  402f4a:	6093      	str	r3, [r2, #8]
  402f4c:	2b00      	cmp	r3, #0
  402f4e:	d0c5      	beq.n	402edc <__sfvwrite_r+0x64>
  402f50:	89a3      	ldrh	r3, [r4, #12]
  402f52:	2f00      	cmp	r7, #0
  402f54:	d1db      	bne.n	402f0e <__sfvwrite_r+0x96>
  402f56:	f8d5 9000 	ldr.w	r9, [r5]
  402f5a:	686f      	ldr	r7, [r5, #4]
  402f5c:	3508      	adds	r5, #8
  402f5e:	e7d5      	b.n	402f0c <__sfvwrite_r+0x94>
  402f60:	f8d5 9000 	ldr.w	r9, [r5]
  402f64:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402f68:	3508      	adds	r5, #8
  402f6a:	e79f      	b.n	402eac <__sfvwrite_r+0x34>
  402f6c:	2000      	movs	r0, #0
  402f6e:	4770      	bx	lr
  402f70:	6820      	ldr	r0, [r4, #0]
  402f72:	6923      	ldr	r3, [r4, #16]
  402f74:	4298      	cmp	r0, r3
  402f76:	d803      	bhi.n	402f80 <__sfvwrite_r+0x108>
  402f78:	6961      	ldr	r1, [r4, #20]
  402f7a:	428f      	cmp	r7, r1
  402f7c:	f080 80b7 	bcs.w	4030ee <__sfvwrite_r+0x276>
  402f80:	45b8      	cmp	r8, r7
  402f82:	bf28      	it	cs
  402f84:	46b8      	movcs	r8, r7
  402f86:	4642      	mov	r2, r8
  402f88:	4649      	mov	r1, r9
  402f8a:	f000 fd4b 	bl	403a24 <memmove>
  402f8e:	68a3      	ldr	r3, [r4, #8]
  402f90:	6822      	ldr	r2, [r4, #0]
  402f92:	ebc8 0303 	rsb	r3, r8, r3
  402f96:	4442      	add	r2, r8
  402f98:	60a3      	str	r3, [r4, #8]
  402f9a:	6022      	str	r2, [r4, #0]
  402f9c:	2b00      	cmp	r3, #0
  402f9e:	d149      	bne.n	403034 <__sfvwrite_r+0x1bc>
  402fa0:	4621      	mov	r1, r4
  402fa2:	9801      	ldr	r0, [sp, #4]
  402fa4:	f7ff fd22 	bl	4029ec <_fflush_r>
  402fa8:	2800      	cmp	r0, #0
  402faa:	d043      	beq.n	403034 <__sfvwrite_r+0x1bc>
  402fac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402fb4:	f04f 30ff 	mov.w	r0, #4294967295
  402fb8:	81a3      	strh	r3, [r4, #12]
  402fba:	b005      	add	sp, #20
  402fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fc0:	4680      	mov	r8, r0
  402fc2:	9002      	str	r0, [sp, #8]
  402fc4:	4682      	mov	sl, r0
  402fc6:	4681      	mov	r9, r0
  402fc8:	f1b9 0f00 	cmp.w	r9, #0
  402fcc:	d02a      	beq.n	403024 <__sfvwrite_r+0x1ac>
  402fce:	9b02      	ldr	r3, [sp, #8]
  402fd0:	2b00      	cmp	r3, #0
  402fd2:	d04c      	beq.n	40306e <__sfvwrite_r+0x1f6>
  402fd4:	6820      	ldr	r0, [r4, #0]
  402fd6:	6923      	ldr	r3, [r4, #16]
  402fd8:	6962      	ldr	r2, [r4, #20]
  402fda:	45c8      	cmp	r8, r9
  402fdc:	46c3      	mov	fp, r8
  402fde:	bf28      	it	cs
  402fe0:	46cb      	movcs	fp, r9
  402fe2:	4298      	cmp	r0, r3
  402fe4:	465f      	mov	r7, fp
  402fe6:	d904      	bls.n	402ff2 <__sfvwrite_r+0x17a>
  402fe8:	68a3      	ldr	r3, [r4, #8]
  402fea:	4413      	add	r3, r2
  402fec:	459b      	cmp	fp, r3
  402fee:	f300 8090 	bgt.w	403112 <__sfvwrite_r+0x29a>
  402ff2:	4593      	cmp	fp, r2
  402ff4:	db20      	blt.n	403038 <__sfvwrite_r+0x1c0>
  402ff6:	4613      	mov	r3, r2
  402ff8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402ffa:	69e1      	ldr	r1, [r4, #28]
  402ffc:	9801      	ldr	r0, [sp, #4]
  402ffe:	4652      	mov	r2, sl
  403000:	47b8      	blx	r7
  403002:	1e07      	subs	r7, r0, #0
  403004:	ddd2      	ble.n	402fac <__sfvwrite_r+0x134>
  403006:	ebb8 0807 	subs.w	r8, r8, r7
  40300a:	d023      	beq.n	403054 <__sfvwrite_r+0x1dc>
  40300c:	68b3      	ldr	r3, [r6, #8]
  40300e:	1bdb      	subs	r3, r3, r7
  403010:	44ba      	add	sl, r7
  403012:	ebc7 0909 	rsb	r9, r7, r9
  403016:	60b3      	str	r3, [r6, #8]
  403018:	2b00      	cmp	r3, #0
  40301a:	f43f af5f 	beq.w	402edc <__sfvwrite_r+0x64>
  40301e:	f1b9 0f00 	cmp.w	r9, #0
  403022:	d1d4      	bne.n	402fce <__sfvwrite_r+0x156>
  403024:	2300      	movs	r3, #0
  403026:	f8d5 a000 	ldr.w	sl, [r5]
  40302a:	f8d5 9004 	ldr.w	r9, [r5, #4]
  40302e:	9302      	str	r3, [sp, #8]
  403030:	3508      	adds	r5, #8
  403032:	e7c9      	b.n	402fc8 <__sfvwrite_r+0x150>
  403034:	4640      	mov	r0, r8
  403036:	e783      	b.n	402f40 <__sfvwrite_r+0xc8>
  403038:	465a      	mov	r2, fp
  40303a:	4651      	mov	r1, sl
  40303c:	f000 fcf2 	bl	403a24 <memmove>
  403040:	68a2      	ldr	r2, [r4, #8]
  403042:	6823      	ldr	r3, [r4, #0]
  403044:	ebcb 0202 	rsb	r2, fp, r2
  403048:	445b      	add	r3, fp
  40304a:	ebb8 0807 	subs.w	r8, r8, r7
  40304e:	60a2      	str	r2, [r4, #8]
  403050:	6023      	str	r3, [r4, #0]
  403052:	d1db      	bne.n	40300c <__sfvwrite_r+0x194>
  403054:	4621      	mov	r1, r4
  403056:	9801      	ldr	r0, [sp, #4]
  403058:	f7ff fcc8 	bl	4029ec <_fflush_r>
  40305c:	2800      	cmp	r0, #0
  40305e:	d1a5      	bne.n	402fac <__sfvwrite_r+0x134>
  403060:	f8cd 8008 	str.w	r8, [sp, #8]
  403064:	e7d2      	b.n	40300c <__sfvwrite_r+0x194>
  403066:	6820      	ldr	r0, [r4, #0]
  403068:	46b8      	mov	r8, r7
  40306a:	46ba      	mov	sl, r7
  40306c:	e75c      	b.n	402f28 <__sfvwrite_r+0xb0>
  40306e:	464a      	mov	r2, r9
  403070:	210a      	movs	r1, #10
  403072:	4650      	mov	r0, sl
  403074:	f000 fbec 	bl	403850 <memchr>
  403078:	2800      	cmp	r0, #0
  40307a:	d06f      	beq.n	40315c <__sfvwrite_r+0x2e4>
  40307c:	3001      	adds	r0, #1
  40307e:	2301      	movs	r3, #1
  403080:	ebca 0800 	rsb	r8, sl, r0
  403084:	9302      	str	r3, [sp, #8]
  403086:	e7a5      	b.n	402fd4 <__sfvwrite_r+0x15c>
  403088:	6962      	ldr	r2, [r4, #20]
  40308a:	6820      	ldr	r0, [r4, #0]
  40308c:	6921      	ldr	r1, [r4, #16]
  40308e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403092:	ebc1 0a00 	rsb	sl, r1, r0
  403096:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40309a:	f10a 0001 	add.w	r0, sl, #1
  40309e:	ea4f 0868 	mov.w	r8, r8, asr #1
  4030a2:	4438      	add	r0, r7
  4030a4:	4540      	cmp	r0, r8
  4030a6:	4642      	mov	r2, r8
  4030a8:	bf84      	itt	hi
  4030aa:	4680      	movhi	r8, r0
  4030ac:	4642      	movhi	r2, r8
  4030ae:	055b      	lsls	r3, r3, #21
  4030b0:	d542      	bpl.n	403138 <__sfvwrite_r+0x2c0>
  4030b2:	4611      	mov	r1, r2
  4030b4:	9801      	ldr	r0, [sp, #4]
  4030b6:	f000 f911 	bl	4032dc <_malloc_r>
  4030ba:	4683      	mov	fp, r0
  4030bc:	2800      	cmp	r0, #0
  4030be:	d055      	beq.n	40316c <__sfvwrite_r+0x2f4>
  4030c0:	4652      	mov	r2, sl
  4030c2:	6921      	ldr	r1, [r4, #16]
  4030c4:	f000 fc14 	bl	4038f0 <memcpy>
  4030c8:	89a3      	ldrh	r3, [r4, #12]
  4030ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4030ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4030d2:	81a3      	strh	r3, [r4, #12]
  4030d4:	ebca 0308 	rsb	r3, sl, r8
  4030d8:	eb0b 000a 	add.w	r0, fp, sl
  4030dc:	f8c4 8014 	str.w	r8, [r4, #20]
  4030e0:	f8c4 b010 	str.w	fp, [r4, #16]
  4030e4:	6020      	str	r0, [r4, #0]
  4030e6:	60a3      	str	r3, [r4, #8]
  4030e8:	46b8      	mov	r8, r7
  4030ea:	46ba      	mov	sl, r7
  4030ec:	e71c      	b.n	402f28 <__sfvwrite_r+0xb0>
  4030ee:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4030f2:	42bb      	cmp	r3, r7
  4030f4:	bf28      	it	cs
  4030f6:	463b      	movcs	r3, r7
  4030f8:	464a      	mov	r2, r9
  4030fa:	fb93 f3f1 	sdiv	r3, r3, r1
  4030fe:	9801      	ldr	r0, [sp, #4]
  403100:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403102:	fb01 f303 	mul.w	r3, r1, r3
  403106:	69e1      	ldr	r1, [r4, #28]
  403108:	47b0      	blx	r6
  40310a:	2800      	cmp	r0, #0
  40310c:	f73f af18 	bgt.w	402f40 <__sfvwrite_r+0xc8>
  403110:	e74c      	b.n	402fac <__sfvwrite_r+0x134>
  403112:	461a      	mov	r2, r3
  403114:	4651      	mov	r1, sl
  403116:	9303      	str	r3, [sp, #12]
  403118:	f000 fc84 	bl	403a24 <memmove>
  40311c:	6822      	ldr	r2, [r4, #0]
  40311e:	9b03      	ldr	r3, [sp, #12]
  403120:	9801      	ldr	r0, [sp, #4]
  403122:	441a      	add	r2, r3
  403124:	6022      	str	r2, [r4, #0]
  403126:	4621      	mov	r1, r4
  403128:	f7ff fc60 	bl	4029ec <_fflush_r>
  40312c:	9b03      	ldr	r3, [sp, #12]
  40312e:	2800      	cmp	r0, #0
  403130:	f47f af3c 	bne.w	402fac <__sfvwrite_r+0x134>
  403134:	461f      	mov	r7, r3
  403136:	e766      	b.n	403006 <__sfvwrite_r+0x18e>
  403138:	9801      	ldr	r0, [sp, #4]
  40313a:	f000 fcdb 	bl	403af4 <_realloc_r>
  40313e:	4683      	mov	fp, r0
  403140:	2800      	cmp	r0, #0
  403142:	d1c7      	bne.n	4030d4 <__sfvwrite_r+0x25c>
  403144:	9d01      	ldr	r5, [sp, #4]
  403146:	6921      	ldr	r1, [r4, #16]
  403148:	4628      	mov	r0, r5
  40314a:	f7ff fdad 	bl	402ca8 <_free_r>
  40314e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403152:	220c      	movs	r2, #12
  403154:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403158:	602a      	str	r2, [r5, #0]
  40315a:	e729      	b.n	402fb0 <__sfvwrite_r+0x138>
  40315c:	2301      	movs	r3, #1
  40315e:	f109 0801 	add.w	r8, r9, #1
  403162:	9302      	str	r3, [sp, #8]
  403164:	e736      	b.n	402fd4 <__sfvwrite_r+0x15c>
  403166:	f04f 30ff 	mov.w	r0, #4294967295
  40316a:	e6b8      	b.n	402ede <__sfvwrite_r+0x66>
  40316c:	9a01      	ldr	r2, [sp, #4]
  40316e:	230c      	movs	r3, #12
  403170:	6013      	str	r3, [r2, #0]
  403172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403176:	e71b      	b.n	402fb0 <__sfvwrite_r+0x138>
  403178:	7ffffc00 	.word	0x7ffffc00

0040317c <_fwalk_reent>:
  40317c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403180:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403184:	d01f      	beq.n	4031c6 <_fwalk_reent+0x4a>
  403186:	4688      	mov	r8, r1
  403188:	4606      	mov	r6, r0
  40318a:	f04f 0900 	mov.w	r9, #0
  40318e:	687d      	ldr	r5, [r7, #4]
  403190:	68bc      	ldr	r4, [r7, #8]
  403192:	3d01      	subs	r5, #1
  403194:	d411      	bmi.n	4031ba <_fwalk_reent+0x3e>
  403196:	89a3      	ldrh	r3, [r4, #12]
  403198:	2b01      	cmp	r3, #1
  40319a:	f105 35ff 	add.w	r5, r5, #4294967295
  40319e:	d908      	bls.n	4031b2 <_fwalk_reent+0x36>
  4031a0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4031a4:	3301      	adds	r3, #1
  4031a6:	4621      	mov	r1, r4
  4031a8:	4630      	mov	r0, r6
  4031aa:	d002      	beq.n	4031b2 <_fwalk_reent+0x36>
  4031ac:	47c0      	blx	r8
  4031ae:	ea49 0900 	orr.w	r9, r9, r0
  4031b2:	1c6b      	adds	r3, r5, #1
  4031b4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4031b8:	d1ed      	bne.n	403196 <_fwalk_reent+0x1a>
  4031ba:	683f      	ldr	r7, [r7, #0]
  4031bc:	2f00      	cmp	r7, #0
  4031be:	d1e6      	bne.n	40318e <_fwalk_reent+0x12>
  4031c0:	4648      	mov	r0, r9
  4031c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4031c6:	46b9      	mov	r9, r7
  4031c8:	4648      	mov	r0, r9
  4031ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4031ce:	bf00      	nop

004031d0 <__locale_charset>:
  4031d0:	4800      	ldr	r0, [pc, #0]	; (4031d4 <__locale_charset+0x4>)
  4031d2:	4770      	bx	lr
  4031d4:	20400434 	.word	0x20400434

004031d8 <__locale_mb_cur_max>:
  4031d8:	4b01      	ldr	r3, [pc, #4]	; (4031e0 <__locale_mb_cur_max+0x8>)
  4031da:	6818      	ldr	r0, [r3, #0]
  4031dc:	4770      	bx	lr
  4031de:	bf00      	nop
  4031e0:	20400454 	.word	0x20400454

004031e4 <__swhatbuf_r>:
  4031e4:	b570      	push	{r4, r5, r6, lr}
  4031e6:	460d      	mov	r5, r1
  4031e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4031ec:	2900      	cmp	r1, #0
  4031ee:	b090      	sub	sp, #64	; 0x40
  4031f0:	4614      	mov	r4, r2
  4031f2:	461e      	mov	r6, r3
  4031f4:	db14      	blt.n	403220 <__swhatbuf_r+0x3c>
  4031f6:	aa01      	add	r2, sp, #4
  4031f8:	f001 f80c 	bl	404214 <_fstat_r>
  4031fc:	2800      	cmp	r0, #0
  4031fe:	db0f      	blt.n	403220 <__swhatbuf_r+0x3c>
  403200:	9a02      	ldr	r2, [sp, #8]
  403202:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403206:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40320a:	fab2 f282 	clz	r2, r2
  40320e:	0952      	lsrs	r2, r2, #5
  403210:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403214:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403218:	6032      	str	r2, [r6, #0]
  40321a:	6023      	str	r3, [r4, #0]
  40321c:	b010      	add	sp, #64	; 0x40
  40321e:	bd70      	pop	{r4, r5, r6, pc}
  403220:	89a8      	ldrh	r0, [r5, #12]
  403222:	f000 0080 	and.w	r0, r0, #128	; 0x80
  403226:	b282      	uxth	r2, r0
  403228:	2000      	movs	r0, #0
  40322a:	6030      	str	r0, [r6, #0]
  40322c:	b11a      	cbz	r2, 403236 <__swhatbuf_r+0x52>
  40322e:	2340      	movs	r3, #64	; 0x40
  403230:	6023      	str	r3, [r4, #0]
  403232:	b010      	add	sp, #64	; 0x40
  403234:	bd70      	pop	{r4, r5, r6, pc}
  403236:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40323a:	4610      	mov	r0, r2
  40323c:	6023      	str	r3, [r4, #0]
  40323e:	b010      	add	sp, #64	; 0x40
  403240:	bd70      	pop	{r4, r5, r6, pc}
  403242:	bf00      	nop

00403244 <__smakebuf_r>:
  403244:	898a      	ldrh	r2, [r1, #12]
  403246:	0792      	lsls	r2, r2, #30
  403248:	460b      	mov	r3, r1
  40324a:	d506      	bpl.n	40325a <__smakebuf_r+0x16>
  40324c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403250:	2101      	movs	r1, #1
  403252:	601a      	str	r2, [r3, #0]
  403254:	611a      	str	r2, [r3, #16]
  403256:	6159      	str	r1, [r3, #20]
  403258:	4770      	bx	lr
  40325a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40325c:	b083      	sub	sp, #12
  40325e:	ab01      	add	r3, sp, #4
  403260:	466a      	mov	r2, sp
  403262:	460c      	mov	r4, r1
  403264:	4605      	mov	r5, r0
  403266:	f7ff ffbd 	bl	4031e4 <__swhatbuf_r>
  40326a:	9900      	ldr	r1, [sp, #0]
  40326c:	4606      	mov	r6, r0
  40326e:	4628      	mov	r0, r5
  403270:	f000 f834 	bl	4032dc <_malloc_r>
  403274:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403278:	b1d0      	cbz	r0, 4032b0 <__smakebuf_r+0x6c>
  40327a:	9a01      	ldr	r2, [sp, #4]
  40327c:	4f12      	ldr	r7, [pc, #72]	; (4032c8 <__smakebuf_r+0x84>)
  40327e:	9900      	ldr	r1, [sp, #0]
  403280:	63ef      	str	r7, [r5, #60]	; 0x3c
  403282:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403286:	81a3      	strh	r3, [r4, #12]
  403288:	6020      	str	r0, [r4, #0]
  40328a:	6120      	str	r0, [r4, #16]
  40328c:	6161      	str	r1, [r4, #20]
  40328e:	b91a      	cbnz	r2, 403298 <__smakebuf_r+0x54>
  403290:	4333      	orrs	r3, r6
  403292:	81a3      	strh	r3, [r4, #12]
  403294:	b003      	add	sp, #12
  403296:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403298:	4628      	mov	r0, r5
  40329a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40329e:	f000 ffcd 	bl	40423c <_isatty_r>
  4032a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4032a6:	2800      	cmp	r0, #0
  4032a8:	d0f2      	beq.n	403290 <__smakebuf_r+0x4c>
  4032aa:	f043 0301 	orr.w	r3, r3, #1
  4032ae:	e7ef      	b.n	403290 <__smakebuf_r+0x4c>
  4032b0:	059a      	lsls	r2, r3, #22
  4032b2:	d4ef      	bmi.n	403294 <__smakebuf_r+0x50>
  4032b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4032b8:	f043 0302 	orr.w	r3, r3, #2
  4032bc:	2101      	movs	r1, #1
  4032be:	81a3      	strh	r3, [r4, #12]
  4032c0:	6022      	str	r2, [r4, #0]
  4032c2:	6122      	str	r2, [r4, #16]
  4032c4:	6161      	str	r1, [r4, #20]
  4032c6:	e7e5      	b.n	403294 <__smakebuf_r+0x50>
  4032c8:	00402a19 	.word	0x00402a19

004032cc <malloc>:
  4032cc:	4b02      	ldr	r3, [pc, #8]	; (4032d8 <malloc+0xc>)
  4032ce:	4601      	mov	r1, r0
  4032d0:	6818      	ldr	r0, [r3, #0]
  4032d2:	f000 b803 	b.w	4032dc <_malloc_r>
  4032d6:	bf00      	nop
  4032d8:	20400430 	.word	0x20400430

004032dc <_malloc_r>:
  4032dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032e0:	f101 050b 	add.w	r5, r1, #11
  4032e4:	2d16      	cmp	r5, #22
  4032e6:	b083      	sub	sp, #12
  4032e8:	4606      	mov	r6, r0
  4032ea:	f240 809f 	bls.w	40342c <_malloc_r+0x150>
  4032ee:	f035 0507 	bics.w	r5, r5, #7
  4032f2:	f100 80bf 	bmi.w	403474 <_malloc_r+0x198>
  4032f6:	42a9      	cmp	r1, r5
  4032f8:	f200 80bc 	bhi.w	403474 <_malloc_r+0x198>
  4032fc:	f000 fbf6 	bl	403aec <__malloc_lock>
  403300:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403304:	f0c0 829c 	bcc.w	403840 <_malloc_r+0x564>
  403308:	0a6b      	lsrs	r3, r5, #9
  40330a:	f000 80ba 	beq.w	403482 <_malloc_r+0x1a6>
  40330e:	2b04      	cmp	r3, #4
  403310:	f200 8183 	bhi.w	40361a <_malloc_r+0x33e>
  403314:	09a8      	lsrs	r0, r5, #6
  403316:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  40331a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40331e:	3038      	adds	r0, #56	; 0x38
  403320:	4fc4      	ldr	r7, [pc, #784]	; (403634 <_malloc_r+0x358>)
  403322:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403326:	f1a3 0108 	sub.w	r1, r3, #8
  40332a:	685c      	ldr	r4, [r3, #4]
  40332c:	42a1      	cmp	r1, r4
  40332e:	d107      	bne.n	403340 <_malloc_r+0x64>
  403330:	e0ac      	b.n	40348c <_malloc_r+0x1b0>
  403332:	2a00      	cmp	r2, #0
  403334:	f280 80ac 	bge.w	403490 <_malloc_r+0x1b4>
  403338:	68e4      	ldr	r4, [r4, #12]
  40333a:	42a1      	cmp	r1, r4
  40333c:	f000 80a6 	beq.w	40348c <_malloc_r+0x1b0>
  403340:	6863      	ldr	r3, [r4, #4]
  403342:	f023 0303 	bic.w	r3, r3, #3
  403346:	1b5a      	subs	r2, r3, r5
  403348:	2a0f      	cmp	r2, #15
  40334a:	ddf2      	ble.n	403332 <_malloc_r+0x56>
  40334c:	49b9      	ldr	r1, [pc, #740]	; (403634 <_malloc_r+0x358>)
  40334e:	693c      	ldr	r4, [r7, #16]
  403350:	f101 0e08 	add.w	lr, r1, #8
  403354:	4574      	cmp	r4, lr
  403356:	f000 81b3 	beq.w	4036c0 <_malloc_r+0x3e4>
  40335a:	6863      	ldr	r3, [r4, #4]
  40335c:	f023 0303 	bic.w	r3, r3, #3
  403360:	1b5a      	subs	r2, r3, r5
  403362:	2a0f      	cmp	r2, #15
  403364:	f300 8199 	bgt.w	40369a <_malloc_r+0x3be>
  403368:	2a00      	cmp	r2, #0
  40336a:	f8c1 e014 	str.w	lr, [r1, #20]
  40336e:	f8c1 e010 	str.w	lr, [r1, #16]
  403372:	f280 809e 	bge.w	4034b2 <_malloc_r+0x1d6>
  403376:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40337a:	f080 8167 	bcs.w	40364c <_malloc_r+0x370>
  40337e:	08db      	lsrs	r3, r3, #3
  403380:	f103 0c01 	add.w	ip, r3, #1
  403384:	2201      	movs	r2, #1
  403386:	109b      	asrs	r3, r3, #2
  403388:	fa02 f303 	lsl.w	r3, r2, r3
  40338c:	684a      	ldr	r2, [r1, #4]
  40338e:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  403392:	f8c4 8008 	str.w	r8, [r4, #8]
  403396:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40339a:	431a      	orrs	r2, r3
  40339c:	f1a9 0308 	sub.w	r3, r9, #8
  4033a0:	60e3      	str	r3, [r4, #12]
  4033a2:	604a      	str	r2, [r1, #4]
  4033a4:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  4033a8:	f8c8 400c 	str.w	r4, [r8, #12]
  4033ac:	1083      	asrs	r3, r0, #2
  4033ae:	2401      	movs	r4, #1
  4033b0:	409c      	lsls	r4, r3
  4033b2:	4294      	cmp	r4, r2
  4033b4:	f200 808a 	bhi.w	4034cc <_malloc_r+0x1f0>
  4033b8:	4214      	tst	r4, r2
  4033ba:	d106      	bne.n	4033ca <_malloc_r+0xee>
  4033bc:	f020 0003 	bic.w	r0, r0, #3
  4033c0:	0064      	lsls	r4, r4, #1
  4033c2:	4214      	tst	r4, r2
  4033c4:	f100 0004 	add.w	r0, r0, #4
  4033c8:	d0fa      	beq.n	4033c0 <_malloc_r+0xe4>
  4033ca:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4033ce:	46cc      	mov	ip, r9
  4033d0:	4680      	mov	r8, r0
  4033d2:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4033d6:	458c      	cmp	ip, r1
  4033d8:	d107      	bne.n	4033ea <_malloc_r+0x10e>
  4033da:	e173      	b.n	4036c4 <_malloc_r+0x3e8>
  4033dc:	2a00      	cmp	r2, #0
  4033de:	f280 8181 	bge.w	4036e4 <_malloc_r+0x408>
  4033e2:	68c9      	ldr	r1, [r1, #12]
  4033e4:	458c      	cmp	ip, r1
  4033e6:	f000 816d 	beq.w	4036c4 <_malloc_r+0x3e8>
  4033ea:	684b      	ldr	r3, [r1, #4]
  4033ec:	f023 0303 	bic.w	r3, r3, #3
  4033f0:	1b5a      	subs	r2, r3, r5
  4033f2:	2a0f      	cmp	r2, #15
  4033f4:	ddf2      	ble.n	4033dc <_malloc_r+0x100>
  4033f6:	460c      	mov	r4, r1
  4033f8:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4033fc:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403400:	194b      	adds	r3, r1, r5
  403402:	f045 0501 	orr.w	r5, r5, #1
  403406:	604d      	str	r5, [r1, #4]
  403408:	f042 0101 	orr.w	r1, r2, #1
  40340c:	f8c8 c00c 	str.w	ip, [r8, #12]
  403410:	4630      	mov	r0, r6
  403412:	f8cc 8008 	str.w	r8, [ip, #8]
  403416:	617b      	str	r3, [r7, #20]
  403418:	613b      	str	r3, [r7, #16]
  40341a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40341e:	f8c3 e008 	str.w	lr, [r3, #8]
  403422:	6059      	str	r1, [r3, #4]
  403424:	509a      	str	r2, [r3, r2]
  403426:	f000 fb63 	bl	403af0 <__malloc_unlock>
  40342a:	e01f      	b.n	40346c <_malloc_r+0x190>
  40342c:	2910      	cmp	r1, #16
  40342e:	d821      	bhi.n	403474 <_malloc_r+0x198>
  403430:	f000 fb5c 	bl	403aec <__malloc_lock>
  403434:	2510      	movs	r5, #16
  403436:	2306      	movs	r3, #6
  403438:	2002      	movs	r0, #2
  40343a:	4f7e      	ldr	r7, [pc, #504]	; (403634 <_malloc_r+0x358>)
  40343c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403440:	f1a3 0208 	sub.w	r2, r3, #8
  403444:	685c      	ldr	r4, [r3, #4]
  403446:	4294      	cmp	r4, r2
  403448:	f000 8145 	beq.w	4036d6 <_malloc_r+0x3fa>
  40344c:	6863      	ldr	r3, [r4, #4]
  40344e:	68e1      	ldr	r1, [r4, #12]
  403450:	68a5      	ldr	r5, [r4, #8]
  403452:	f023 0303 	bic.w	r3, r3, #3
  403456:	4423      	add	r3, r4
  403458:	4630      	mov	r0, r6
  40345a:	685a      	ldr	r2, [r3, #4]
  40345c:	60e9      	str	r1, [r5, #12]
  40345e:	f042 0201 	orr.w	r2, r2, #1
  403462:	608d      	str	r5, [r1, #8]
  403464:	605a      	str	r2, [r3, #4]
  403466:	f000 fb43 	bl	403af0 <__malloc_unlock>
  40346a:	3408      	adds	r4, #8
  40346c:	4620      	mov	r0, r4
  40346e:	b003      	add	sp, #12
  403470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403474:	2400      	movs	r4, #0
  403476:	230c      	movs	r3, #12
  403478:	4620      	mov	r0, r4
  40347a:	6033      	str	r3, [r6, #0]
  40347c:	b003      	add	sp, #12
  40347e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403482:	2380      	movs	r3, #128	; 0x80
  403484:	f04f 0e40 	mov.w	lr, #64	; 0x40
  403488:	203f      	movs	r0, #63	; 0x3f
  40348a:	e749      	b.n	403320 <_malloc_r+0x44>
  40348c:	4670      	mov	r0, lr
  40348e:	e75d      	b.n	40334c <_malloc_r+0x70>
  403490:	4423      	add	r3, r4
  403492:	68e1      	ldr	r1, [r4, #12]
  403494:	685a      	ldr	r2, [r3, #4]
  403496:	68a5      	ldr	r5, [r4, #8]
  403498:	f042 0201 	orr.w	r2, r2, #1
  40349c:	60e9      	str	r1, [r5, #12]
  40349e:	4630      	mov	r0, r6
  4034a0:	608d      	str	r5, [r1, #8]
  4034a2:	605a      	str	r2, [r3, #4]
  4034a4:	f000 fb24 	bl	403af0 <__malloc_unlock>
  4034a8:	3408      	adds	r4, #8
  4034aa:	4620      	mov	r0, r4
  4034ac:	b003      	add	sp, #12
  4034ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034b2:	4423      	add	r3, r4
  4034b4:	4630      	mov	r0, r6
  4034b6:	685a      	ldr	r2, [r3, #4]
  4034b8:	f042 0201 	orr.w	r2, r2, #1
  4034bc:	605a      	str	r2, [r3, #4]
  4034be:	f000 fb17 	bl	403af0 <__malloc_unlock>
  4034c2:	3408      	adds	r4, #8
  4034c4:	4620      	mov	r0, r4
  4034c6:	b003      	add	sp, #12
  4034c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034cc:	68bc      	ldr	r4, [r7, #8]
  4034ce:	6863      	ldr	r3, [r4, #4]
  4034d0:	f023 0803 	bic.w	r8, r3, #3
  4034d4:	45a8      	cmp	r8, r5
  4034d6:	d304      	bcc.n	4034e2 <_malloc_r+0x206>
  4034d8:	ebc5 0308 	rsb	r3, r5, r8
  4034dc:	2b0f      	cmp	r3, #15
  4034de:	f300 808c 	bgt.w	4035fa <_malloc_r+0x31e>
  4034e2:	4b55      	ldr	r3, [pc, #340]	; (403638 <_malloc_r+0x35c>)
  4034e4:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403648 <_malloc_r+0x36c>
  4034e8:	681a      	ldr	r2, [r3, #0]
  4034ea:	f8d9 3000 	ldr.w	r3, [r9]
  4034ee:	3301      	adds	r3, #1
  4034f0:	442a      	add	r2, r5
  4034f2:	eb04 0a08 	add.w	sl, r4, r8
  4034f6:	f000 8160 	beq.w	4037ba <_malloc_r+0x4de>
  4034fa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4034fe:	320f      	adds	r2, #15
  403500:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403504:	f022 020f 	bic.w	r2, r2, #15
  403508:	4611      	mov	r1, r2
  40350a:	4630      	mov	r0, r6
  40350c:	9201      	str	r2, [sp, #4]
  40350e:	f000 fce1 	bl	403ed4 <_sbrk_r>
  403512:	f1b0 3fff 	cmp.w	r0, #4294967295
  403516:	4683      	mov	fp, r0
  403518:	9a01      	ldr	r2, [sp, #4]
  40351a:	f000 8158 	beq.w	4037ce <_malloc_r+0x4f2>
  40351e:	4582      	cmp	sl, r0
  403520:	f200 80fc 	bhi.w	40371c <_malloc_r+0x440>
  403524:	4b45      	ldr	r3, [pc, #276]	; (40363c <_malloc_r+0x360>)
  403526:	6819      	ldr	r1, [r3, #0]
  403528:	45da      	cmp	sl, fp
  40352a:	4411      	add	r1, r2
  40352c:	6019      	str	r1, [r3, #0]
  40352e:	f000 8153 	beq.w	4037d8 <_malloc_r+0x4fc>
  403532:	f8d9 0000 	ldr.w	r0, [r9]
  403536:	f8df e110 	ldr.w	lr, [pc, #272]	; 403648 <_malloc_r+0x36c>
  40353a:	3001      	adds	r0, #1
  40353c:	bf1b      	ittet	ne
  40353e:	ebca 0a0b 	rsbne	sl, sl, fp
  403542:	4451      	addne	r1, sl
  403544:	f8ce b000 	streq.w	fp, [lr]
  403548:	6019      	strne	r1, [r3, #0]
  40354a:	f01b 0107 	ands.w	r1, fp, #7
  40354e:	f000 8117 	beq.w	403780 <_malloc_r+0x4a4>
  403552:	f1c1 0008 	rsb	r0, r1, #8
  403556:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40355a:	4483      	add	fp, r0
  40355c:	3108      	adds	r1, #8
  40355e:	445a      	add	r2, fp
  403560:	f3c2 020b 	ubfx	r2, r2, #0, #12
  403564:	ebc2 0901 	rsb	r9, r2, r1
  403568:	4649      	mov	r1, r9
  40356a:	4630      	mov	r0, r6
  40356c:	9301      	str	r3, [sp, #4]
  40356e:	f000 fcb1 	bl	403ed4 <_sbrk_r>
  403572:	1c43      	adds	r3, r0, #1
  403574:	9b01      	ldr	r3, [sp, #4]
  403576:	f000 813f 	beq.w	4037f8 <_malloc_r+0x51c>
  40357a:	ebcb 0200 	rsb	r2, fp, r0
  40357e:	444a      	add	r2, r9
  403580:	f042 0201 	orr.w	r2, r2, #1
  403584:	6819      	ldr	r1, [r3, #0]
  403586:	f8c7 b008 	str.w	fp, [r7, #8]
  40358a:	4449      	add	r1, r9
  40358c:	42bc      	cmp	r4, r7
  40358e:	f8cb 2004 	str.w	r2, [fp, #4]
  403592:	6019      	str	r1, [r3, #0]
  403594:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40363c <_malloc_r+0x360>
  403598:	d016      	beq.n	4035c8 <_malloc_r+0x2ec>
  40359a:	f1b8 0f0f 	cmp.w	r8, #15
  40359e:	f240 80fd 	bls.w	40379c <_malloc_r+0x4c0>
  4035a2:	6862      	ldr	r2, [r4, #4]
  4035a4:	f1a8 030c 	sub.w	r3, r8, #12
  4035a8:	f023 0307 	bic.w	r3, r3, #7
  4035ac:	18e0      	adds	r0, r4, r3
  4035ae:	f002 0201 	and.w	r2, r2, #1
  4035b2:	f04f 0e05 	mov.w	lr, #5
  4035b6:	431a      	orrs	r2, r3
  4035b8:	2b0f      	cmp	r3, #15
  4035ba:	6062      	str	r2, [r4, #4]
  4035bc:	f8c0 e004 	str.w	lr, [r0, #4]
  4035c0:	f8c0 e008 	str.w	lr, [r0, #8]
  4035c4:	f200 811c 	bhi.w	403800 <_malloc_r+0x524>
  4035c8:	4b1d      	ldr	r3, [pc, #116]	; (403640 <_malloc_r+0x364>)
  4035ca:	68bc      	ldr	r4, [r7, #8]
  4035cc:	681a      	ldr	r2, [r3, #0]
  4035ce:	4291      	cmp	r1, r2
  4035d0:	bf88      	it	hi
  4035d2:	6019      	strhi	r1, [r3, #0]
  4035d4:	4b1b      	ldr	r3, [pc, #108]	; (403644 <_malloc_r+0x368>)
  4035d6:	681a      	ldr	r2, [r3, #0]
  4035d8:	4291      	cmp	r1, r2
  4035da:	6862      	ldr	r2, [r4, #4]
  4035dc:	bf88      	it	hi
  4035de:	6019      	strhi	r1, [r3, #0]
  4035e0:	f022 0203 	bic.w	r2, r2, #3
  4035e4:	4295      	cmp	r5, r2
  4035e6:	eba2 0305 	sub.w	r3, r2, r5
  4035ea:	d801      	bhi.n	4035f0 <_malloc_r+0x314>
  4035ec:	2b0f      	cmp	r3, #15
  4035ee:	dc04      	bgt.n	4035fa <_malloc_r+0x31e>
  4035f0:	4630      	mov	r0, r6
  4035f2:	f000 fa7d 	bl	403af0 <__malloc_unlock>
  4035f6:	2400      	movs	r4, #0
  4035f8:	e738      	b.n	40346c <_malloc_r+0x190>
  4035fa:	1962      	adds	r2, r4, r5
  4035fc:	f043 0301 	orr.w	r3, r3, #1
  403600:	f045 0501 	orr.w	r5, r5, #1
  403604:	6065      	str	r5, [r4, #4]
  403606:	4630      	mov	r0, r6
  403608:	60ba      	str	r2, [r7, #8]
  40360a:	6053      	str	r3, [r2, #4]
  40360c:	f000 fa70 	bl	403af0 <__malloc_unlock>
  403610:	3408      	adds	r4, #8
  403612:	4620      	mov	r0, r4
  403614:	b003      	add	sp, #12
  403616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40361a:	2b14      	cmp	r3, #20
  40361c:	d971      	bls.n	403702 <_malloc_r+0x426>
  40361e:	2b54      	cmp	r3, #84	; 0x54
  403620:	f200 80a4 	bhi.w	40376c <_malloc_r+0x490>
  403624:	0b28      	lsrs	r0, r5, #12
  403626:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40362a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40362e:	306e      	adds	r0, #110	; 0x6e
  403630:	e676      	b.n	403320 <_malloc_r+0x44>
  403632:	bf00      	nop
  403634:	20400458 	.word	0x20400458
  403638:	20400910 	.word	0x20400910
  40363c:	20400914 	.word	0x20400914
  403640:	2040090c 	.word	0x2040090c
  403644:	20400908 	.word	0x20400908
  403648:	20400864 	.word	0x20400864
  40364c:	0a5a      	lsrs	r2, r3, #9
  40364e:	2a04      	cmp	r2, #4
  403650:	d95e      	bls.n	403710 <_malloc_r+0x434>
  403652:	2a14      	cmp	r2, #20
  403654:	f200 80b3 	bhi.w	4037be <_malloc_r+0x4e2>
  403658:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40365c:	0049      	lsls	r1, r1, #1
  40365e:	325b      	adds	r2, #91	; 0x5b
  403660:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  403664:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  403668:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 403848 <_malloc_r+0x56c>
  40366c:	f1ac 0c08 	sub.w	ip, ip, #8
  403670:	458c      	cmp	ip, r1
  403672:	f000 8088 	beq.w	403786 <_malloc_r+0x4aa>
  403676:	684a      	ldr	r2, [r1, #4]
  403678:	f022 0203 	bic.w	r2, r2, #3
  40367c:	4293      	cmp	r3, r2
  40367e:	d202      	bcs.n	403686 <_malloc_r+0x3aa>
  403680:	6889      	ldr	r1, [r1, #8]
  403682:	458c      	cmp	ip, r1
  403684:	d1f7      	bne.n	403676 <_malloc_r+0x39a>
  403686:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40368a:	687a      	ldr	r2, [r7, #4]
  40368c:	f8c4 c00c 	str.w	ip, [r4, #12]
  403690:	60a1      	str	r1, [r4, #8]
  403692:	f8cc 4008 	str.w	r4, [ip, #8]
  403696:	60cc      	str	r4, [r1, #12]
  403698:	e688      	b.n	4033ac <_malloc_r+0xd0>
  40369a:	1963      	adds	r3, r4, r5
  40369c:	f042 0701 	orr.w	r7, r2, #1
  4036a0:	f045 0501 	orr.w	r5, r5, #1
  4036a4:	6065      	str	r5, [r4, #4]
  4036a6:	4630      	mov	r0, r6
  4036a8:	614b      	str	r3, [r1, #20]
  4036aa:	610b      	str	r3, [r1, #16]
  4036ac:	f8c3 e00c 	str.w	lr, [r3, #12]
  4036b0:	f8c3 e008 	str.w	lr, [r3, #8]
  4036b4:	605f      	str	r7, [r3, #4]
  4036b6:	509a      	str	r2, [r3, r2]
  4036b8:	3408      	adds	r4, #8
  4036ba:	f000 fa19 	bl	403af0 <__malloc_unlock>
  4036be:	e6d5      	b.n	40346c <_malloc_r+0x190>
  4036c0:	684a      	ldr	r2, [r1, #4]
  4036c2:	e673      	b.n	4033ac <_malloc_r+0xd0>
  4036c4:	f108 0801 	add.w	r8, r8, #1
  4036c8:	f018 0f03 	tst.w	r8, #3
  4036cc:	f10c 0c08 	add.w	ip, ip, #8
  4036d0:	f47f ae7f 	bne.w	4033d2 <_malloc_r+0xf6>
  4036d4:	e030      	b.n	403738 <_malloc_r+0x45c>
  4036d6:	68dc      	ldr	r4, [r3, #12]
  4036d8:	42a3      	cmp	r3, r4
  4036da:	bf08      	it	eq
  4036dc:	3002      	addeq	r0, #2
  4036de:	f43f ae35 	beq.w	40334c <_malloc_r+0x70>
  4036e2:	e6b3      	b.n	40344c <_malloc_r+0x170>
  4036e4:	440b      	add	r3, r1
  4036e6:	460c      	mov	r4, r1
  4036e8:	685a      	ldr	r2, [r3, #4]
  4036ea:	68c9      	ldr	r1, [r1, #12]
  4036ec:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4036f0:	f042 0201 	orr.w	r2, r2, #1
  4036f4:	605a      	str	r2, [r3, #4]
  4036f6:	4630      	mov	r0, r6
  4036f8:	60e9      	str	r1, [r5, #12]
  4036fa:	608d      	str	r5, [r1, #8]
  4036fc:	f000 f9f8 	bl	403af0 <__malloc_unlock>
  403700:	e6b4      	b.n	40346c <_malloc_r+0x190>
  403702:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  403706:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40370a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40370e:	e607      	b.n	403320 <_malloc_r+0x44>
  403710:	099a      	lsrs	r2, r3, #6
  403712:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403716:	0049      	lsls	r1, r1, #1
  403718:	3238      	adds	r2, #56	; 0x38
  40371a:	e7a1      	b.n	403660 <_malloc_r+0x384>
  40371c:	42bc      	cmp	r4, r7
  40371e:	4b4a      	ldr	r3, [pc, #296]	; (403848 <_malloc_r+0x56c>)
  403720:	f43f af00 	beq.w	403524 <_malloc_r+0x248>
  403724:	689c      	ldr	r4, [r3, #8]
  403726:	6862      	ldr	r2, [r4, #4]
  403728:	f022 0203 	bic.w	r2, r2, #3
  40372c:	e75a      	b.n	4035e4 <_malloc_r+0x308>
  40372e:	f859 3908 	ldr.w	r3, [r9], #-8
  403732:	4599      	cmp	r9, r3
  403734:	f040 8082 	bne.w	40383c <_malloc_r+0x560>
  403738:	f010 0f03 	tst.w	r0, #3
  40373c:	f100 30ff 	add.w	r0, r0, #4294967295
  403740:	d1f5      	bne.n	40372e <_malloc_r+0x452>
  403742:	687b      	ldr	r3, [r7, #4]
  403744:	ea23 0304 	bic.w	r3, r3, r4
  403748:	607b      	str	r3, [r7, #4]
  40374a:	0064      	lsls	r4, r4, #1
  40374c:	429c      	cmp	r4, r3
  40374e:	f63f aebd 	bhi.w	4034cc <_malloc_r+0x1f0>
  403752:	2c00      	cmp	r4, #0
  403754:	f43f aeba 	beq.w	4034cc <_malloc_r+0x1f0>
  403758:	421c      	tst	r4, r3
  40375a:	4640      	mov	r0, r8
  40375c:	f47f ae35 	bne.w	4033ca <_malloc_r+0xee>
  403760:	0064      	lsls	r4, r4, #1
  403762:	421c      	tst	r4, r3
  403764:	f100 0004 	add.w	r0, r0, #4
  403768:	d0fa      	beq.n	403760 <_malloc_r+0x484>
  40376a:	e62e      	b.n	4033ca <_malloc_r+0xee>
  40376c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403770:	d818      	bhi.n	4037a4 <_malloc_r+0x4c8>
  403772:	0be8      	lsrs	r0, r5, #15
  403774:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  403778:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40377c:	3077      	adds	r0, #119	; 0x77
  40377e:	e5cf      	b.n	403320 <_malloc_r+0x44>
  403780:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403784:	e6eb      	b.n	40355e <_malloc_r+0x282>
  403786:	2101      	movs	r1, #1
  403788:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40378c:	1092      	asrs	r2, r2, #2
  40378e:	fa01 f202 	lsl.w	r2, r1, r2
  403792:	431a      	orrs	r2, r3
  403794:	f8c8 2004 	str.w	r2, [r8, #4]
  403798:	4661      	mov	r1, ip
  40379a:	e777      	b.n	40368c <_malloc_r+0x3b0>
  40379c:	2301      	movs	r3, #1
  40379e:	f8cb 3004 	str.w	r3, [fp, #4]
  4037a2:	e725      	b.n	4035f0 <_malloc_r+0x314>
  4037a4:	f240 5254 	movw	r2, #1364	; 0x554
  4037a8:	4293      	cmp	r3, r2
  4037aa:	d820      	bhi.n	4037ee <_malloc_r+0x512>
  4037ac:	0ca8      	lsrs	r0, r5, #18
  4037ae:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4037b2:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4037b6:	307c      	adds	r0, #124	; 0x7c
  4037b8:	e5b2      	b.n	403320 <_malloc_r+0x44>
  4037ba:	3210      	adds	r2, #16
  4037bc:	e6a4      	b.n	403508 <_malloc_r+0x22c>
  4037be:	2a54      	cmp	r2, #84	; 0x54
  4037c0:	d826      	bhi.n	403810 <_malloc_r+0x534>
  4037c2:	0b1a      	lsrs	r2, r3, #12
  4037c4:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4037c8:	0049      	lsls	r1, r1, #1
  4037ca:	326e      	adds	r2, #110	; 0x6e
  4037cc:	e748      	b.n	403660 <_malloc_r+0x384>
  4037ce:	68bc      	ldr	r4, [r7, #8]
  4037d0:	6862      	ldr	r2, [r4, #4]
  4037d2:	f022 0203 	bic.w	r2, r2, #3
  4037d6:	e705      	b.n	4035e4 <_malloc_r+0x308>
  4037d8:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4037dc:	2800      	cmp	r0, #0
  4037de:	f47f aea8 	bne.w	403532 <_malloc_r+0x256>
  4037e2:	4442      	add	r2, r8
  4037e4:	68bb      	ldr	r3, [r7, #8]
  4037e6:	f042 0201 	orr.w	r2, r2, #1
  4037ea:	605a      	str	r2, [r3, #4]
  4037ec:	e6ec      	b.n	4035c8 <_malloc_r+0x2ec>
  4037ee:	23fe      	movs	r3, #254	; 0xfe
  4037f0:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  4037f4:	207e      	movs	r0, #126	; 0x7e
  4037f6:	e593      	b.n	403320 <_malloc_r+0x44>
  4037f8:	2201      	movs	r2, #1
  4037fa:	f04f 0900 	mov.w	r9, #0
  4037fe:	e6c1      	b.n	403584 <_malloc_r+0x2a8>
  403800:	f104 0108 	add.w	r1, r4, #8
  403804:	4630      	mov	r0, r6
  403806:	f7ff fa4f 	bl	402ca8 <_free_r>
  40380a:	f8d9 1000 	ldr.w	r1, [r9]
  40380e:	e6db      	b.n	4035c8 <_malloc_r+0x2ec>
  403810:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403814:	d805      	bhi.n	403822 <_malloc_r+0x546>
  403816:	0bda      	lsrs	r2, r3, #15
  403818:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40381c:	0049      	lsls	r1, r1, #1
  40381e:	3277      	adds	r2, #119	; 0x77
  403820:	e71e      	b.n	403660 <_malloc_r+0x384>
  403822:	f240 5154 	movw	r1, #1364	; 0x554
  403826:	428a      	cmp	r2, r1
  403828:	d805      	bhi.n	403836 <_malloc_r+0x55a>
  40382a:	0c9a      	lsrs	r2, r3, #18
  40382c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403830:	0049      	lsls	r1, r1, #1
  403832:	327c      	adds	r2, #124	; 0x7c
  403834:	e714      	b.n	403660 <_malloc_r+0x384>
  403836:	21fe      	movs	r1, #254	; 0xfe
  403838:	227e      	movs	r2, #126	; 0x7e
  40383a:	e711      	b.n	403660 <_malloc_r+0x384>
  40383c:	687b      	ldr	r3, [r7, #4]
  40383e:	e784      	b.n	40374a <_malloc_r+0x46e>
  403840:	08e8      	lsrs	r0, r5, #3
  403842:	1c43      	adds	r3, r0, #1
  403844:	005b      	lsls	r3, r3, #1
  403846:	e5f8      	b.n	40343a <_malloc_r+0x15e>
  403848:	20400458 	.word	0x20400458
  40384c:	00000000 	.word	0x00000000

00403850 <memchr>:
  403850:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403854:	2a10      	cmp	r2, #16
  403856:	db2b      	blt.n	4038b0 <memchr+0x60>
  403858:	f010 0f07 	tst.w	r0, #7
  40385c:	d008      	beq.n	403870 <memchr+0x20>
  40385e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403862:	3a01      	subs	r2, #1
  403864:	428b      	cmp	r3, r1
  403866:	d02d      	beq.n	4038c4 <memchr+0x74>
  403868:	f010 0f07 	tst.w	r0, #7
  40386c:	b342      	cbz	r2, 4038c0 <memchr+0x70>
  40386e:	d1f6      	bne.n	40385e <memchr+0xe>
  403870:	b4f0      	push	{r4, r5, r6, r7}
  403872:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403876:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40387a:	f022 0407 	bic.w	r4, r2, #7
  40387e:	f07f 0700 	mvns.w	r7, #0
  403882:	2300      	movs	r3, #0
  403884:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403888:	3c08      	subs	r4, #8
  40388a:	ea85 0501 	eor.w	r5, r5, r1
  40388e:	ea86 0601 	eor.w	r6, r6, r1
  403892:	fa85 f547 	uadd8	r5, r5, r7
  403896:	faa3 f587 	sel	r5, r3, r7
  40389a:	fa86 f647 	uadd8	r6, r6, r7
  40389e:	faa5 f687 	sel	r6, r5, r7
  4038a2:	b98e      	cbnz	r6, 4038c8 <memchr+0x78>
  4038a4:	d1ee      	bne.n	403884 <memchr+0x34>
  4038a6:	bcf0      	pop	{r4, r5, r6, r7}
  4038a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4038ac:	f002 0207 	and.w	r2, r2, #7
  4038b0:	b132      	cbz	r2, 4038c0 <memchr+0x70>
  4038b2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4038b6:	3a01      	subs	r2, #1
  4038b8:	ea83 0301 	eor.w	r3, r3, r1
  4038bc:	b113      	cbz	r3, 4038c4 <memchr+0x74>
  4038be:	d1f8      	bne.n	4038b2 <memchr+0x62>
  4038c0:	2000      	movs	r0, #0
  4038c2:	4770      	bx	lr
  4038c4:	3801      	subs	r0, #1
  4038c6:	4770      	bx	lr
  4038c8:	2d00      	cmp	r5, #0
  4038ca:	bf06      	itte	eq
  4038cc:	4635      	moveq	r5, r6
  4038ce:	3803      	subeq	r0, #3
  4038d0:	3807      	subne	r0, #7
  4038d2:	f015 0f01 	tst.w	r5, #1
  4038d6:	d107      	bne.n	4038e8 <memchr+0x98>
  4038d8:	3001      	adds	r0, #1
  4038da:	f415 7f80 	tst.w	r5, #256	; 0x100
  4038de:	bf02      	ittt	eq
  4038e0:	3001      	addeq	r0, #1
  4038e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4038e6:	3001      	addeq	r0, #1
  4038e8:	bcf0      	pop	{r4, r5, r6, r7}
  4038ea:	3801      	subs	r0, #1
  4038ec:	4770      	bx	lr
  4038ee:	bf00      	nop

004038f0 <memcpy>:
  4038f0:	4684      	mov	ip, r0
  4038f2:	ea41 0300 	orr.w	r3, r1, r0
  4038f6:	f013 0303 	ands.w	r3, r3, #3
  4038fa:	d16d      	bne.n	4039d8 <memcpy+0xe8>
  4038fc:	3a40      	subs	r2, #64	; 0x40
  4038fe:	d341      	bcc.n	403984 <memcpy+0x94>
  403900:	f851 3b04 	ldr.w	r3, [r1], #4
  403904:	f840 3b04 	str.w	r3, [r0], #4
  403908:	f851 3b04 	ldr.w	r3, [r1], #4
  40390c:	f840 3b04 	str.w	r3, [r0], #4
  403910:	f851 3b04 	ldr.w	r3, [r1], #4
  403914:	f840 3b04 	str.w	r3, [r0], #4
  403918:	f851 3b04 	ldr.w	r3, [r1], #4
  40391c:	f840 3b04 	str.w	r3, [r0], #4
  403920:	f851 3b04 	ldr.w	r3, [r1], #4
  403924:	f840 3b04 	str.w	r3, [r0], #4
  403928:	f851 3b04 	ldr.w	r3, [r1], #4
  40392c:	f840 3b04 	str.w	r3, [r0], #4
  403930:	f851 3b04 	ldr.w	r3, [r1], #4
  403934:	f840 3b04 	str.w	r3, [r0], #4
  403938:	f851 3b04 	ldr.w	r3, [r1], #4
  40393c:	f840 3b04 	str.w	r3, [r0], #4
  403940:	f851 3b04 	ldr.w	r3, [r1], #4
  403944:	f840 3b04 	str.w	r3, [r0], #4
  403948:	f851 3b04 	ldr.w	r3, [r1], #4
  40394c:	f840 3b04 	str.w	r3, [r0], #4
  403950:	f851 3b04 	ldr.w	r3, [r1], #4
  403954:	f840 3b04 	str.w	r3, [r0], #4
  403958:	f851 3b04 	ldr.w	r3, [r1], #4
  40395c:	f840 3b04 	str.w	r3, [r0], #4
  403960:	f851 3b04 	ldr.w	r3, [r1], #4
  403964:	f840 3b04 	str.w	r3, [r0], #4
  403968:	f851 3b04 	ldr.w	r3, [r1], #4
  40396c:	f840 3b04 	str.w	r3, [r0], #4
  403970:	f851 3b04 	ldr.w	r3, [r1], #4
  403974:	f840 3b04 	str.w	r3, [r0], #4
  403978:	f851 3b04 	ldr.w	r3, [r1], #4
  40397c:	f840 3b04 	str.w	r3, [r0], #4
  403980:	3a40      	subs	r2, #64	; 0x40
  403982:	d2bd      	bcs.n	403900 <memcpy+0x10>
  403984:	3230      	adds	r2, #48	; 0x30
  403986:	d311      	bcc.n	4039ac <memcpy+0xbc>
  403988:	f851 3b04 	ldr.w	r3, [r1], #4
  40398c:	f840 3b04 	str.w	r3, [r0], #4
  403990:	f851 3b04 	ldr.w	r3, [r1], #4
  403994:	f840 3b04 	str.w	r3, [r0], #4
  403998:	f851 3b04 	ldr.w	r3, [r1], #4
  40399c:	f840 3b04 	str.w	r3, [r0], #4
  4039a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4039a4:	f840 3b04 	str.w	r3, [r0], #4
  4039a8:	3a10      	subs	r2, #16
  4039aa:	d2ed      	bcs.n	403988 <memcpy+0x98>
  4039ac:	320c      	adds	r2, #12
  4039ae:	d305      	bcc.n	4039bc <memcpy+0xcc>
  4039b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4039b4:	f840 3b04 	str.w	r3, [r0], #4
  4039b8:	3a04      	subs	r2, #4
  4039ba:	d2f9      	bcs.n	4039b0 <memcpy+0xc0>
  4039bc:	3204      	adds	r2, #4
  4039be:	d008      	beq.n	4039d2 <memcpy+0xe2>
  4039c0:	07d2      	lsls	r2, r2, #31
  4039c2:	bf1c      	itt	ne
  4039c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4039c8:	f800 3b01 	strbne.w	r3, [r0], #1
  4039cc:	d301      	bcc.n	4039d2 <memcpy+0xe2>
  4039ce:	880b      	ldrh	r3, [r1, #0]
  4039d0:	8003      	strh	r3, [r0, #0]
  4039d2:	4660      	mov	r0, ip
  4039d4:	4770      	bx	lr
  4039d6:	bf00      	nop
  4039d8:	2a08      	cmp	r2, #8
  4039da:	d313      	bcc.n	403a04 <memcpy+0x114>
  4039dc:	078b      	lsls	r3, r1, #30
  4039de:	d08d      	beq.n	4038fc <memcpy+0xc>
  4039e0:	f010 0303 	ands.w	r3, r0, #3
  4039e4:	d08a      	beq.n	4038fc <memcpy+0xc>
  4039e6:	f1c3 0304 	rsb	r3, r3, #4
  4039ea:	1ad2      	subs	r2, r2, r3
  4039ec:	07db      	lsls	r3, r3, #31
  4039ee:	bf1c      	itt	ne
  4039f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4039f4:	f800 3b01 	strbne.w	r3, [r0], #1
  4039f8:	d380      	bcc.n	4038fc <memcpy+0xc>
  4039fa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4039fe:	f820 3b02 	strh.w	r3, [r0], #2
  403a02:	e77b      	b.n	4038fc <memcpy+0xc>
  403a04:	3a04      	subs	r2, #4
  403a06:	d3d9      	bcc.n	4039bc <memcpy+0xcc>
  403a08:	3a01      	subs	r2, #1
  403a0a:	f811 3b01 	ldrb.w	r3, [r1], #1
  403a0e:	f800 3b01 	strb.w	r3, [r0], #1
  403a12:	d2f9      	bcs.n	403a08 <memcpy+0x118>
  403a14:	780b      	ldrb	r3, [r1, #0]
  403a16:	7003      	strb	r3, [r0, #0]
  403a18:	784b      	ldrb	r3, [r1, #1]
  403a1a:	7043      	strb	r3, [r0, #1]
  403a1c:	788b      	ldrb	r3, [r1, #2]
  403a1e:	7083      	strb	r3, [r0, #2]
  403a20:	4660      	mov	r0, ip
  403a22:	4770      	bx	lr

00403a24 <memmove>:
  403a24:	4288      	cmp	r0, r1
  403a26:	b5f0      	push	{r4, r5, r6, r7, lr}
  403a28:	d90d      	bls.n	403a46 <memmove+0x22>
  403a2a:	188b      	adds	r3, r1, r2
  403a2c:	4298      	cmp	r0, r3
  403a2e:	d20a      	bcs.n	403a46 <memmove+0x22>
  403a30:	1881      	adds	r1, r0, r2
  403a32:	2a00      	cmp	r2, #0
  403a34:	d051      	beq.n	403ada <memmove+0xb6>
  403a36:	1a9a      	subs	r2, r3, r2
  403a38:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403a3c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403a40:	4293      	cmp	r3, r2
  403a42:	d1f9      	bne.n	403a38 <memmove+0x14>
  403a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403a46:	2a0f      	cmp	r2, #15
  403a48:	d948      	bls.n	403adc <memmove+0xb8>
  403a4a:	ea41 0300 	orr.w	r3, r1, r0
  403a4e:	079b      	lsls	r3, r3, #30
  403a50:	d146      	bne.n	403ae0 <memmove+0xbc>
  403a52:	f100 0410 	add.w	r4, r0, #16
  403a56:	f101 0310 	add.w	r3, r1, #16
  403a5a:	4615      	mov	r5, r2
  403a5c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403a60:	f844 6c10 	str.w	r6, [r4, #-16]
  403a64:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403a68:	f844 6c0c 	str.w	r6, [r4, #-12]
  403a6c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403a70:	f844 6c08 	str.w	r6, [r4, #-8]
  403a74:	3d10      	subs	r5, #16
  403a76:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403a7a:	f844 6c04 	str.w	r6, [r4, #-4]
  403a7e:	2d0f      	cmp	r5, #15
  403a80:	f103 0310 	add.w	r3, r3, #16
  403a84:	f104 0410 	add.w	r4, r4, #16
  403a88:	d8e8      	bhi.n	403a5c <memmove+0x38>
  403a8a:	f1a2 0310 	sub.w	r3, r2, #16
  403a8e:	f023 030f 	bic.w	r3, r3, #15
  403a92:	f002 0e0f 	and.w	lr, r2, #15
  403a96:	3310      	adds	r3, #16
  403a98:	f1be 0f03 	cmp.w	lr, #3
  403a9c:	4419      	add	r1, r3
  403a9e:	4403      	add	r3, r0
  403aa0:	d921      	bls.n	403ae6 <memmove+0xc2>
  403aa2:	1f1e      	subs	r6, r3, #4
  403aa4:	460d      	mov	r5, r1
  403aa6:	4674      	mov	r4, lr
  403aa8:	3c04      	subs	r4, #4
  403aaa:	f855 7b04 	ldr.w	r7, [r5], #4
  403aae:	f846 7f04 	str.w	r7, [r6, #4]!
  403ab2:	2c03      	cmp	r4, #3
  403ab4:	d8f8      	bhi.n	403aa8 <memmove+0x84>
  403ab6:	f1ae 0404 	sub.w	r4, lr, #4
  403aba:	f024 0403 	bic.w	r4, r4, #3
  403abe:	3404      	adds	r4, #4
  403ac0:	4423      	add	r3, r4
  403ac2:	4421      	add	r1, r4
  403ac4:	f002 0203 	and.w	r2, r2, #3
  403ac8:	b162      	cbz	r2, 403ae4 <memmove+0xc0>
  403aca:	3b01      	subs	r3, #1
  403acc:	440a      	add	r2, r1
  403ace:	f811 4b01 	ldrb.w	r4, [r1], #1
  403ad2:	f803 4f01 	strb.w	r4, [r3, #1]!
  403ad6:	428a      	cmp	r2, r1
  403ad8:	d1f9      	bne.n	403ace <memmove+0xaa>
  403ada:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403adc:	4603      	mov	r3, r0
  403ade:	e7f3      	b.n	403ac8 <memmove+0xa4>
  403ae0:	4603      	mov	r3, r0
  403ae2:	e7f2      	b.n	403aca <memmove+0xa6>
  403ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403ae6:	4672      	mov	r2, lr
  403ae8:	e7ee      	b.n	403ac8 <memmove+0xa4>
  403aea:	bf00      	nop

00403aec <__malloc_lock>:
  403aec:	4770      	bx	lr
  403aee:	bf00      	nop

00403af0 <__malloc_unlock>:
  403af0:	4770      	bx	lr
  403af2:	bf00      	nop

00403af4 <_realloc_r>:
  403af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403af8:	4617      	mov	r7, r2
  403afa:	b083      	sub	sp, #12
  403afc:	2900      	cmp	r1, #0
  403afe:	f000 80c1 	beq.w	403c84 <_realloc_r+0x190>
  403b02:	460e      	mov	r6, r1
  403b04:	4681      	mov	r9, r0
  403b06:	f107 050b 	add.w	r5, r7, #11
  403b0a:	f7ff ffef 	bl	403aec <__malloc_lock>
  403b0e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  403b12:	2d16      	cmp	r5, #22
  403b14:	f02e 0403 	bic.w	r4, lr, #3
  403b18:	f1a6 0808 	sub.w	r8, r6, #8
  403b1c:	d840      	bhi.n	403ba0 <_realloc_r+0xac>
  403b1e:	2210      	movs	r2, #16
  403b20:	4615      	mov	r5, r2
  403b22:	42af      	cmp	r7, r5
  403b24:	d841      	bhi.n	403baa <_realloc_r+0xb6>
  403b26:	4294      	cmp	r4, r2
  403b28:	da75      	bge.n	403c16 <_realloc_r+0x122>
  403b2a:	4bc9      	ldr	r3, [pc, #804]	; (403e50 <_realloc_r+0x35c>)
  403b2c:	6899      	ldr	r1, [r3, #8]
  403b2e:	eb08 0004 	add.w	r0, r8, r4
  403b32:	4288      	cmp	r0, r1
  403b34:	6841      	ldr	r1, [r0, #4]
  403b36:	f000 80d9 	beq.w	403cec <_realloc_r+0x1f8>
  403b3a:	f021 0301 	bic.w	r3, r1, #1
  403b3e:	4403      	add	r3, r0
  403b40:	685b      	ldr	r3, [r3, #4]
  403b42:	07db      	lsls	r3, r3, #31
  403b44:	d57d      	bpl.n	403c42 <_realloc_r+0x14e>
  403b46:	f01e 0f01 	tst.w	lr, #1
  403b4a:	d035      	beq.n	403bb8 <_realloc_r+0xc4>
  403b4c:	4639      	mov	r1, r7
  403b4e:	4648      	mov	r0, r9
  403b50:	f7ff fbc4 	bl	4032dc <_malloc_r>
  403b54:	4607      	mov	r7, r0
  403b56:	b1e0      	cbz	r0, 403b92 <_realloc_r+0x9e>
  403b58:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403b5c:	f023 0301 	bic.w	r3, r3, #1
  403b60:	4443      	add	r3, r8
  403b62:	f1a0 0208 	sub.w	r2, r0, #8
  403b66:	429a      	cmp	r2, r3
  403b68:	f000 8144 	beq.w	403df4 <_realloc_r+0x300>
  403b6c:	1f22      	subs	r2, r4, #4
  403b6e:	2a24      	cmp	r2, #36	; 0x24
  403b70:	f200 8131 	bhi.w	403dd6 <_realloc_r+0x2e2>
  403b74:	2a13      	cmp	r2, #19
  403b76:	f200 8104 	bhi.w	403d82 <_realloc_r+0x28e>
  403b7a:	4603      	mov	r3, r0
  403b7c:	4632      	mov	r2, r6
  403b7e:	6811      	ldr	r1, [r2, #0]
  403b80:	6019      	str	r1, [r3, #0]
  403b82:	6851      	ldr	r1, [r2, #4]
  403b84:	6059      	str	r1, [r3, #4]
  403b86:	6892      	ldr	r2, [r2, #8]
  403b88:	609a      	str	r2, [r3, #8]
  403b8a:	4631      	mov	r1, r6
  403b8c:	4648      	mov	r0, r9
  403b8e:	f7ff f88b 	bl	402ca8 <_free_r>
  403b92:	4648      	mov	r0, r9
  403b94:	f7ff ffac 	bl	403af0 <__malloc_unlock>
  403b98:	4638      	mov	r0, r7
  403b9a:	b003      	add	sp, #12
  403b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ba0:	f025 0507 	bic.w	r5, r5, #7
  403ba4:	2d00      	cmp	r5, #0
  403ba6:	462a      	mov	r2, r5
  403ba8:	dabb      	bge.n	403b22 <_realloc_r+0x2e>
  403baa:	230c      	movs	r3, #12
  403bac:	2000      	movs	r0, #0
  403bae:	f8c9 3000 	str.w	r3, [r9]
  403bb2:	b003      	add	sp, #12
  403bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bb8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403bbc:	ebc3 0a08 	rsb	sl, r3, r8
  403bc0:	f8da 3004 	ldr.w	r3, [sl, #4]
  403bc4:	f023 0c03 	bic.w	ip, r3, #3
  403bc8:	eb04 030c 	add.w	r3, r4, ip
  403bcc:	4293      	cmp	r3, r2
  403bce:	dbbd      	blt.n	403b4c <_realloc_r+0x58>
  403bd0:	4657      	mov	r7, sl
  403bd2:	f8da 100c 	ldr.w	r1, [sl, #12]
  403bd6:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403bda:	1f22      	subs	r2, r4, #4
  403bdc:	2a24      	cmp	r2, #36	; 0x24
  403bde:	60c1      	str	r1, [r0, #12]
  403be0:	6088      	str	r0, [r1, #8]
  403be2:	f200 8117 	bhi.w	403e14 <_realloc_r+0x320>
  403be6:	2a13      	cmp	r2, #19
  403be8:	f240 8112 	bls.w	403e10 <_realloc_r+0x31c>
  403bec:	6831      	ldr	r1, [r6, #0]
  403bee:	f8ca 1008 	str.w	r1, [sl, #8]
  403bf2:	6871      	ldr	r1, [r6, #4]
  403bf4:	f8ca 100c 	str.w	r1, [sl, #12]
  403bf8:	2a1b      	cmp	r2, #27
  403bfa:	f200 812b 	bhi.w	403e54 <_realloc_r+0x360>
  403bfe:	3608      	adds	r6, #8
  403c00:	f10a 0210 	add.w	r2, sl, #16
  403c04:	6831      	ldr	r1, [r6, #0]
  403c06:	6011      	str	r1, [r2, #0]
  403c08:	6871      	ldr	r1, [r6, #4]
  403c0a:	6051      	str	r1, [r2, #4]
  403c0c:	68b1      	ldr	r1, [r6, #8]
  403c0e:	6091      	str	r1, [r2, #8]
  403c10:	463e      	mov	r6, r7
  403c12:	461c      	mov	r4, r3
  403c14:	46d0      	mov	r8, sl
  403c16:	1b63      	subs	r3, r4, r5
  403c18:	2b0f      	cmp	r3, #15
  403c1a:	d81d      	bhi.n	403c58 <_realloc_r+0x164>
  403c1c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403c20:	f003 0301 	and.w	r3, r3, #1
  403c24:	4323      	orrs	r3, r4
  403c26:	4444      	add	r4, r8
  403c28:	f8c8 3004 	str.w	r3, [r8, #4]
  403c2c:	6863      	ldr	r3, [r4, #4]
  403c2e:	f043 0301 	orr.w	r3, r3, #1
  403c32:	6063      	str	r3, [r4, #4]
  403c34:	4648      	mov	r0, r9
  403c36:	f7ff ff5b 	bl	403af0 <__malloc_unlock>
  403c3a:	4630      	mov	r0, r6
  403c3c:	b003      	add	sp, #12
  403c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c42:	f021 0103 	bic.w	r1, r1, #3
  403c46:	4421      	add	r1, r4
  403c48:	4291      	cmp	r1, r2
  403c4a:	db21      	blt.n	403c90 <_realloc_r+0x19c>
  403c4c:	68c3      	ldr	r3, [r0, #12]
  403c4e:	6882      	ldr	r2, [r0, #8]
  403c50:	460c      	mov	r4, r1
  403c52:	60d3      	str	r3, [r2, #12]
  403c54:	609a      	str	r2, [r3, #8]
  403c56:	e7de      	b.n	403c16 <_realloc_r+0x122>
  403c58:	f8d8 2004 	ldr.w	r2, [r8, #4]
  403c5c:	eb08 0105 	add.w	r1, r8, r5
  403c60:	f002 0201 	and.w	r2, r2, #1
  403c64:	4315      	orrs	r5, r2
  403c66:	f043 0201 	orr.w	r2, r3, #1
  403c6a:	440b      	add	r3, r1
  403c6c:	f8c8 5004 	str.w	r5, [r8, #4]
  403c70:	604a      	str	r2, [r1, #4]
  403c72:	685a      	ldr	r2, [r3, #4]
  403c74:	f042 0201 	orr.w	r2, r2, #1
  403c78:	3108      	adds	r1, #8
  403c7a:	605a      	str	r2, [r3, #4]
  403c7c:	4648      	mov	r0, r9
  403c7e:	f7ff f813 	bl	402ca8 <_free_r>
  403c82:	e7d7      	b.n	403c34 <_realloc_r+0x140>
  403c84:	4611      	mov	r1, r2
  403c86:	b003      	add	sp, #12
  403c88:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c8c:	f7ff bb26 	b.w	4032dc <_malloc_r>
  403c90:	f01e 0f01 	tst.w	lr, #1
  403c94:	f47f af5a 	bne.w	403b4c <_realloc_r+0x58>
  403c98:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403c9c:	ebc3 0a08 	rsb	sl, r3, r8
  403ca0:	f8da 3004 	ldr.w	r3, [sl, #4]
  403ca4:	f023 0c03 	bic.w	ip, r3, #3
  403ca8:	eb01 0e0c 	add.w	lr, r1, ip
  403cac:	4596      	cmp	lr, r2
  403cae:	db8b      	blt.n	403bc8 <_realloc_r+0xd4>
  403cb0:	68c3      	ldr	r3, [r0, #12]
  403cb2:	6882      	ldr	r2, [r0, #8]
  403cb4:	4657      	mov	r7, sl
  403cb6:	60d3      	str	r3, [r2, #12]
  403cb8:	609a      	str	r2, [r3, #8]
  403cba:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403cbe:	f8da 300c 	ldr.w	r3, [sl, #12]
  403cc2:	60cb      	str	r3, [r1, #12]
  403cc4:	1f22      	subs	r2, r4, #4
  403cc6:	2a24      	cmp	r2, #36	; 0x24
  403cc8:	6099      	str	r1, [r3, #8]
  403cca:	f200 8099 	bhi.w	403e00 <_realloc_r+0x30c>
  403cce:	2a13      	cmp	r2, #19
  403cd0:	d962      	bls.n	403d98 <_realloc_r+0x2a4>
  403cd2:	6833      	ldr	r3, [r6, #0]
  403cd4:	f8ca 3008 	str.w	r3, [sl, #8]
  403cd8:	6873      	ldr	r3, [r6, #4]
  403cda:	f8ca 300c 	str.w	r3, [sl, #12]
  403cde:	2a1b      	cmp	r2, #27
  403ce0:	f200 80a0 	bhi.w	403e24 <_realloc_r+0x330>
  403ce4:	3608      	adds	r6, #8
  403ce6:	f10a 0310 	add.w	r3, sl, #16
  403cea:	e056      	b.n	403d9a <_realloc_r+0x2a6>
  403cec:	f021 0b03 	bic.w	fp, r1, #3
  403cf0:	44a3      	add	fp, r4
  403cf2:	f105 0010 	add.w	r0, r5, #16
  403cf6:	4583      	cmp	fp, r0
  403cf8:	da59      	bge.n	403dae <_realloc_r+0x2ba>
  403cfa:	f01e 0f01 	tst.w	lr, #1
  403cfe:	f47f af25 	bne.w	403b4c <_realloc_r+0x58>
  403d02:	f856 1c08 	ldr.w	r1, [r6, #-8]
  403d06:	ebc1 0a08 	rsb	sl, r1, r8
  403d0a:	f8da 1004 	ldr.w	r1, [sl, #4]
  403d0e:	f021 0c03 	bic.w	ip, r1, #3
  403d12:	44e3      	add	fp, ip
  403d14:	4558      	cmp	r0, fp
  403d16:	f73f af57 	bgt.w	403bc8 <_realloc_r+0xd4>
  403d1a:	4657      	mov	r7, sl
  403d1c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403d20:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403d24:	1f22      	subs	r2, r4, #4
  403d26:	2a24      	cmp	r2, #36	; 0x24
  403d28:	60c1      	str	r1, [r0, #12]
  403d2a:	6088      	str	r0, [r1, #8]
  403d2c:	f200 80b4 	bhi.w	403e98 <_realloc_r+0x3a4>
  403d30:	2a13      	cmp	r2, #19
  403d32:	f240 80a5 	bls.w	403e80 <_realloc_r+0x38c>
  403d36:	6831      	ldr	r1, [r6, #0]
  403d38:	f8ca 1008 	str.w	r1, [sl, #8]
  403d3c:	6871      	ldr	r1, [r6, #4]
  403d3e:	f8ca 100c 	str.w	r1, [sl, #12]
  403d42:	2a1b      	cmp	r2, #27
  403d44:	f200 80af 	bhi.w	403ea6 <_realloc_r+0x3b2>
  403d48:	3608      	adds	r6, #8
  403d4a:	f10a 0210 	add.w	r2, sl, #16
  403d4e:	6831      	ldr	r1, [r6, #0]
  403d50:	6011      	str	r1, [r2, #0]
  403d52:	6871      	ldr	r1, [r6, #4]
  403d54:	6051      	str	r1, [r2, #4]
  403d56:	68b1      	ldr	r1, [r6, #8]
  403d58:	6091      	str	r1, [r2, #8]
  403d5a:	eb0a 0105 	add.w	r1, sl, r5
  403d5e:	ebc5 020b 	rsb	r2, r5, fp
  403d62:	f042 0201 	orr.w	r2, r2, #1
  403d66:	6099      	str	r1, [r3, #8]
  403d68:	604a      	str	r2, [r1, #4]
  403d6a:	f8da 3004 	ldr.w	r3, [sl, #4]
  403d6e:	f003 0301 	and.w	r3, r3, #1
  403d72:	431d      	orrs	r5, r3
  403d74:	4648      	mov	r0, r9
  403d76:	f8ca 5004 	str.w	r5, [sl, #4]
  403d7a:	f7ff feb9 	bl	403af0 <__malloc_unlock>
  403d7e:	4638      	mov	r0, r7
  403d80:	e75c      	b.n	403c3c <_realloc_r+0x148>
  403d82:	6833      	ldr	r3, [r6, #0]
  403d84:	6003      	str	r3, [r0, #0]
  403d86:	6873      	ldr	r3, [r6, #4]
  403d88:	6043      	str	r3, [r0, #4]
  403d8a:	2a1b      	cmp	r2, #27
  403d8c:	d827      	bhi.n	403dde <_realloc_r+0x2ea>
  403d8e:	f100 0308 	add.w	r3, r0, #8
  403d92:	f106 0208 	add.w	r2, r6, #8
  403d96:	e6f2      	b.n	403b7e <_realloc_r+0x8a>
  403d98:	463b      	mov	r3, r7
  403d9a:	6832      	ldr	r2, [r6, #0]
  403d9c:	601a      	str	r2, [r3, #0]
  403d9e:	6872      	ldr	r2, [r6, #4]
  403da0:	605a      	str	r2, [r3, #4]
  403da2:	68b2      	ldr	r2, [r6, #8]
  403da4:	609a      	str	r2, [r3, #8]
  403da6:	463e      	mov	r6, r7
  403da8:	4674      	mov	r4, lr
  403daa:	46d0      	mov	r8, sl
  403dac:	e733      	b.n	403c16 <_realloc_r+0x122>
  403dae:	eb08 0105 	add.w	r1, r8, r5
  403db2:	ebc5 0b0b 	rsb	fp, r5, fp
  403db6:	f04b 0201 	orr.w	r2, fp, #1
  403dba:	6099      	str	r1, [r3, #8]
  403dbc:	604a      	str	r2, [r1, #4]
  403dbe:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403dc2:	f003 0301 	and.w	r3, r3, #1
  403dc6:	431d      	orrs	r5, r3
  403dc8:	4648      	mov	r0, r9
  403dca:	f846 5c04 	str.w	r5, [r6, #-4]
  403dce:	f7ff fe8f 	bl	403af0 <__malloc_unlock>
  403dd2:	4630      	mov	r0, r6
  403dd4:	e732      	b.n	403c3c <_realloc_r+0x148>
  403dd6:	4631      	mov	r1, r6
  403dd8:	f7ff fe24 	bl	403a24 <memmove>
  403ddc:	e6d5      	b.n	403b8a <_realloc_r+0x96>
  403dde:	68b3      	ldr	r3, [r6, #8]
  403de0:	6083      	str	r3, [r0, #8]
  403de2:	68f3      	ldr	r3, [r6, #12]
  403de4:	60c3      	str	r3, [r0, #12]
  403de6:	2a24      	cmp	r2, #36	; 0x24
  403de8:	d028      	beq.n	403e3c <_realloc_r+0x348>
  403dea:	f100 0310 	add.w	r3, r0, #16
  403dee:	f106 0210 	add.w	r2, r6, #16
  403df2:	e6c4      	b.n	403b7e <_realloc_r+0x8a>
  403df4:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403df8:	f023 0303 	bic.w	r3, r3, #3
  403dfc:	441c      	add	r4, r3
  403dfe:	e70a      	b.n	403c16 <_realloc_r+0x122>
  403e00:	4631      	mov	r1, r6
  403e02:	4638      	mov	r0, r7
  403e04:	4674      	mov	r4, lr
  403e06:	46d0      	mov	r8, sl
  403e08:	f7ff fe0c 	bl	403a24 <memmove>
  403e0c:	463e      	mov	r6, r7
  403e0e:	e702      	b.n	403c16 <_realloc_r+0x122>
  403e10:	463a      	mov	r2, r7
  403e12:	e6f7      	b.n	403c04 <_realloc_r+0x110>
  403e14:	4631      	mov	r1, r6
  403e16:	4638      	mov	r0, r7
  403e18:	461c      	mov	r4, r3
  403e1a:	46d0      	mov	r8, sl
  403e1c:	f7ff fe02 	bl	403a24 <memmove>
  403e20:	463e      	mov	r6, r7
  403e22:	e6f8      	b.n	403c16 <_realloc_r+0x122>
  403e24:	68b3      	ldr	r3, [r6, #8]
  403e26:	f8ca 3010 	str.w	r3, [sl, #16]
  403e2a:	68f3      	ldr	r3, [r6, #12]
  403e2c:	f8ca 3014 	str.w	r3, [sl, #20]
  403e30:	2a24      	cmp	r2, #36	; 0x24
  403e32:	d01b      	beq.n	403e6c <_realloc_r+0x378>
  403e34:	3610      	adds	r6, #16
  403e36:	f10a 0318 	add.w	r3, sl, #24
  403e3a:	e7ae      	b.n	403d9a <_realloc_r+0x2a6>
  403e3c:	6933      	ldr	r3, [r6, #16]
  403e3e:	6103      	str	r3, [r0, #16]
  403e40:	6973      	ldr	r3, [r6, #20]
  403e42:	6143      	str	r3, [r0, #20]
  403e44:	f106 0218 	add.w	r2, r6, #24
  403e48:	f100 0318 	add.w	r3, r0, #24
  403e4c:	e697      	b.n	403b7e <_realloc_r+0x8a>
  403e4e:	bf00      	nop
  403e50:	20400458 	.word	0x20400458
  403e54:	68b1      	ldr	r1, [r6, #8]
  403e56:	f8ca 1010 	str.w	r1, [sl, #16]
  403e5a:	68f1      	ldr	r1, [r6, #12]
  403e5c:	f8ca 1014 	str.w	r1, [sl, #20]
  403e60:	2a24      	cmp	r2, #36	; 0x24
  403e62:	d00f      	beq.n	403e84 <_realloc_r+0x390>
  403e64:	3610      	adds	r6, #16
  403e66:	f10a 0218 	add.w	r2, sl, #24
  403e6a:	e6cb      	b.n	403c04 <_realloc_r+0x110>
  403e6c:	6933      	ldr	r3, [r6, #16]
  403e6e:	f8ca 3018 	str.w	r3, [sl, #24]
  403e72:	6973      	ldr	r3, [r6, #20]
  403e74:	f8ca 301c 	str.w	r3, [sl, #28]
  403e78:	3618      	adds	r6, #24
  403e7a:	f10a 0320 	add.w	r3, sl, #32
  403e7e:	e78c      	b.n	403d9a <_realloc_r+0x2a6>
  403e80:	463a      	mov	r2, r7
  403e82:	e764      	b.n	403d4e <_realloc_r+0x25a>
  403e84:	6932      	ldr	r2, [r6, #16]
  403e86:	f8ca 2018 	str.w	r2, [sl, #24]
  403e8a:	6972      	ldr	r2, [r6, #20]
  403e8c:	f8ca 201c 	str.w	r2, [sl, #28]
  403e90:	3618      	adds	r6, #24
  403e92:	f10a 0220 	add.w	r2, sl, #32
  403e96:	e6b5      	b.n	403c04 <_realloc_r+0x110>
  403e98:	4631      	mov	r1, r6
  403e9a:	4638      	mov	r0, r7
  403e9c:	9301      	str	r3, [sp, #4]
  403e9e:	f7ff fdc1 	bl	403a24 <memmove>
  403ea2:	9b01      	ldr	r3, [sp, #4]
  403ea4:	e759      	b.n	403d5a <_realloc_r+0x266>
  403ea6:	68b1      	ldr	r1, [r6, #8]
  403ea8:	f8ca 1010 	str.w	r1, [sl, #16]
  403eac:	68f1      	ldr	r1, [r6, #12]
  403eae:	f8ca 1014 	str.w	r1, [sl, #20]
  403eb2:	2a24      	cmp	r2, #36	; 0x24
  403eb4:	d003      	beq.n	403ebe <_realloc_r+0x3ca>
  403eb6:	3610      	adds	r6, #16
  403eb8:	f10a 0218 	add.w	r2, sl, #24
  403ebc:	e747      	b.n	403d4e <_realloc_r+0x25a>
  403ebe:	6932      	ldr	r2, [r6, #16]
  403ec0:	f8ca 2018 	str.w	r2, [sl, #24]
  403ec4:	6972      	ldr	r2, [r6, #20]
  403ec6:	f8ca 201c 	str.w	r2, [sl, #28]
  403eca:	3618      	adds	r6, #24
  403ecc:	f10a 0220 	add.w	r2, sl, #32
  403ed0:	e73d      	b.n	403d4e <_realloc_r+0x25a>
  403ed2:	bf00      	nop

00403ed4 <_sbrk_r>:
  403ed4:	b538      	push	{r3, r4, r5, lr}
  403ed6:	4c07      	ldr	r4, [pc, #28]	; (403ef4 <_sbrk_r+0x20>)
  403ed8:	2300      	movs	r3, #0
  403eda:	4605      	mov	r5, r0
  403edc:	4608      	mov	r0, r1
  403ede:	6023      	str	r3, [r4, #0]
  403ee0:	f7fd fad6 	bl	401490 <_sbrk>
  403ee4:	1c43      	adds	r3, r0, #1
  403ee6:	d000      	beq.n	403eea <_sbrk_r+0x16>
  403ee8:	bd38      	pop	{r3, r4, r5, pc}
  403eea:	6823      	ldr	r3, [r4, #0]
  403eec:	2b00      	cmp	r3, #0
  403eee:	d0fb      	beq.n	403ee8 <_sbrk_r+0x14>
  403ef0:	602b      	str	r3, [r5, #0]
  403ef2:	bd38      	pop	{r3, r4, r5, pc}
  403ef4:	204009d0 	.word	0x204009d0

00403ef8 <__sread>:
  403ef8:	b510      	push	{r4, lr}
  403efa:	460c      	mov	r4, r1
  403efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403f00:	f000 f9c4 	bl	40428c <_read_r>
  403f04:	2800      	cmp	r0, #0
  403f06:	db03      	blt.n	403f10 <__sread+0x18>
  403f08:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403f0a:	4403      	add	r3, r0
  403f0c:	6523      	str	r3, [r4, #80]	; 0x50
  403f0e:	bd10      	pop	{r4, pc}
  403f10:	89a3      	ldrh	r3, [r4, #12]
  403f12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403f16:	81a3      	strh	r3, [r4, #12]
  403f18:	bd10      	pop	{r4, pc}
  403f1a:	bf00      	nop

00403f1c <__swrite>:
  403f1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403f20:	4616      	mov	r6, r2
  403f22:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403f26:	461f      	mov	r7, r3
  403f28:	05d3      	lsls	r3, r2, #23
  403f2a:	460c      	mov	r4, r1
  403f2c:	4605      	mov	r5, r0
  403f2e:	d507      	bpl.n	403f40 <__swrite+0x24>
  403f30:	2200      	movs	r2, #0
  403f32:	2302      	movs	r3, #2
  403f34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403f38:	f000 f992 	bl	404260 <_lseek_r>
  403f3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403f40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403f44:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403f48:	81a2      	strh	r2, [r4, #12]
  403f4a:	463b      	mov	r3, r7
  403f4c:	4632      	mov	r2, r6
  403f4e:	4628      	mov	r0, r5
  403f50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403f54:	f000 b8a2 	b.w	40409c <_write_r>

00403f58 <__sseek>:
  403f58:	b510      	push	{r4, lr}
  403f5a:	460c      	mov	r4, r1
  403f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403f60:	f000 f97e 	bl	404260 <_lseek_r>
  403f64:	89a3      	ldrh	r3, [r4, #12]
  403f66:	1c42      	adds	r2, r0, #1
  403f68:	bf0e      	itee	eq
  403f6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403f6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403f72:	6520      	strne	r0, [r4, #80]	; 0x50
  403f74:	81a3      	strh	r3, [r4, #12]
  403f76:	bd10      	pop	{r4, pc}

00403f78 <__sclose>:
  403f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403f7c:	f000 b8f6 	b.w	40416c <_close_r>

00403f80 <__swbuf_r>:
  403f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403f82:	460e      	mov	r6, r1
  403f84:	4614      	mov	r4, r2
  403f86:	4607      	mov	r7, r0
  403f88:	b110      	cbz	r0, 403f90 <__swbuf_r+0x10>
  403f8a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403f8c:	2b00      	cmp	r3, #0
  403f8e:	d04a      	beq.n	404026 <__swbuf_r+0xa6>
  403f90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403f94:	69a3      	ldr	r3, [r4, #24]
  403f96:	60a3      	str	r3, [r4, #8]
  403f98:	b291      	uxth	r1, r2
  403f9a:	0708      	lsls	r0, r1, #28
  403f9c:	d538      	bpl.n	404010 <__swbuf_r+0x90>
  403f9e:	6923      	ldr	r3, [r4, #16]
  403fa0:	2b00      	cmp	r3, #0
  403fa2:	d035      	beq.n	404010 <__swbuf_r+0x90>
  403fa4:	0489      	lsls	r1, r1, #18
  403fa6:	b2f5      	uxtb	r5, r6
  403fa8:	d515      	bpl.n	403fd6 <__swbuf_r+0x56>
  403faa:	6822      	ldr	r2, [r4, #0]
  403fac:	6961      	ldr	r1, [r4, #20]
  403fae:	1ad3      	subs	r3, r2, r3
  403fb0:	428b      	cmp	r3, r1
  403fb2:	da1c      	bge.n	403fee <__swbuf_r+0x6e>
  403fb4:	3301      	adds	r3, #1
  403fb6:	68a1      	ldr	r1, [r4, #8]
  403fb8:	1c50      	adds	r0, r2, #1
  403fba:	3901      	subs	r1, #1
  403fbc:	60a1      	str	r1, [r4, #8]
  403fbe:	6020      	str	r0, [r4, #0]
  403fc0:	7016      	strb	r6, [r2, #0]
  403fc2:	6962      	ldr	r2, [r4, #20]
  403fc4:	429a      	cmp	r2, r3
  403fc6:	d01a      	beq.n	403ffe <__swbuf_r+0x7e>
  403fc8:	89a3      	ldrh	r3, [r4, #12]
  403fca:	07db      	lsls	r3, r3, #31
  403fcc:	d501      	bpl.n	403fd2 <__swbuf_r+0x52>
  403fce:	2d0a      	cmp	r5, #10
  403fd0:	d015      	beq.n	403ffe <__swbuf_r+0x7e>
  403fd2:	4628      	mov	r0, r5
  403fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403fd6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403fd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403fdc:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403fe0:	81a2      	strh	r2, [r4, #12]
  403fe2:	6822      	ldr	r2, [r4, #0]
  403fe4:	6661      	str	r1, [r4, #100]	; 0x64
  403fe6:	6961      	ldr	r1, [r4, #20]
  403fe8:	1ad3      	subs	r3, r2, r3
  403fea:	428b      	cmp	r3, r1
  403fec:	dbe2      	blt.n	403fb4 <__swbuf_r+0x34>
  403fee:	4621      	mov	r1, r4
  403ff0:	4638      	mov	r0, r7
  403ff2:	f7fe fcfb 	bl	4029ec <_fflush_r>
  403ff6:	b940      	cbnz	r0, 40400a <__swbuf_r+0x8a>
  403ff8:	6822      	ldr	r2, [r4, #0]
  403ffa:	2301      	movs	r3, #1
  403ffc:	e7db      	b.n	403fb6 <__swbuf_r+0x36>
  403ffe:	4621      	mov	r1, r4
  404000:	4638      	mov	r0, r7
  404002:	f7fe fcf3 	bl	4029ec <_fflush_r>
  404006:	2800      	cmp	r0, #0
  404008:	d0e3      	beq.n	403fd2 <__swbuf_r+0x52>
  40400a:	f04f 30ff 	mov.w	r0, #4294967295
  40400e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404010:	4621      	mov	r1, r4
  404012:	4638      	mov	r0, r7
  404014:	f7fe fbd2 	bl	4027bc <__swsetup_r>
  404018:	2800      	cmp	r0, #0
  40401a:	d1f6      	bne.n	40400a <__swbuf_r+0x8a>
  40401c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404020:	6923      	ldr	r3, [r4, #16]
  404022:	b291      	uxth	r1, r2
  404024:	e7be      	b.n	403fa4 <__swbuf_r+0x24>
  404026:	f7fe fd75 	bl	402b14 <__sinit>
  40402a:	e7b1      	b.n	403f90 <__swbuf_r+0x10>

0040402c <_wcrtomb_r>:
  40402c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404030:	4605      	mov	r5, r0
  404032:	b086      	sub	sp, #24
  404034:	461e      	mov	r6, r3
  404036:	460c      	mov	r4, r1
  404038:	b1a1      	cbz	r1, 404064 <_wcrtomb_r+0x38>
  40403a:	4b10      	ldr	r3, [pc, #64]	; (40407c <_wcrtomb_r+0x50>)
  40403c:	4617      	mov	r7, r2
  40403e:	f8d3 8000 	ldr.w	r8, [r3]
  404042:	f7ff f8c5 	bl	4031d0 <__locale_charset>
  404046:	9600      	str	r6, [sp, #0]
  404048:	4603      	mov	r3, r0
  40404a:	463a      	mov	r2, r7
  40404c:	4621      	mov	r1, r4
  40404e:	4628      	mov	r0, r5
  404050:	47c0      	blx	r8
  404052:	1c43      	adds	r3, r0, #1
  404054:	d103      	bne.n	40405e <_wcrtomb_r+0x32>
  404056:	2200      	movs	r2, #0
  404058:	238a      	movs	r3, #138	; 0x8a
  40405a:	6032      	str	r2, [r6, #0]
  40405c:	602b      	str	r3, [r5, #0]
  40405e:	b006      	add	sp, #24
  404060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404064:	4b05      	ldr	r3, [pc, #20]	; (40407c <_wcrtomb_r+0x50>)
  404066:	681f      	ldr	r7, [r3, #0]
  404068:	f7ff f8b2 	bl	4031d0 <__locale_charset>
  40406c:	9600      	str	r6, [sp, #0]
  40406e:	4603      	mov	r3, r0
  404070:	4622      	mov	r2, r4
  404072:	a903      	add	r1, sp, #12
  404074:	4628      	mov	r0, r5
  404076:	47b8      	blx	r7
  404078:	e7eb      	b.n	404052 <_wcrtomb_r+0x26>
  40407a:	bf00      	nop
  40407c:	20400868 	.word	0x20400868

00404080 <__ascii_wctomb>:
  404080:	b121      	cbz	r1, 40408c <__ascii_wctomb+0xc>
  404082:	2aff      	cmp	r2, #255	; 0xff
  404084:	d804      	bhi.n	404090 <__ascii_wctomb+0x10>
  404086:	700a      	strb	r2, [r1, #0]
  404088:	2001      	movs	r0, #1
  40408a:	4770      	bx	lr
  40408c:	4608      	mov	r0, r1
  40408e:	4770      	bx	lr
  404090:	238a      	movs	r3, #138	; 0x8a
  404092:	6003      	str	r3, [r0, #0]
  404094:	f04f 30ff 	mov.w	r0, #4294967295
  404098:	4770      	bx	lr
  40409a:	bf00      	nop

0040409c <_write_r>:
  40409c:	b570      	push	{r4, r5, r6, lr}
  40409e:	460d      	mov	r5, r1
  4040a0:	4c08      	ldr	r4, [pc, #32]	; (4040c4 <_write_r+0x28>)
  4040a2:	4611      	mov	r1, r2
  4040a4:	4606      	mov	r6, r0
  4040a6:	461a      	mov	r2, r3
  4040a8:	4628      	mov	r0, r5
  4040aa:	2300      	movs	r3, #0
  4040ac:	6023      	str	r3, [r4, #0]
  4040ae:	f7fc fc8d 	bl	4009cc <_write>
  4040b2:	1c43      	adds	r3, r0, #1
  4040b4:	d000      	beq.n	4040b8 <_write_r+0x1c>
  4040b6:	bd70      	pop	{r4, r5, r6, pc}
  4040b8:	6823      	ldr	r3, [r4, #0]
  4040ba:	2b00      	cmp	r3, #0
  4040bc:	d0fb      	beq.n	4040b6 <_write_r+0x1a>
  4040be:	6033      	str	r3, [r6, #0]
  4040c0:	bd70      	pop	{r4, r5, r6, pc}
  4040c2:	bf00      	nop
  4040c4:	204009d0 	.word	0x204009d0

004040c8 <__register_exitproc>:
  4040c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4040cc:	4c25      	ldr	r4, [pc, #148]	; (404164 <__register_exitproc+0x9c>)
  4040ce:	6825      	ldr	r5, [r4, #0]
  4040d0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4040d4:	4606      	mov	r6, r0
  4040d6:	4688      	mov	r8, r1
  4040d8:	4692      	mov	sl, r2
  4040da:	4699      	mov	r9, r3
  4040dc:	b3c4      	cbz	r4, 404150 <__register_exitproc+0x88>
  4040de:	6860      	ldr	r0, [r4, #4]
  4040e0:	281f      	cmp	r0, #31
  4040e2:	dc17      	bgt.n	404114 <__register_exitproc+0x4c>
  4040e4:	1c43      	adds	r3, r0, #1
  4040e6:	b176      	cbz	r6, 404106 <__register_exitproc+0x3e>
  4040e8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4040ec:	2201      	movs	r2, #1
  4040ee:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4040f2:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4040f6:	4082      	lsls	r2, r0
  4040f8:	4311      	orrs	r1, r2
  4040fa:	2e02      	cmp	r6, #2
  4040fc:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404100:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404104:	d01e      	beq.n	404144 <__register_exitproc+0x7c>
  404106:	3002      	adds	r0, #2
  404108:	6063      	str	r3, [r4, #4]
  40410a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40410e:	2000      	movs	r0, #0
  404110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404114:	4b14      	ldr	r3, [pc, #80]	; (404168 <__register_exitproc+0xa0>)
  404116:	b303      	cbz	r3, 40415a <__register_exitproc+0x92>
  404118:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40411c:	f7ff f8d6 	bl	4032cc <malloc>
  404120:	4604      	mov	r4, r0
  404122:	b1d0      	cbz	r0, 40415a <__register_exitproc+0x92>
  404124:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404128:	2700      	movs	r7, #0
  40412a:	e880 0088 	stmia.w	r0, {r3, r7}
  40412e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404132:	4638      	mov	r0, r7
  404134:	2301      	movs	r3, #1
  404136:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40413a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40413e:	2e00      	cmp	r6, #0
  404140:	d0e1      	beq.n	404106 <__register_exitproc+0x3e>
  404142:	e7d1      	b.n	4040e8 <__register_exitproc+0x20>
  404144:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404148:	430a      	orrs	r2, r1
  40414a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40414e:	e7da      	b.n	404106 <__register_exitproc+0x3e>
  404150:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404154:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404158:	e7c1      	b.n	4040de <__register_exitproc+0x16>
  40415a:	f04f 30ff 	mov.w	r0, #4294967295
  40415e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404162:	bf00      	nop
  404164:	00404668 	.word	0x00404668
  404168:	004032cd 	.word	0x004032cd

0040416c <_close_r>:
  40416c:	b538      	push	{r3, r4, r5, lr}
  40416e:	4c07      	ldr	r4, [pc, #28]	; (40418c <_close_r+0x20>)
  404170:	2300      	movs	r3, #0
  404172:	4605      	mov	r5, r0
  404174:	4608      	mov	r0, r1
  404176:	6023      	str	r3, [r4, #0]
  404178:	f7fd f9a4 	bl	4014c4 <_close>
  40417c:	1c43      	adds	r3, r0, #1
  40417e:	d000      	beq.n	404182 <_close_r+0x16>
  404180:	bd38      	pop	{r3, r4, r5, pc}
  404182:	6823      	ldr	r3, [r4, #0]
  404184:	2b00      	cmp	r3, #0
  404186:	d0fb      	beq.n	404180 <_close_r+0x14>
  404188:	602b      	str	r3, [r5, #0]
  40418a:	bd38      	pop	{r3, r4, r5, pc}
  40418c:	204009d0 	.word	0x204009d0

00404190 <_fclose_r>:
  404190:	2900      	cmp	r1, #0
  404192:	d03d      	beq.n	404210 <_fclose_r+0x80>
  404194:	b570      	push	{r4, r5, r6, lr}
  404196:	4605      	mov	r5, r0
  404198:	460c      	mov	r4, r1
  40419a:	b108      	cbz	r0, 4041a0 <_fclose_r+0x10>
  40419c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40419e:	b37b      	cbz	r3, 404200 <_fclose_r+0x70>
  4041a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4041a4:	b90b      	cbnz	r3, 4041aa <_fclose_r+0x1a>
  4041a6:	2000      	movs	r0, #0
  4041a8:	bd70      	pop	{r4, r5, r6, pc}
  4041aa:	4621      	mov	r1, r4
  4041ac:	4628      	mov	r0, r5
  4041ae:	f7fe fb79 	bl	4028a4 <__sflush_r>
  4041b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4041b4:	4606      	mov	r6, r0
  4041b6:	b133      	cbz	r3, 4041c6 <_fclose_r+0x36>
  4041b8:	69e1      	ldr	r1, [r4, #28]
  4041ba:	4628      	mov	r0, r5
  4041bc:	4798      	blx	r3
  4041be:	2800      	cmp	r0, #0
  4041c0:	bfb8      	it	lt
  4041c2:	f04f 36ff 	movlt.w	r6, #4294967295
  4041c6:	89a3      	ldrh	r3, [r4, #12]
  4041c8:	061b      	lsls	r3, r3, #24
  4041ca:	d41c      	bmi.n	404206 <_fclose_r+0x76>
  4041cc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4041ce:	b141      	cbz	r1, 4041e2 <_fclose_r+0x52>
  4041d0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4041d4:	4299      	cmp	r1, r3
  4041d6:	d002      	beq.n	4041de <_fclose_r+0x4e>
  4041d8:	4628      	mov	r0, r5
  4041da:	f7fe fd65 	bl	402ca8 <_free_r>
  4041de:	2300      	movs	r3, #0
  4041e0:	6323      	str	r3, [r4, #48]	; 0x30
  4041e2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4041e4:	b121      	cbz	r1, 4041f0 <_fclose_r+0x60>
  4041e6:	4628      	mov	r0, r5
  4041e8:	f7fe fd5e 	bl	402ca8 <_free_r>
  4041ec:	2300      	movs	r3, #0
  4041ee:	6463      	str	r3, [r4, #68]	; 0x44
  4041f0:	f7fe fc96 	bl	402b20 <__sfp_lock_acquire>
  4041f4:	2300      	movs	r3, #0
  4041f6:	81a3      	strh	r3, [r4, #12]
  4041f8:	f7fe fc94 	bl	402b24 <__sfp_lock_release>
  4041fc:	4630      	mov	r0, r6
  4041fe:	bd70      	pop	{r4, r5, r6, pc}
  404200:	f7fe fc88 	bl	402b14 <__sinit>
  404204:	e7cc      	b.n	4041a0 <_fclose_r+0x10>
  404206:	6921      	ldr	r1, [r4, #16]
  404208:	4628      	mov	r0, r5
  40420a:	f7fe fd4d 	bl	402ca8 <_free_r>
  40420e:	e7dd      	b.n	4041cc <_fclose_r+0x3c>
  404210:	2000      	movs	r0, #0
  404212:	4770      	bx	lr

00404214 <_fstat_r>:
  404214:	b538      	push	{r3, r4, r5, lr}
  404216:	460b      	mov	r3, r1
  404218:	4c07      	ldr	r4, [pc, #28]	; (404238 <_fstat_r+0x24>)
  40421a:	4605      	mov	r5, r0
  40421c:	4611      	mov	r1, r2
  40421e:	4618      	mov	r0, r3
  404220:	2300      	movs	r3, #0
  404222:	6023      	str	r3, [r4, #0]
  404224:	f7fd f952 	bl	4014cc <_fstat>
  404228:	1c43      	adds	r3, r0, #1
  40422a:	d000      	beq.n	40422e <_fstat_r+0x1a>
  40422c:	bd38      	pop	{r3, r4, r5, pc}
  40422e:	6823      	ldr	r3, [r4, #0]
  404230:	2b00      	cmp	r3, #0
  404232:	d0fb      	beq.n	40422c <_fstat_r+0x18>
  404234:	602b      	str	r3, [r5, #0]
  404236:	bd38      	pop	{r3, r4, r5, pc}
  404238:	204009d0 	.word	0x204009d0

0040423c <_isatty_r>:
  40423c:	b538      	push	{r3, r4, r5, lr}
  40423e:	4c07      	ldr	r4, [pc, #28]	; (40425c <_isatty_r+0x20>)
  404240:	2300      	movs	r3, #0
  404242:	4605      	mov	r5, r0
  404244:	4608      	mov	r0, r1
  404246:	6023      	str	r3, [r4, #0]
  404248:	f7fd f946 	bl	4014d8 <_isatty>
  40424c:	1c43      	adds	r3, r0, #1
  40424e:	d000      	beq.n	404252 <_isatty_r+0x16>
  404250:	bd38      	pop	{r3, r4, r5, pc}
  404252:	6823      	ldr	r3, [r4, #0]
  404254:	2b00      	cmp	r3, #0
  404256:	d0fb      	beq.n	404250 <_isatty_r+0x14>
  404258:	602b      	str	r3, [r5, #0]
  40425a:	bd38      	pop	{r3, r4, r5, pc}
  40425c:	204009d0 	.word	0x204009d0

00404260 <_lseek_r>:
  404260:	b570      	push	{r4, r5, r6, lr}
  404262:	460d      	mov	r5, r1
  404264:	4c08      	ldr	r4, [pc, #32]	; (404288 <_lseek_r+0x28>)
  404266:	4611      	mov	r1, r2
  404268:	4606      	mov	r6, r0
  40426a:	461a      	mov	r2, r3
  40426c:	4628      	mov	r0, r5
  40426e:	2300      	movs	r3, #0
  404270:	6023      	str	r3, [r4, #0]
  404272:	f7fd f933 	bl	4014dc <_lseek>
  404276:	1c43      	adds	r3, r0, #1
  404278:	d000      	beq.n	40427c <_lseek_r+0x1c>
  40427a:	bd70      	pop	{r4, r5, r6, pc}
  40427c:	6823      	ldr	r3, [r4, #0]
  40427e:	2b00      	cmp	r3, #0
  404280:	d0fb      	beq.n	40427a <_lseek_r+0x1a>
  404282:	6033      	str	r3, [r6, #0]
  404284:	bd70      	pop	{r4, r5, r6, pc}
  404286:	bf00      	nop
  404288:	204009d0 	.word	0x204009d0

0040428c <_read_r>:
  40428c:	b570      	push	{r4, r5, r6, lr}
  40428e:	460d      	mov	r5, r1
  404290:	4c08      	ldr	r4, [pc, #32]	; (4042b4 <_read_r+0x28>)
  404292:	4611      	mov	r1, r2
  404294:	4606      	mov	r6, r0
  404296:	461a      	mov	r2, r3
  404298:	4628      	mov	r0, r5
  40429a:	2300      	movs	r3, #0
  40429c:	6023      	str	r3, [r4, #0]
  40429e:	f7fc fb77 	bl	400990 <_read>
  4042a2:	1c43      	adds	r3, r0, #1
  4042a4:	d000      	beq.n	4042a8 <_read_r+0x1c>
  4042a6:	bd70      	pop	{r4, r5, r6, pc}
  4042a8:	6823      	ldr	r3, [r4, #0]
  4042aa:	2b00      	cmp	r3, #0
  4042ac:	d0fb      	beq.n	4042a6 <_read_r+0x1a>
  4042ae:	6033      	str	r3, [r6, #0]
  4042b0:	bd70      	pop	{r4, r5, r6, pc}
  4042b2:	bf00      	nop
  4042b4:	204009d0 	.word	0x204009d0

004042b8 <__aeabi_uldivmod>:
  4042b8:	b953      	cbnz	r3, 4042d0 <__aeabi_uldivmod+0x18>
  4042ba:	b94a      	cbnz	r2, 4042d0 <__aeabi_uldivmod+0x18>
  4042bc:	2900      	cmp	r1, #0
  4042be:	bf08      	it	eq
  4042c0:	2800      	cmpeq	r0, #0
  4042c2:	bf1c      	itt	ne
  4042c4:	f04f 31ff 	movne.w	r1, #4294967295
  4042c8:	f04f 30ff 	movne.w	r0, #4294967295
  4042cc:	f000 b97e 	b.w	4045cc <__aeabi_idiv0>
  4042d0:	f1ad 0c08 	sub.w	ip, sp, #8
  4042d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4042d8:	f000 f806 	bl	4042e8 <__udivmoddi4>
  4042dc:	f8dd e004 	ldr.w	lr, [sp, #4]
  4042e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4042e4:	b004      	add	sp, #16
  4042e6:	4770      	bx	lr

004042e8 <__udivmoddi4>:
  4042e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4042ec:	468c      	mov	ip, r1
  4042ee:	460e      	mov	r6, r1
  4042f0:	4604      	mov	r4, r0
  4042f2:	9d08      	ldr	r5, [sp, #32]
  4042f4:	2b00      	cmp	r3, #0
  4042f6:	d150      	bne.n	40439a <__udivmoddi4+0xb2>
  4042f8:	428a      	cmp	r2, r1
  4042fa:	4617      	mov	r7, r2
  4042fc:	d96c      	bls.n	4043d8 <__udivmoddi4+0xf0>
  4042fe:	fab2 fe82 	clz	lr, r2
  404302:	f1be 0f00 	cmp.w	lr, #0
  404306:	d00b      	beq.n	404320 <__udivmoddi4+0x38>
  404308:	f1ce 0420 	rsb	r4, lr, #32
  40430c:	fa20 f404 	lsr.w	r4, r0, r4
  404310:	fa01 f60e 	lsl.w	r6, r1, lr
  404314:	ea44 0c06 	orr.w	ip, r4, r6
  404318:	fa02 f70e 	lsl.w	r7, r2, lr
  40431c:	fa00 f40e 	lsl.w	r4, r0, lr
  404320:	ea4f 4917 	mov.w	r9, r7, lsr #16
  404324:	0c22      	lsrs	r2, r4, #16
  404326:	fbbc f0f9 	udiv	r0, ip, r9
  40432a:	fa1f f887 	uxth.w	r8, r7
  40432e:	fb09 c610 	mls	r6, r9, r0, ip
  404332:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404336:	fb00 f308 	mul.w	r3, r0, r8
  40433a:	42b3      	cmp	r3, r6
  40433c:	d909      	bls.n	404352 <__udivmoddi4+0x6a>
  40433e:	19f6      	adds	r6, r6, r7
  404340:	f100 32ff 	add.w	r2, r0, #4294967295
  404344:	f080 8122 	bcs.w	40458c <__udivmoddi4+0x2a4>
  404348:	42b3      	cmp	r3, r6
  40434a:	f240 811f 	bls.w	40458c <__udivmoddi4+0x2a4>
  40434e:	3802      	subs	r0, #2
  404350:	443e      	add	r6, r7
  404352:	1af6      	subs	r6, r6, r3
  404354:	b2a2      	uxth	r2, r4
  404356:	fbb6 f3f9 	udiv	r3, r6, r9
  40435a:	fb09 6613 	mls	r6, r9, r3, r6
  40435e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  404362:	fb03 f808 	mul.w	r8, r3, r8
  404366:	45a0      	cmp	r8, r4
  404368:	d909      	bls.n	40437e <__udivmoddi4+0x96>
  40436a:	19e4      	adds	r4, r4, r7
  40436c:	f103 32ff 	add.w	r2, r3, #4294967295
  404370:	f080 810a 	bcs.w	404588 <__udivmoddi4+0x2a0>
  404374:	45a0      	cmp	r8, r4
  404376:	f240 8107 	bls.w	404588 <__udivmoddi4+0x2a0>
  40437a:	3b02      	subs	r3, #2
  40437c:	443c      	add	r4, r7
  40437e:	ebc8 0404 	rsb	r4, r8, r4
  404382:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404386:	2100      	movs	r1, #0
  404388:	2d00      	cmp	r5, #0
  40438a:	d062      	beq.n	404452 <__udivmoddi4+0x16a>
  40438c:	fa24 f40e 	lsr.w	r4, r4, lr
  404390:	2300      	movs	r3, #0
  404392:	602c      	str	r4, [r5, #0]
  404394:	606b      	str	r3, [r5, #4]
  404396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40439a:	428b      	cmp	r3, r1
  40439c:	d907      	bls.n	4043ae <__udivmoddi4+0xc6>
  40439e:	2d00      	cmp	r5, #0
  4043a0:	d055      	beq.n	40444e <__udivmoddi4+0x166>
  4043a2:	2100      	movs	r1, #0
  4043a4:	e885 0041 	stmia.w	r5, {r0, r6}
  4043a8:	4608      	mov	r0, r1
  4043aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4043ae:	fab3 f183 	clz	r1, r3
  4043b2:	2900      	cmp	r1, #0
  4043b4:	f040 8090 	bne.w	4044d8 <__udivmoddi4+0x1f0>
  4043b8:	42b3      	cmp	r3, r6
  4043ba:	d302      	bcc.n	4043c2 <__udivmoddi4+0xda>
  4043bc:	4282      	cmp	r2, r0
  4043be:	f200 80f8 	bhi.w	4045b2 <__udivmoddi4+0x2ca>
  4043c2:	1a84      	subs	r4, r0, r2
  4043c4:	eb66 0603 	sbc.w	r6, r6, r3
  4043c8:	2001      	movs	r0, #1
  4043ca:	46b4      	mov	ip, r6
  4043cc:	2d00      	cmp	r5, #0
  4043ce:	d040      	beq.n	404452 <__udivmoddi4+0x16a>
  4043d0:	e885 1010 	stmia.w	r5, {r4, ip}
  4043d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4043d8:	b912      	cbnz	r2, 4043e0 <__udivmoddi4+0xf8>
  4043da:	2701      	movs	r7, #1
  4043dc:	fbb7 f7f2 	udiv	r7, r7, r2
  4043e0:	fab7 fe87 	clz	lr, r7
  4043e4:	f1be 0f00 	cmp.w	lr, #0
  4043e8:	d135      	bne.n	404456 <__udivmoddi4+0x16e>
  4043ea:	1bf3      	subs	r3, r6, r7
  4043ec:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4043f0:	fa1f fc87 	uxth.w	ip, r7
  4043f4:	2101      	movs	r1, #1
  4043f6:	fbb3 f0f8 	udiv	r0, r3, r8
  4043fa:	0c22      	lsrs	r2, r4, #16
  4043fc:	fb08 3610 	mls	r6, r8, r0, r3
  404400:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404404:	fb0c f300 	mul.w	r3, ip, r0
  404408:	42b3      	cmp	r3, r6
  40440a:	d907      	bls.n	40441c <__udivmoddi4+0x134>
  40440c:	19f6      	adds	r6, r6, r7
  40440e:	f100 32ff 	add.w	r2, r0, #4294967295
  404412:	d202      	bcs.n	40441a <__udivmoddi4+0x132>
  404414:	42b3      	cmp	r3, r6
  404416:	f200 80ce 	bhi.w	4045b6 <__udivmoddi4+0x2ce>
  40441a:	4610      	mov	r0, r2
  40441c:	1af6      	subs	r6, r6, r3
  40441e:	b2a2      	uxth	r2, r4
  404420:	fbb6 f3f8 	udiv	r3, r6, r8
  404424:	fb08 6613 	mls	r6, r8, r3, r6
  404428:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40442c:	fb0c fc03 	mul.w	ip, ip, r3
  404430:	45a4      	cmp	ip, r4
  404432:	d907      	bls.n	404444 <__udivmoddi4+0x15c>
  404434:	19e4      	adds	r4, r4, r7
  404436:	f103 32ff 	add.w	r2, r3, #4294967295
  40443a:	d202      	bcs.n	404442 <__udivmoddi4+0x15a>
  40443c:	45a4      	cmp	ip, r4
  40443e:	f200 80b5 	bhi.w	4045ac <__udivmoddi4+0x2c4>
  404442:	4613      	mov	r3, r2
  404444:	ebcc 0404 	rsb	r4, ip, r4
  404448:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40444c:	e79c      	b.n	404388 <__udivmoddi4+0xa0>
  40444e:	4629      	mov	r1, r5
  404450:	4628      	mov	r0, r5
  404452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404456:	f1ce 0120 	rsb	r1, lr, #32
  40445a:	fa06 f30e 	lsl.w	r3, r6, lr
  40445e:	fa07 f70e 	lsl.w	r7, r7, lr
  404462:	fa20 f901 	lsr.w	r9, r0, r1
  404466:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40446a:	40ce      	lsrs	r6, r1
  40446c:	ea49 0903 	orr.w	r9, r9, r3
  404470:	fbb6 faf8 	udiv	sl, r6, r8
  404474:	ea4f 4419 	mov.w	r4, r9, lsr #16
  404478:	fb08 661a 	mls	r6, r8, sl, r6
  40447c:	fa1f fc87 	uxth.w	ip, r7
  404480:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  404484:	fb0a f20c 	mul.w	r2, sl, ip
  404488:	429a      	cmp	r2, r3
  40448a:	fa00 f40e 	lsl.w	r4, r0, lr
  40448e:	d90a      	bls.n	4044a6 <__udivmoddi4+0x1be>
  404490:	19db      	adds	r3, r3, r7
  404492:	f10a 31ff 	add.w	r1, sl, #4294967295
  404496:	f080 8087 	bcs.w	4045a8 <__udivmoddi4+0x2c0>
  40449a:	429a      	cmp	r2, r3
  40449c:	f240 8084 	bls.w	4045a8 <__udivmoddi4+0x2c0>
  4044a0:	f1aa 0a02 	sub.w	sl, sl, #2
  4044a4:	443b      	add	r3, r7
  4044a6:	1a9b      	subs	r3, r3, r2
  4044a8:	fa1f f989 	uxth.w	r9, r9
  4044ac:	fbb3 f1f8 	udiv	r1, r3, r8
  4044b0:	fb08 3311 	mls	r3, r8, r1, r3
  4044b4:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  4044b8:	fb01 f60c 	mul.w	r6, r1, ip
  4044bc:	429e      	cmp	r6, r3
  4044be:	d907      	bls.n	4044d0 <__udivmoddi4+0x1e8>
  4044c0:	19db      	adds	r3, r3, r7
  4044c2:	f101 32ff 	add.w	r2, r1, #4294967295
  4044c6:	d26b      	bcs.n	4045a0 <__udivmoddi4+0x2b8>
  4044c8:	429e      	cmp	r6, r3
  4044ca:	d969      	bls.n	4045a0 <__udivmoddi4+0x2b8>
  4044cc:	3902      	subs	r1, #2
  4044ce:	443b      	add	r3, r7
  4044d0:	1b9b      	subs	r3, r3, r6
  4044d2:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  4044d6:	e78e      	b.n	4043f6 <__udivmoddi4+0x10e>
  4044d8:	f1c1 0e20 	rsb	lr, r1, #32
  4044dc:	fa22 f40e 	lsr.w	r4, r2, lr
  4044e0:	408b      	lsls	r3, r1
  4044e2:	4323      	orrs	r3, r4
  4044e4:	fa20 f70e 	lsr.w	r7, r0, lr
  4044e8:	fa06 f401 	lsl.w	r4, r6, r1
  4044ec:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4044f0:	fa26 f60e 	lsr.w	r6, r6, lr
  4044f4:	433c      	orrs	r4, r7
  4044f6:	fbb6 f9fc 	udiv	r9, r6, ip
  4044fa:	0c27      	lsrs	r7, r4, #16
  4044fc:	fb0c 6619 	mls	r6, ip, r9, r6
  404500:	fa1f f883 	uxth.w	r8, r3
  404504:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  404508:	fb09 f708 	mul.w	r7, r9, r8
  40450c:	42b7      	cmp	r7, r6
  40450e:	fa02 f201 	lsl.w	r2, r2, r1
  404512:	fa00 fa01 	lsl.w	sl, r0, r1
  404516:	d908      	bls.n	40452a <__udivmoddi4+0x242>
  404518:	18f6      	adds	r6, r6, r3
  40451a:	f109 30ff 	add.w	r0, r9, #4294967295
  40451e:	d241      	bcs.n	4045a4 <__udivmoddi4+0x2bc>
  404520:	42b7      	cmp	r7, r6
  404522:	d93f      	bls.n	4045a4 <__udivmoddi4+0x2bc>
  404524:	f1a9 0902 	sub.w	r9, r9, #2
  404528:	441e      	add	r6, r3
  40452a:	1bf6      	subs	r6, r6, r7
  40452c:	b2a0      	uxth	r0, r4
  40452e:	fbb6 f4fc 	udiv	r4, r6, ip
  404532:	fb0c 6614 	mls	r6, ip, r4, r6
  404536:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  40453a:	fb04 f808 	mul.w	r8, r4, r8
  40453e:	45b8      	cmp	r8, r7
  404540:	d907      	bls.n	404552 <__udivmoddi4+0x26a>
  404542:	18ff      	adds	r7, r7, r3
  404544:	f104 30ff 	add.w	r0, r4, #4294967295
  404548:	d228      	bcs.n	40459c <__udivmoddi4+0x2b4>
  40454a:	45b8      	cmp	r8, r7
  40454c:	d926      	bls.n	40459c <__udivmoddi4+0x2b4>
  40454e:	3c02      	subs	r4, #2
  404550:	441f      	add	r7, r3
  404552:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  404556:	ebc8 0707 	rsb	r7, r8, r7
  40455a:	fba0 8902 	umull	r8, r9, r0, r2
  40455e:	454f      	cmp	r7, r9
  404560:	4644      	mov	r4, r8
  404562:	464e      	mov	r6, r9
  404564:	d314      	bcc.n	404590 <__udivmoddi4+0x2a8>
  404566:	d029      	beq.n	4045bc <__udivmoddi4+0x2d4>
  404568:	b365      	cbz	r5, 4045c4 <__udivmoddi4+0x2dc>
  40456a:	ebba 0304 	subs.w	r3, sl, r4
  40456e:	eb67 0706 	sbc.w	r7, r7, r6
  404572:	fa07 fe0e 	lsl.w	lr, r7, lr
  404576:	40cb      	lsrs	r3, r1
  404578:	40cf      	lsrs	r7, r1
  40457a:	ea4e 0303 	orr.w	r3, lr, r3
  40457e:	e885 0088 	stmia.w	r5, {r3, r7}
  404582:	2100      	movs	r1, #0
  404584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404588:	4613      	mov	r3, r2
  40458a:	e6f8      	b.n	40437e <__udivmoddi4+0x96>
  40458c:	4610      	mov	r0, r2
  40458e:	e6e0      	b.n	404352 <__udivmoddi4+0x6a>
  404590:	ebb8 0402 	subs.w	r4, r8, r2
  404594:	eb69 0603 	sbc.w	r6, r9, r3
  404598:	3801      	subs	r0, #1
  40459a:	e7e5      	b.n	404568 <__udivmoddi4+0x280>
  40459c:	4604      	mov	r4, r0
  40459e:	e7d8      	b.n	404552 <__udivmoddi4+0x26a>
  4045a0:	4611      	mov	r1, r2
  4045a2:	e795      	b.n	4044d0 <__udivmoddi4+0x1e8>
  4045a4:	4681      	mov	r9, r0
  4045a6:	e7c0      	b.n	40452a <__udivmoddi4+0x242>
  4045a8:	468a      	mov	sl, r1
  4045aa:	e77c      	b.n	4044a6 <__udivmoddi4+0x1be>
  4045ac:	3b02      	subs	r3, #2
  4045ae:	443c      	add	r4, r7
  4045b0:	e748      	b.n	404444 <__udivmoddi4+0x15c>
  4045b2:	4608      	mov	r0, r1
  4045b4:	e70a      	b.n	4043cc <__udivmoddi4+0xe4>
  4045b6:	3802      	subs	r0, #2
  4045b8:	443e      	add	r6, r7
  4045ba:	e72f      	b.n	40441c <__udivmoddi4+0x134>
  4045bc:	45c2      	cmp	sl, r8
  4045be:	d3e7      	bcc.n	404590 <__udivmoddi4+0x2a8>
  4045c0:	463e      	mov	r6, r7
  4045c2:	e7d1      	b.n	404568 <__udivmoddi4+0x280>
  4045c4:	4629      	mov	r1, r5
  4045c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4045ca:	bf00      	nop

004045cc <__aeabi_idiv0>:
  4045cc:	4770      	bx	lr
  4045ce:	bf00      	nop
  4045d0:	64323025 	.word	0x64323025
  4045d4:	3230252f 	.word	0x3230252f
  4045d8:	30252f64 	.word	0x30252f64
  4045dc:	2d206434 	.word	0x2d206434
  4045e0:	32302520 	.word	0x32302520
  4045e4:	30253a64 	.word	0x30253a64
  4045e8:	253a6432 	.word	0x253a6432
  4045ec:	20643230 	.word	0x20643230
  4045f0:	6554202d 	.word	0x6554202d
  4045f4:	3a20706d 	.word	0x3a20706d
  4045f8:	ba642520 	.word	0xba642520
  4045fc:	0a0d2043 	.word	0x0a0d2043
  404600:	00000000 	.word	0x00000000
  404604:	41202d2d 	.word	0x41202d2d
  404608:	20434546 	.word	0x20434546
  40460c:	706d6554 	.word	0x706d6554
  404610:	74617265 	.word	0x74617265
  404614:	20657275 	.word	0x20657275
  404618:	736e6553 	.word	0x736e6553
  40461c:	4520726f 	.word	0x4520726f
  404620:	706d6178 	.word	0x706d6178
  404624:	2d20656c 	.word	0x2d20656c
  404628:	2d0a0d2d 	.word	0x2d0a0d2d
  40462c:	4153202d 	.word	0x4153202d
  404630:	3037454d 	.word	0x3037454d
  404634:	4c50582d 	.word	0x4c50582d
  404638:	2d2d2044 	.word	0x2d2d2044
  40463c:	2d2d0a0d 	.word	0x2d2d0a0d
  404640:	6d6f4320 	.word	0x6d6f4320
  404644:	656c6970 	.word	0x656c6970
  404648:	41203a64 	.word	0x41203a64
  40464c:	31207270 	.word	0x31207270
  404650:	30322037 	.word	0x30322037
  404654:	32203731 	.word	0x32203731
  404658:	31333a30 	.word	0x31333a30
  40465c:	2039353a 	.word	0x2039353a
  404660:	000d2d2d 	.word	0x000d2d2d
  404664:	00000043 	.word	0x00000043

00404668 <_global_impure_ptr>:
  404668:	20400008 0000000a                       ..@ ....

00404670 <zeroes.6993>:
  404670:	30303030 30303030 30303030 30303030     0000000000000000
  404680:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404690:	00000000 33323130 37363534 62613938     ....0123456789ab
  4046a0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

004046b0 <blanks.6992>:
  4046b0:	20202020 20202020 20202020 20202020                     

004046c0 <_init>:
  4046c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4046c2:	bf00      	nop
  4046c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4046c6:	bc08      	pop	{r3}
  4046c8:	469e      	mov	lr, r3
  4046ca:	4770      	bx	lr

004046cc <__init_array_start>:
  4046cc:	00402885 	.word	0x00402885

004046d0 <__frame_dummy_init_array_entry>:
  4046d0:	00400165                                e.@.

004046d4 <_fini>:
  4046d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4046d6:	bf00      	nop
  4046d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4046da:	bc08      	pop	{r3}
  4046dc:	469e      	mov	lr, r3
  4046de:	4770      	bx	lr

004046e0 <__fini_array_start>:
  4046e0:	00400141 	.word	0x00400141
