# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RV052B.srcs/sources_1/ip/DATA_BRAM/sim/DATA_BRAM.v" \
"../../../../rvcode/DATA_RAM.v" \
"../../../../rvcode/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
