

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Jun 21 14:57:50 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4520 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTDbits	set	3971
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISDbits	set	3989
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FD2                     __pcinit:
    55                           	callstack 0
    56  007FD2                     start_initialization:
    57                           	callstack 0
    58  007FD2                     __initialization:
    59                           	callstack 0
    60  007FD2                     end_of_initialization:
    61                           	callstack 0
    62  007FD2                     __end_of__initialization:
    63                           	callstack 0
    64  007FD2  0100               	movlb	0
    65  007FD4  EFEC  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 25 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    94 ;;      Params:         0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FD8                     __ptext0:
   108                           	callstack 0
   109  007FD8                     _main:
   110                           	callstack 31
   111  007FD8                     
   112                           ;main.c: 31:    TRISDbits.RD0 = 0;
   113  007FD8  9095               	bcf	149,0,c	;volatile
   114                           
   115                           ;main.c: 32:    TRISDbits.RD0 = 0;
   116  007FDA  9095               	bcf	149,0,c	;volatile
   117  007FDC                     l13:
   118                           
   119                           ;main.c: 35:       if (PORTBbits.RB0){
   120  007FDC  5081               	movf	129,w,c	;volatile
   121  007FDE                     
   122                           ;main.c: 38:       if (PORTBbits.RB1){
   123  007FDE  5081               	movf	129,w,c	;volatile
   124  007FE0                     
   125                           ;main.c: 41:       _delay((unsigned long)((300)*(4000000/4000.0)));
   126  007FE0  0E02               	movlw	2
   127  007FE2  6E02               	movwf	(??_main+1)^0,c
   128  007FE4  0E86               	movlw	134
   129  007FE6  6E01               	movwf	??_main^0,c
   130  007FE8  0E99               	movlw	153
   131  007FEA                     u37:
   132  007FEA  2EE8               	decfsz	wreg,f,c
   133  007FEC  D7FE               	bra	u37
   134  007FEE  2E01               	decfsz	??_main^0,f,c
   135  007FF0  D7FC               	bra	u37
   136  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   137  007FF4  D7FA               	bra	u37
   138  007FF6  F000               	nop	
   139  007FF8  EFEE  F03F         	goto	l13
   140  007FFC  EF00  F000         	goto	start
   141  008000                     __end_of_main:
   142                           	callstack 0
   143  0000                     
   144                           	psect	rparam
   145  0000                     
   146                           	psect	idloc
   147                           
   148                           ;Config register IDLOC0 @ 0x200000
   149                           ;	unspecified, using default values
   150  200000                     	org	2097152
   151  200000  FF                 	db	255
   152                           
   153                           ;Config register IDLOC1 @ 0x200001
   154                           ;	unspecified, using default values
   155  200001                     	org	2097153
   156  200001  FF                 	db	255
   157                           
   158                           ;Config register IDLOC2 @ 0x200002
   159                           ;	unspecified, using default values
   160  200002                     	org	2097154
   161  200002  FF                 	db	255
   162                           
   163                           ;Config register IDLOC3 @ 0x200003
   164                           ;	unspecified, using default values
   165  200003                     	org	2097155
   166  200003  FF                 	db	255
   167                           
   168                           ;Config register IDLOC4 @ 0x200004
   169                           ;	unspecified, using default values
   170  200004                     	org	2097156
   171  200004  FF                 	db	255
   172                           
   173                           ;Config register IDLOC5 @ 0x200005
   174                           ;	unspecified, using default values
   175  200005                     	org	2097157
   176  200005  FF                 	db	255
   177                           
   178                           ;Config register IDLOC6 @ 0x200006
   179                           ;	unspecified, using default values
   180  200006                     	org	2097158
   181  200006  FF                 	db	255
   182                           
   183                           ;Config register IDLOC7 @ 0x200007
   184                           ;	unspecified, using default values
   185  200007                     	org	2097159
   186  200007  FF                 	db	255
   187                           
   188                           	psect	config
   189                           
   190                           ; Padding undefined space
   191  300000                     	org	3145728
   192  300000  FF                 	db	255
   193                           
   194                           ;Config register CONFIG1H @ 0x300001
   195                           ;	unspecified, using default values
   196                           ;	Oscillator Selection bits
   197                           ;	OSC = 0x7, unprogrammed default
   198                           ;	Fail-Safe Clock Monitor Enable bit
   199                           ;	FCMEN = 0x0, unprogrammed default
   200                           ;	Internal/External Oscillator Switchover bit
   201                           ;	IESO = 0x0, unprogrammed default
   202  300001                     	org	3145729
   203  300001  07                 	db	7
   204                           
   205                           ;Config register CONFIG2L @ 0x300002
   206                           ;	unspecified, using default values
   207                           ;	Power-up Timer Enable bit
   208                           ;	PWRT = 0x1, unprogrammed default
   209                           ;	Brown-out Reset Enable bits
   210                           ;	BOREN = 0x3, unprogrammed default
   211                           ;	Brown Out Reset Voltage bits
   212                           ;	BORV = 0x3, unprogrammed default
   213  300002                     	org	3145730
   214  300002  1F                 	db	31
   215                           
   216                           ;Config register CONFIG2H @ 0x300003
   217                           ;	Watchdog Timer Enable bit
   218                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   219                           ;	Watchdog Timer Postscale Select bits
   220                           ;	WDTPS = 0xF, unprogrammed default
   221  300003                     	org	3145731
   222  300003  1E                 	db	30
   223                           
   224                           ; Padding undefined space
   225  300004                     	org	3145732
   226  300004  FF                 	db	255
   227                           
   228                           ;Config register CONFIG3H @ 0x300005
   229                           ;	CCP2 MUX bit
   230                           ;	CCP2MX = 0x1, unprogrammed default
   231                           ;	PORTB A/D Enable bit
   232                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   233                           ;	Low-Power Timer1 Oscillator Enable bit
   234                           ;	LPT1OSC = 0x0, unprogrammed default
   235                           ;	MCLR Pin Enable bit
   236                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   237  300005                     	org	3145733
   238  300005  81                 	db	129
   239                           
   240                           ;Config register CONFIG4L @ 0x300006
   241                           ;	unspecified, using default values
   242                           ;	Stack Full/Underflow Reset Enable bit
   243                           ;	STVREN = 0x1, unprogrammed default
   244                           ;	Single-Supply ICSP Enable bit
   245                           ;	LVP = 0x1, unprogrammed default
   246                           ;	Extended Instruction Set Enable bit
   247                           ;	XINST = 0x0, unprogrammed default
   248                           ;	Background Debugger Enable bit
   249                           ;	DEBUG = 0x1, unprogrammed default
   250  300006                     	org	3145734
   251  300006  85                 	db	133
   252                           
   253                           ; Padding undefined space
   254  300007                     	org	3145735
   255  300007  FF                 	db	255
   256                           
   257                           ;Config register CONFIG5L @ 0x300008
   258                           ;	unspecified, using default values
   259                           ;	Code Protection bit
   260                           ;	CP0 = 0x1, unprogrammed default
   261                           ;	Code Protection bit
   262                           ;	CP1 = 0x1, unprogrammed default
   263                           ;	Code Protection bit
   264                           ;	CP2 = 0x1, unprogrammed default
   265                           ;	Code Protection bit
   266                           ;	CP3 = 0x1, unprogrammed default
   267  300008                     	org	3145736
   268  300008  0F                 	db	15
   269                           
   270                           ;Config register CONFIG5H @ 0x300009
   271                           ;	unspecified, using default values
   272                           ;	Boot Block Code Protection bit
   273                           ;	CPB = 0x1, unprogrammed default
   274                           ;	Data EEPROM Code Protection bit
   275                           ;	CPD = 0x1, unprogrammed default
   276  300009                     	org	3145737
   277  300009  C0                 	db	192
   278                           
   279                           ;Config register CONFIG6L @ 0x30000A
   280                           ;	unspecified, using default values
   281                           ;	Write Protection bit
   282                           ;	WRT0 = 0x1, unprogrammed default
   283                           ;	Write Protection bit
   284                           ;	WRT1 = 0x1, unprogrammed default
   285                           ;	Write Protection bit
   286                           ;	WRT2 = 0x1, unprogrammed default
   287                           ;	Write Protection bit
   288                           ;	WRT3 = 0x1, unprogrammed default
   289  30000A                     	org	3145738
   290  30000A  0F                 	db	15
   291                           
   292                           ;Config register CONFIG6H @ 0x30000B
   293                           ;	unspecified, using default values
   294                           ;	Configuration Register Write Protection bit
   295                           ;	WRTC = 0x1, unprogrammed default
   296                           ;	Boot Block Write Protection bit
   297                           ;	WRTB = 0x1, unprogrammed default
   298                           ;	Data EEPROM Write Protection bit
   299                           ;	WRTD = 0x1, unprogrammed default
   300  30000B                     	org	3145739
   301  30000B  E0                 	db	224
   302                           
   303                           ;Config register CONFIG7L @ 0x30000C
   304                           ;	unspecified, using default values
   305                           ;	Table Read Protection bit
   306                           ;	EBTR0 = 0x1, unprogrammed default
   307                           ;	Table Read Protection bit
   308                           ;	EBTR1 = 0x1, unprogrammed default
   309                           ;	Table Read Protection bit
   310                           ;	EBTR2 = 0x1, unprogrammed default
   311                           ;	Table Read Protection bit
   312                           ;	EBTR3 = 0x1, unprogrammed default
   313  30000C                     	org	3145740
   314  30000C  0F                 	db	15
   315                           
   316                           ;Config register CONFIG7H @ 0x30000D
   317                           ;	unspecified, using default values
   318                           ;	Boot Block Table Read Protection bit
   319                           ;	EBTRB = 0x1, unprogrammed default
   320  30000D                     	org	3145741
   321  30000D  40                 	db	64
   322                           tosu	equ	0xFFF
   323                           tosh	equ	0xFFE
   324                           tosl	equ	0xFFD
   325                           stkptr	equ	0xFFC
   326                           pclatu	equ	0xFFB
   327                           pclath	equ	0xFFA
   328                           pcl	equ	0xFF9
   329                           tblptru	equ	0xFF8
   330                           tblptrh	equ	0xFF7
   331                           tblptrl	equ	0xFF6
   332                           tablat	equ	0xFF5
   333                           prodh	equ	0xFF4
   334                           prodl	equ	0xFF3
   335                           indf0	equ	0xFEF
   336                           postinc0	equ	0xFEE
   337                           postdec0	equ	0xFED
   338                           preinc0	equ	0xFEC
   339                           plusw0	equ	0xFEB
   340                           fsr0h	equ	0xFEA
   341                           fsr0l	equ	0xFE9
   342                           wreg	equ	0xFE8
   343                           indf1	equ	0xFE7
   344                           postinc1	equ	0xFE6
   345                           postdec1	equ	0xFE5
   346                           preinc1	equ	0xFE4
   347                           plusw1	equ	0xFE3
   348                           fsr1h	equ	0xFE2
   349                           fsr1l	equ	0xFE1
   350                           bsr	equ	0xFE0
   351                           indf2	equ	0xFDF
   352                           postinc2	equ	0xFDE
   353                           postdec2	equ	0xFDD
   354                           preinc2	equ	0xFDC
   355                           plusw2	equ	0xFDB
   356                           fsr2h	equ	0xFDA
   357                           fsr2l	equ	0xFD9
   358                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Jun 21 14:57:50 2021

                     l13 7FDC                       l14 7FDE                       u37 7FEA  
                    l700 7FD8                      l702 7FE0                      wreg 000FE8  
                   _main 7FD8                     start 0000             ___param_bank 000000  
                  ?_main 0001          __initialization 7FD2             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   isa$std 000001  
             __accesstop 0080  __end_of__initialization 7FD2            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FD2                  __ramtop 0600                  __ptext0 7FD8  
   end_of_initialization 7FD2                _PORTBbits 000F81                _PORTDbits 000F83  
              _TRISDbits 000F95      start_initialization 7FD2                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0028                 isa$xinst 000000  
