--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/cad/x_14/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml TopLevel.twx TopLevel.ncd -o TopLevel.twr TopLevel.pcf

Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ClockSrc
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    3.944(R)|      SLOW  |    4.698(R)|      SLOW  |clk_out_OBUF_BUFG |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
Switches_in<0>|    0.855(R)|      FAST  |   -0.244(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
Switches_in<1>|    0.774(R)|      FAST  |   -0.170(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
Switches_in<2>|    0.610(R)|      FAST  |    0.051(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
Switches_in<3>|    0.699(R)|      FAST  |   -0.057(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
Switches_in<4>|    0.732(R)|      FAST  |   -0.118(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
Switches_in<5>|    0.634(R)|      FAST  |    0.023(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
Switches_in<6>|    0.579(R)|      FAST  |    0.093(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
Switches_in<7>|    0.703(R)|      FAST  |   -0.042(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
rst           |    5.466(R)|      SLOW  |   -3.217(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
              |    4.409(R)|      SLOW  |    4.215(R)|      SLOW  |clk_out_OBUF_BUFG |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock ClockSrc to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
FlagOutput<0>|        12.646(R)|      SLOW  |         7.246(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
FlagOutput<1>|        12.924(R)|      SLOW  |         7.459(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
FlagOutput<2>|        13.862(R)|      SLOW  |         8.012(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
FlagOutput<3>|        12.802(R)|      SLOW  |         7.336(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<0>  |        18.024(R)|      SLOW  |         8.883(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<1>  |        17.820(R)|      SLOW  |         8.730(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<2>  |        17.818(R)|      SLOW  |         8.733(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<3>  |        17.991(R)|      SLOW  |         8.896(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<4>  |        17.857(R)|      SLOW  |         8.631(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<5>  |        17.609(R)|      SLOW  |         8.460(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<6>  |        17.271(R)|      SLOW  |         8.450(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>        |         7.703(R)|      SLOW  |         3.946(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
AN<1>        |         7.654(R)|      SLOW  |         3.923(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
AN<2>        |         7.667(R)|      SLOW  |         3.880(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
AN<3>        |         7.467(R)|      SLOW  |         3.735(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
FlagOutput<0>|        12.163(R)|      SLOW  |         6.916(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
FlagOutput<1>|        12.441(R)|      SLOW  |         7.129(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
FlagOutput<2>|        13.379(R)|      SLOW  |         7.682(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
FlagOutput<3>|        12.319(R)|      SLOW  |         7.006(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<0>  |        11.458(R)|      SLOW  |         4.697(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
             |        17.541(R)|      SLOW  |         8.553(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<1>  |        11.254(R)|      SLOW  |         4.544(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
             |        17.337(R)|      SLOW  |         8.400(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<2>  |        11.252(R)|      SLOW  |         4.601(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
             |        17.335(R)|      SLOW  |         8.403(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<3>  |        11.425(R)|      SLOW  |         4.764(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
             |        17.508(R)|      SLOW  |         8.566(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<4>  |        11.291(R)|      SLOW  |         4.539(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
             |        17.374(R)|      SLOW  |         8.301(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<5>  |        11.043(R)|      SLOW  |         4.368(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
             |        17.126(R)|      SLOW  |         8.130(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
SevenSeg<6>  |        10.705(R)|      SLOW  |         4.227(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
             |        16.788(R)|      SLOW  |         8.120(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock ClockSrc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClockSrc       |   15.306|         |         |         |
clk            |   15.306|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClockSrc       |   15.306|         |         |         |
clk            |   15.306|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ClockSrc       |clk_out        |   11.945|
clk            |clk_out        |   11.462|
---------------+---------------+---------+


Analysis completed Wed May 23 16:11:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 426 MB



