

================================================================
== Vitis HLS Report for 'forward_Pipeline_VITIS_LOOP_50_3'
================================================================
* Date:           Mon Dec 26 02:54:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.585 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3395|     3395|  16.975 us|  16.975 us|  3395|  3395|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_50_3  |     3393|     3393|        19|          9|          1|   376|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|     210|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     210|    167|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_128_p2                 |         +|   0|  0|   9|           9|           1|
    |add_ln51_fu_143_p2                 |         +|   0|  0|  15|          15|          15|
    |ap_block_pp0_stage0_00001          |       and|   0|  0|   1|           1|           1|
    |ap_block_state19_pp0_stage0_iter2  |       and|   0|  0|   1|           1|           1|
    |icmp_ln50_fu_122_p2                |      icmp|   0|  0|   4|           9|           9|
    |ifzero_fu_149_p2                   |      icmp|   0|  0|   4|           9|           9|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  36|          45|          38|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  41|         10|    1|         10|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                |   9|          2|    9|         18|
    |ap_sig_allocacmp_y_i_1_load       |   9|          2|   32|         64|
    |j_2_fu_52                         |   9|          2|    9|         18|
    |mid_6_blk_n                       |   9|          2|    1|          2|
    |y_i_1_fu_48                       |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 131|         30|   89|        186|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln50_reg_193                  |   9|   0|    9|          0|
    |add_ln51_reg_198                  |  15|   0|   15|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln50_reg_189                 |   1|   0|    1|          0|
    |ifzero_reg_208                    |   1|   0|    1|          0|
    |ifzero_reg_208_pp0_iter1_reg      |   1|   0|    1|          0|
    |j_2_fu_52                         |   9|   0|    9|          0|
    |mul19_i_reg_227                   |  32|   0|   32|          0|
    |net_first_param_load_reg_222      |  32|   0|   32|          0|
    |x_4_load_reg_217                  |  32|   0|   32|          0|
    |y_i_1_fu_48                       |  32|   0|   32|          0|
    |y_i_2_reg_237                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 210|   0|  210|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|grp_fu_384_p_din0         |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|grp_fu_384_p_din1         |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|grp_fu_384_p_opcode       |  out|    2|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|grp_fu_384_p_dout0        |   in|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|grp_fu_384_p_ce           |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|grp_fu_388_p_din0         |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|grp_fu_388_p_din1         |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|grp_fu_388_p_dout0        |   in|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|grp_fu_388_p_ce           |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_50_3|  return value|
|y_i                       |   in|   32|     ap_none|                               y_i|        scalar|
|phi_mul                   |   in|   15|     ap_none|                           phi_mul|        scalar|
|x_4_address0              |  out|    9|   ap_memory|                               x_4|         array|
|x_4_ce0                   |  out|    1|   ap_memory|                               x_4|         array|
|x_4_q0                    |   in|   32|   ap_memory|                               x_4|         array|
|mid_6_din                 |  out|   32|     ap_fifo|                             mid_6|       pointer|
|mid_6_full_n              |   in|    1|     ap_fifo|                             mid_6|       pointer|
|mid_6_write               |  out|    1|     ap_fifo|                             mid_6|       pointer|
|net_first_param_address0  |  out|   15|   ap_memory|                   net_first_param|         array|
|net_first_param_ce0       |  out|    1|   ap_memory|                   net_first_param|         array|
|net_first_param_q0        |   in|   32|   ap_memory|                   net_first_param|         array|
+--------------------------+-----+-----+------------+----------------------------------+--------------+

