[
  {
    "verilog_name": "chip74LVC162244",
    "kicad_name": "74LVC162244",
    "verilog_to_kicad_map": {
      "0": "GND[7:0]",
      "1": "VCC[3:0]",
      "N_OE": [
        "~OE0",
        "~OE1",
        "~OE2",
        "~OE3"
      ],
      "IN": "A[15:0]",
      "OUT": "Y[15:0]"
    }
  },
  {
    "verilog_name": "chip7400",
    "kicad_name": "74HC00",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "A": "1,4,9,12",
      "B": "2,5,10,13",
      "Y": "3,6,8,11"
    }
  },
  {
    "verilog_name": "chip7404",
    "kicad_name": "74HC04",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "A": "1,3,5,9,11,13",
      "Y": "2,4,6,8,10,12"
    }
  },
  {
    "verilog_name": "chip7408",
    "kicad_name": "74LS08",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "A": "12,9,4,1",
      "B": "13,10,5,2",
      "Y": "11,8,6,3"
    }
  },
  {
    "verilog_name": "chip7432",
    "kicad_name": "74LS32",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "A": "12,9,4,1",
      "B": "13,10,5,2",
      "Y": "11,8,6,3"
    }
  },
  {
    "verilog_name": "chip7486",
    "kicad_name": "74HC86",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "A": "12,9,4,1",
      "B": "13,10,5,2",
      "Y": "11,8,6,3"
    }
  },
  {
    "verilog_name": "chip74161",
    "kicad_name": "74LS161",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "CLK": "CP",
      "N_CLR": "~MR",
      "ENP": "CEP",
      "ENT": "CET",
      "PRESET": "D",
      "N_LOAD": "~PE",
      "Q": "Q",
      "RCO": "TC"
    }
  },
  {
    "verilog_name": "chip74299",
    "kicad_name": "74LS74299",
    "verilog_to_kicad_map": {
      "0": "GND",
      "1": "VCC",
      "S": "S",
      "N_OE": "OE",
      "N_MR": "Mr",
      "DSR": "Ds7",
      "DSL": "Ds0",
      "CP": "Cp",
      "IO": "IO",
      "Q0": "Q0",
      "Q7": "Q7"
    }
  },
  {
    "verilog_name": "chip7416374",
    "kicad_name": "74LVC16374",
    "verilog_to_kicad_map": {
      "0": [
        "GND",
        "GND_[7:2]"
      ],
      "1": [
        "VCC",
        "VCC_[4:2]"
      ],
      "D1": "1D[8:1]",
      "D2": "2D[8:1]",
      "CLK1": "1CLK",
      "CLK2": "2CLK",
      "N_OE1": "1~OE",
      "N_OE2": "1~OE",
      "Q1": "1Q[8:1]",
      "Q2": "2Q[8:1]"
    }
  },
  {
    "verilog_name": "sram",
    "kicad_name": "628128_TSOP32",
    "verilog_to_kicad_map": {
      "0": [
        "A[16:12]",
        "~CS1",
        "GND"
      ],
      "1": [
        "VCC",
        "CS2"
      ],
      "ADDR": "A[11:0]",
      "N_WE": "~WE",
      "N_OE": "~OE",
      "IN_DATA": "Q",
      "OUT_DATA": "Q"
    }
  },
  {
    "verilog_name": "sram17x8",
    "kicad_name": "628128_TSOP32",
    "verilog_to_kicad_map": {
      "0": [
        "~CS1",
        "GND"
      ],
      "1": [
        "VCC",
        "CS2"
      ],
      "ADDR": "A[16:0]",
      "N_WE": "~WE",
      "N_OE": "~OE",
      "IN_DATA": "Q",
      "OUT_DATA": "Q"
    }
  }
]
