// Seed: 1661071099
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout logic [7:0] id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_17;
  assign id_13[1] = id_13 ? id_7 : 1 ? id_10 : -1 ? id_13 !== id_13 : 1 ? id_6 : 1;
  parameter id_18 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd33,
    parameter id_3 = 32'd43,
    parameter id_4 = 32'd94,
    parameter id_7 = 32'd4
) (
    input wor _id_0,
    output wand id_1,
    output supply1 id_2,
    output uwire _id_3,
    input wire _id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri0 _id_7,
    input wor id_8,
    output supply0 id_9,
    output tri id_10
);
  logic [7:0][id_4 : -1] id_12;
  logic [id_0 : id_3] id_13 = 1;
  wire id_14;
  ;
  logic [(  -1  ==  id_0  ) : id_3] id_15;
  ;
  assign id_12[-1] = -1'b0 + !id_14;
  always @(posedge 1) begin : LABEL_0
    if (-1) begin : LABEL_1
      return id_15;
    end
  end
  logic [7:0] id_16;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14,
      id_13,
      id_15,
      id_13,
      id_13,
      id_14,
      id_13,
      id_13,
      id_14,
      id_14,
      id_15,
      id_13,
      id_13,
      id_13
  );
  initial begin : LABEL_2
    id_16[1] = 1;
  end
  logic id_17;
  ;
  assign id_15[-1-:id_7] = 1 ? id_8 : id_6;
  logic id_18 = -1'b0;
  always @* id_15 += -1;
endmodule
