Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/XILINX/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ROM_behav xil_defaultlib.tb_ROM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/alu_ex.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_viv_comp
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_19.dsp_pkg
Compiling module xil_defaultlib.BJT
Compiling module xil_defaultlib.bluex_v_2_1_BJT_0_0
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.bluex_v_2_1_PC_0_0
Compiling architecture xilinx of entity mult_gen_v12_0_19.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_19.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19_viv [\mult_gen_v12_0_19_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19 [\mult_gen_v12_0_19(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.alu_ex
Compiling module xil_defaultlib.bluex_v_2_1_alu_ex_0_0
Compiling module xil_defaultlib.aux_ex
Compiling module xil_defaultlib.bluex_v_2_1_aux_ex_0_0
Compiling module xil_defaultlib.aux_id
Compiling module xil_defaultlib.bluex_v_2_1_aux_id_0_0
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.bluex_v_2_1_controller_0_0
Compiling module xil_defaultlib.decoder_id
Compiling module xil_defaultlib.bluex_v_2_1_decoder_id_0_0
Compiling module xil_defaultlib.demux_id
Compiling module xil_defaultlib.bluex_v_2_1_demux_id_0_0
Compiling module xil_defaultlib.reg_heap_id
Compiling module xil_defaultlib.bluex_v_2_1_reg_heap_id_0_0
Compiling module xil_defaultlib.reg_wb
Compiling module xil_defaultlib.bluex_v_2_1_reg_wb_0_0
Compiling module xil_defaultlib.wrapper_mem
Compiling module xil_defaultlib.bluex_v_2_1_wrapper_mem_0_0
Compiling module xil_defaultlib.bluex_v_2_1
Compiling module xil_defaultlib.bluex_v_2_1_wrapper
Compiling module xil_defaultlib.tb_ROM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ROM_behav
