
---------- Begin Simulation Statistics ----------
host_inst_rate                                 613426                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389948                       # Number of bytes of host memory used
host_seconds                                    32.60                       # Real time elapsed on the host
host_tick_rate                              566138498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018459                       # Number of seconds simulated
sim_ticks                                 18459145000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4256042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 48021.857309                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 43528.784495                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4229369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1280887000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                26673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             12794                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    604136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13879                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 80335.607047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 88015.144097                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    4160982767                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51795                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2311893790                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26267                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21246.682196                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 59559.004514                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.136039                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4207                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9304                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     89384792                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    554136978                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107652                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 69351.452401                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 72635.624720                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7029184                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      5441869767                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011040                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 78468                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              38322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2916029790                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965831                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            989.010939                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107652                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 69351.452401                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 72635.624720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7029184                       # number of overall hits
system.cpu.dcache.overall_miss_latency     5441869767                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011040                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                78468                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             38322                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2916029790                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28100                       # number of replacements
system.cpu.dcache.sampled_refs                  29124                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                989.010939                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7051970                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505752785000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25299                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11279330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14159.112501                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11350.083165                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11203544                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1073062500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006719                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75786                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              3037                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    825684500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 65166.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 154.002722                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       195500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11279330                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14159.112501                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11350.083165                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11203544                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1073062500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006719                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75786                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               3037                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    825684500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809841                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.638520                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11279330                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14159.112501                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11350.083165                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11203544                       # number of overall hits
system.cpu.icache.overall_miss_latency     1073062500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006719                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75786                       # number of overall misses
system.cpu.icache.overall_mshr_hits              3037                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    825684500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.638520                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11203544                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 71009.455635                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       965941625                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 13603                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     114493.527250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 99203.878271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1098                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1619739930                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.927976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      14147                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       9                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1402544431                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.927386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 14138                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       79313.657771                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  63795.533187                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          80258                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              505228000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.073533                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         6370                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         405612000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.073394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    6358                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56762.619760                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40826.629650                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           625637595                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11022                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      449991112                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11022                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25299                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25299                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.366902                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101873                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        103571.083979                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   88219.966384                       # average overall mshr miss latency
system.l2.demand_hits                           81356                       # number of demand (read+write) hits
system.l2.demand_miss_latency              2124967930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.201398                       # miss rate for demand accesses
system.l2.demand_misses                         20517                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1808156431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.201192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    20496                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.239132                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.087138                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   3917.938911                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1427.667517                       # Average occupied blocks per context
system.l2.overall_accesses                     101873                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       103571.083979                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  81354.234904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          81356                       # number of overall hits
system.l2.overall_miss_latency             2124967930                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.201398                       # miss rate for overall accesses
system.l2.overall_misses                        20517                       # number of overall misses
system.l2.overall_mshr_hits                        19                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2774098056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.334721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   34099                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.891347                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         12125                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        14405                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        28120                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            13603                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          112                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9578                       # number of replacements
system.l2.sampled_refs                          17596                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5345.606428                       # Cycle average of tags in use
system.l2.total_refs                            94436                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8753                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 30151945                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         266256                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       434022                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40329                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       495941                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         513327                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5850                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       373091                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6330672                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.605759                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.376571                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3378605     53.37%     53.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       906686     14.32%     67.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416924      6.59%     74.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       401728      6.35%     80.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404070      6.38%     87.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192048      3.03%     90.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       144074      2.28%     92.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113446      1.79%     94.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       373091      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6330672                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40300                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1347817                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.676634                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.676634                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       991999                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11501                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13485150                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3397084                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1929127                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       255209                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12461                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4078129                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4076498                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1631                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2487963                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2487716                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              247                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1590166                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1588782                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1384                       # DTB write misses
system.switch_cpus_1.fetch.Branches            513327                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1279233                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3246314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        59173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13659573                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        167949                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.075865                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1279233                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       272106                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.018752                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6585881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.074069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.356002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4618819     70.13%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          37901      0.58%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76277      1.16%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          67075      1.02%     72.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         173029      2.63%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          61075      0.93%     76.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          51717      0.79%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39804      0.60%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1460184     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6585881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                180463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         380474                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179142                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.612168                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4299871                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1639854                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7590588                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10577410                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753333                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5718243                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.563239                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10582831                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42299                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         65175                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2739770                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       471130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1840008                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11515646                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2660017                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       126983                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10908484                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          274                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       255209                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4652                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       318820                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38658                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3551                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       426717                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       370112                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3551                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3507                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.477904                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.477904                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4092837     37.09%     37.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388919      3.52%     40.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331387     12.06%     52.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18078      0.16%     52.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851321      7.71%     60.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     60.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2688962     24.37%     84.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1657802     15.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11035468                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       389560                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035301                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51352     13.18%     13.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52969     13.60%     26.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     26.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16474      4.23%     31.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98265     25.22%     56.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     56.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     56.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       119439     30.66%     86.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        51061     13.11%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6585881                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.675625                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.006037                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2921248     44.36%     44.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1010447     15.34%     59.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       672434     10.21%     69.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       589652      8.95%     78.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       634596      9.64%     88.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       359056      5.45%     93.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       253610      3.85%     97.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       102831      1.56%     99.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        42007      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6585881                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.630935                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11336504                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11035468                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1336298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37009                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       897723                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1279255                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1279233                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       660242                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       498894                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2739770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1840008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6766344                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       496268                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        57446                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3521176                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       436686                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          912                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19740821                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     13045731                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9901288                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1813718                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       255209                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       499509                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1888751                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       962860                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28485                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
