

================================================================
== Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_213_7'
================================================================
* Date:           Wed Jun 28 12:43:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_align_multiple_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.621 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  4.104 us|  4.104 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_213_7  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|      70|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln213_fu_354_p2               |         +|   0|  0|  18|          11|           1|
    |ap_condition_530                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln213_fu_348_p2              |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          24|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                   |   9|          2|   11|         22|
    |i_1_fu_106                           |   9|          2|   11|         22|
    |reference_string_comp_0_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  36|          8|   24|         48|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_1_fu_106   |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_213_7|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_213_7|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_213_7|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_213_7|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_213_7|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_213_7|  return value|
|reference_string_comp_0_TVALID  |   in|    1|        axis|              reference_string_comp_0|       pointer|
|reference_string_comp_0_TDATA   |   in|    8|        axis|              reference_string_comp_0|       pointer|
|reference_string_comp_0_TREADY  |  out|    1|        axis|              reference_string_comp_0|       pointer|
|local_reference_address0        |  out|    6|   ap_memory|                      local_reference|         array|
|local_reference_ce0             |  out|    1|   ap_memory|                      local_reference|         array|
|local_reference_we0             |  out|    1|   ap_memory|                      local_reference|         array|
|local_reference_d0              |  out|    8|   ap_memory|                      local_reference|         array|
|local_reference_1_address0      |  out|    6|   ap_memory|                    local_reference_1|         array|
|local_reference_1_ce0           |  out|    1|   ap_memory|                    local_reference_1|         array|
|local_reference_1_we0           |  out|    1|   ap_memory|                    local_reference_1|         array|
|local_reference_1_d0            |  out|    8|   ap_memory|                    local_reference_1|         array|
|local_reference_2_address0      |  out|    6|   ap_memory|                    local_reference_2|         array|
|local_reference_2_ce0           |  out|    1|   ap_memory|                    local_reference_2|         array|
|local_reference_2_we0           |  out|    1|   ap_memory|                    local_reference_2|         array|
|local_reference_2_d0            |  out|    8|   ap_memory|                    local_reference_2|         array|
|local_reference_3_address0      |  out|    6|   ap_memory|                    local_reference_3|         array|
|local_reference_3_ce0           |  out|    1|   ap_memory|                    local_reference_3|         array|
|local_reference_3_we0           |  out|    1|   ap_memory|                    local_reference_3|         array|
|local_reference_3_d0            |  out|    8|   ap_memory|                    local_reference_3|         array|
|local_reference_4_address0      |  out|    6|   ap_memory|                    local_reference_4|         array|
|local_reference_4_ce0           |  out|    1|   ap_memory|                    local_reference_4|         array|
|local_reference_4_we0           |  out|    1|   ap_memory|                    local_reference_4|         array|
|local_reference_4_d0            |  out|    8|   ap_memory|                    local_reference_4|         array|
|local_reference_5_address0      |  out|    6|   ap_memory|                    local_reference_5|         array|
|local_reference_5_ce0           |  out|    1|   ap_memory|                    local_reference_5|         array|
|local_reference_5_we0           |  out|    1|   ap_memory|                    local_reference_5|         array|
|local_reference_5_d0            |  out|    8|   ap_memory|                    local_reference_5|         array|
|local_reference_6_address0      |  out|    6|   ap_memory|                    local_reference_6|         array|
|local_reference_6_ce0           |  out|    1|   ap_memory|                    local_reference_6|         array|
|local_reference_6_we0           |  out|    1|   ap_memory|                    local_reference_6|         array|
|local_reference_6_d0            |  out|    8|   ap_memory|                    local_reference_6|         array|
|local_reference_7_address0      |  out|    6|   ap_memory|                    local_reference_7|         array|
|local_reference_7_ce0           |  out|    1|   ap_memory|                    local_reference_7|         array|
|local_reference_7_we0           |  out|    1|   ap_memory|                    local_reference_7|         array|
|local_reference_7_d0            |  out|    8|   ap_memory|                    local_reference_7|         array|
|local_reference_8_address0      |  out|    6|   ap_memory|                    local_reference_8|         array|
|local_reference_8_ce0           |  out|    1|   ap_memory|                    local_reference_8|         array|
|local_reference_8_we0           |  out|    1|   ap_memory|                    local_reference_8|         array|
|local_reference_8_d0            |  out|    8|   ap_memory|                    local_reference_8|         array|
|local_reference_9_address0      |  out|    6|   ap_memory|                    local_reference_9|         array|
|local_reference_9_ce0           |  out|    1|   ap_memory|                    local_reference_9|         array|
|local_reference_9_we0           |  out|    1|   ap_memory|                    local_reference_9|         array|
|local_reference_9_d0            |  out|    8|   ap_memory|                    local_reference_9|         array|
|local_reference_10_address0     |  out|    6|   ap_memory|                   local_reference_10|         array|
|local_reference_10_ce0          |  out|    1|   ap_memory|                   local_reference_10|         array|
|local_reference_10_we0          |  out|    1|   ap_memory|                   local_reference_10|         array|
|local_reference_10_d0           |  out|    8|   ap_memory|                   local_reference_10|         array|
|local_reference_11_address0     |  out|    6|   ap_memory|                   local_reference_11|         array|
|local_reference_11_ce0          |  out|    1|   ap_memory|                   local_reference_11|         array|
|local_reference_11_we0          |  out|    1|   ap_memory|                   local_reference_11|         array|
|local_reference_11_d0           |  out|    8|   ap_memory|                   local_reference_11|         array|
|local_reference_12_address0     |  out|    6|   ap_memory|                   local_reference_12|         array|
|local_reference_12_ce0          |  out|    1|   ap_memory|                   local_reference_12|         array|
|local_reference_12_we0          |  out|    1|   ap_memory|                   local_reference_12|         array|
|local_reference_12_d0           |  out|    8|   ap_memory|                   local_reference_12|         array|
|local_reference_13_address0     |  out|    6|   ap_memory|                   local_reference_13|         array|
|local_reference_13_ce0          |  out|    1|   ap_memory|                   local_reference_13|         array|
|local_reference_13_we0          |  out|    1|   ap_memory|                   local_reference_13|         array|
|local_reference_13_d0           |  out|    8|   ap_memory|                   local_reference_13|         array|
|local_reference_14_address0     |  out|    6|   ap_memory|                   local_reference_14|         array|
|local_reference_14_ce0          |  out|    1|   ap_memory|                   local_reference_14|         array|
|local_reference_14_we0          |  out|    1|   ap_memory|                   local_reference_14|         array|
|local_reference_14_d0           |  out|    8|   ap_memory|                   local_reference_14|         array|
|local_reference_15_address0     |  out|    6|   ap_memory|                   local_reference_15|         array|
|local_reference_15_ce0          |  out|    1|   ap_memory|                   local_reference_15|         array|
|local_reference_15_we0          |  out|    1|   ap_memory|                   local_reference_15|         array|
|local_reference_15_d0           |  out|    8|   ap_memory|                   local_reference_15|         array|
+--------------------------------+-----+-----+------------+-------------------------------------+--------------+

