BRAM_128x2048.v,verilog,xil_defaultlib,../../../../test.srcs/sources_1/ip/BRAM_128x2048_1/sim/BRAM_128x2048.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
