---
title: "G-SPICE 실습을 통한 CMOS amplifier와 CMOS inverter의 이해"
date: "2019-07-23T23:40:32.169Z"
template: "post"
draft: false
slug: "/posts/91720"
category: "Nano Physics"
tags: 
 - "RLC CIRCUIT"
 - "NMOS"
 - "CMOS"
description: "EDISON 사이언스 앱을 활용해 G-SPICE 실습을 통한 CMOS amplifier와 CMOS inverter의 이해"
---


##EXERCISE WITH SIMPLE EXAMPLES
###MOSFET example
![Aspect ratio](/media/POST/9172/27.jpg)

####MOSFET Id-Vds 
- Input file
- Change the gate voltage
- Channel length modulation?


###Amplifier
####Draw its schematic
![Aspect ratio](/media/POST/9172/28.jpg)

Its input-output characteristic?

###AC simulation
####Imposing a sinusoidal signal 
![Aspect ratio](/media/POST/9172/29.jpg)

How about the output voltage?

##NMOS/CMOS INVERTERS
###In the digital circuit,
####How can we represent 0 and 1? 
$V_{D D}$ is assigned to the logical value, 1. 

$G N D$ is assigned to the logical value, 0.

![Aspect ratio](/media/POST/9172/30.jpg)

###Inverter
####When the output becomes 0?
![Aspect ratio](/media/POST/9172/31.jpg)

- Only when the input is high.
- You have seen it before, as a common-source amplifer! 
- In this time, we will use the same circuit as an inverter.

###NMOS inverter
####Following parameters are used.
$\mu_{n} C_{o x}=200 \mu \mathrm{A} / \mathrm{V}^{2}$, $V_{T H}=0.4 \mathrm{V}, \frac{W}{L}=\frac{5}{0.18}$, $\lambda=0.1 \mathrm{V}^{-1}$, $R_{D}=2 k \Omega$ and $V_{D D}=1.8 \mathrm{V}$

![Aspect ratio](/media/POST/9172/32.jpg)


####Different values of 𝑅𝐷 (8000 Ohm and 500 Ohm)
0 $\rightarrow$ 1 is always good, but, 1 $\rightarrow$ 0 depends on the situation. 

Relative “strength” determines the VTC.

![Aspect ratio](/media/POST/9172/33.jpg)

###Standby Power
####The biggest problem in the NMOS inverter 
When $V_{i n}$ = 0, no standby power

When $V_{i n}=V_{D D}$, the power consumption is (approximately) $\frac{V_{D D}^{2}}{R_{D}}$.

If $V_{D D}$ =1.8Vand $R_{D}=10 k \Omega$, 324$\mu W$!

![Aspect ratio](/media/POST/9172/34.jpg)

###Current
####Current as a function of input voltage
DC power consumption is given by a product between the voltage and the current.

Estimate the power consumption.

###CMOS inverter 
####Ideal “pull-up” should have the following properties.
When $V_{i n}=V_{D D}$, no current conduction. 𝑖𝑖 𝐷𝐷

When $V_{i n}=0$, improved current conduction.

####PMOS can do those jobs.
![Aspect ratio](/media/POST/9172/35.jpg)

###Parameters
####Parameters for a CMOS inverter 
- $V_{D D}=1.8 \mathrm{V}$
- NMOS parameters:

$\mu_{n} C_{o x}=200 \mu \mathrm{A} / \mathrm{V}^{2}$, $V_{T H}=0.4 \mathrm{V}$, $\frac{W}{L}=\frac{5}{0.18}$, $\lambda=0.1 \mathrm{V}^{-1}$
- PMOS parameters: 

$\mu_{p} C_{o x}=100 \mu \mathrm{A} / \mathrm{V}^{2}$, $V_{T H}=-0.4 \mathrm{V}$, $\frac{W}{L}=\frac{20}{0.18}$, $\lambda=0.2 \mathrm{V}^{-1}$
- (Two large resistors – parallel to both transistors – are introduced.)

###Voltage transfer curve
####Improved voltage transfer curve
Compare the CMOS inverter and the NMOS inverter.
![Aspect ratio](/media/POST/9172/36.jpg)


###No standby power
####Even better news
No standby power is dissipated for the CMOS inverter.
![Aspect ratio](/media/POST/9172/37.jpg)

