   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usb.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._usb_device_interrupt_handler,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	_usb_device_interrupt_handler:
  25              	.LFB194:
  26              		.file 1 "tmk_core/protocol/arm_atsam/usb/usb.c"
   1:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
   2:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \file
   3:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
   4:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief SAM USB Driver.
   5:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
   6:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Copyright (C) 2014-2016 Atmel Corporation. All rights reserved.
   7:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
   8:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \asf_license_start
   9:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
  10:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \page License
  11:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
  12:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Redistribution and use in source and binary forms, with or without
  13:tmk_core/protocol/arm_atsam/usb/usb.c ****  * modification, are permitted provided that the following conditions are met:
  14:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
  15:tmk_core/protocol/arm_atsam/usb/usb.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:tmk_core/protocol/arm_atsam/usb/usb.c ****  *    this list of conditions and the following disclaimer.
  17:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
  18:tmk_core/protocol/arm_atsam/usb/usb.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:tmk_core/protocol/arm_atsam/usb/usb.c ****  *    this list of conditions and the following disclaimer in the documentation
  20:tmk_core/protocol/arm_atsam/usb/usb.c ****  *    and/or other materials provided with the distribution.
  21:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
  22:tmk_core/protocol/arm_atsam/usb/usb.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:tmk_core/protocol/arm_atsam/usb/usb.c ****  *    from this software without specific prior written permission.
  24:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
  25:tmk_core/protocol/arm_atsam/usb/usb.c ****  * 4. This software may only be redistributed and used in connection with an
  26:tmk_core/protocol/arm_atsam/usb/usb.c ****  *    Atmel microcontroller product.
  27:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
  28:tmk_core/protocol/arm_atsam/usb/usb.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:tmk_core/protocol/arm_atsam/usb/usb.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:tmk_core/protocol/arm_atsam/usb/usb.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:tmk_core/protocol/arm_atsam/usb/usb.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:tmk_core/protocol/arm_atsam/usb/usb.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:tmk_core/protocol/arm_atsam/usb/usb.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:tmk_core/protocol/arm_atsam/usb/usb.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:tmk_core/protocol/arm_atsam/usb/usb.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:tmk_core/protocol/arm_atsam/usb/usb.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:tmk_core/protocol/arm_atsam/usb/usb.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:tmk_core/protocol/arm_atsam/usb/usb.c ****  * POSSIBILITY OF SUCH DAMAGE.
  39:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
  40:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \asf_license_stop
  41:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
  42:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
  43:tmk_core/protocol/arm_atsam/usb/usb.c **** /*
  44:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
  45:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
  46:tmk_core/protocol/arm_atsam/usb/usb.c **** 
  47:tmk_core/protocol/arm_atsam/usb/usb.c **** #define DEVICE_MODE_ONLY true
  48:tmk_core/protocol/arm_atsam/usb/usb.c **** #define SAMD11 DEVICE_MODE_ONLY
  49:tmk_core/protocol/arm_atsam/usb/usb.c **** 
  50:tmk_core/protocol/arm_atsam/usb/usb.c **** #ifndef ARM_MATH_CM4
  51:tmk_core/protocol/arm_atsam/usb/usb.c **** #    define ARM_MATH_CM4
  52:tmk_core/protocol/arm_atsam/usb/usb.c **** #endif
  53:tmk_core/protocol/arm_atsam/usb/usb.c **** 
  54:tmk_core/protocol/arm_atsam/usb/usb.c **** #include "compiler.h"
  55:tmk_core/protocol/arm_atsam/usb/usb.c **** #undef LITTLE_ENDIAN  // redefined in samd51j18a.h
  56:tmk_core/protocol/arm_atsam/usb/usb.c **** #include "samd51j18a.h"
  57:tmk_core/protocol/arm_atsam/usb/usb.c **** #include <stdbool.h>
  58:tmk_core/protocol/arm_atsam/usb/usb.c **** #include <string.h>
  59:tmk_core/protocol/arm_atsam/usb/usb.c **** #include "arm_math.h"
  60:tmk_core/protocol/arm_atsam/usb/usb.c **** #include "status_codes.h"
  61:tmk_core/protocol/arm_atsam/usb/usb.c **** #include "usb.h"
  62:tmk_core/protocol/arm_atsam/usb/usb.c **** 
  63:tmk_core/protocol/arm_atsam/usb/usb.c **** /** Fields definition from a LPM TOKEN  */
  64:tmk_core/protocol/arm_atsam/usb/usb.c **** #define USB_LPM_ATTRIBUT_BLINKSTATE_MASK (0xF << 0)
  65:tmk_core/protocol/arm_atsam/usb/usb.c **** #define USB_LPM_ATTRIBUT_HIRD_MASK (0xF << 4)
  66:tmk_core/protocol/arm_atsam/usb/usb.c **** #define USB_LPM_ATTRIBUT_REMOTEWAKE_MASK (1 << 8)
  67:tmk_core/protocol/arm_atsam/usb/usb.c **** #define USB_LPM_ATTRIBUT_BLINKSTATE(value) ((value & 0xF) << 0)
  68:tmk_core/protocol/arm_atsam/usb/usb.c **** #define USB_LPM_ATTRIBUT_HIRD(value) ((value & 0xF) << 4)
  69:tmk_core/protocol/arm_atsam/usb/usb.c **** #define USB_LPM_ATTRIBUT_REMOTEWAKE(value) ((value & 1) << 8)
  70:tmk_core/protocol/arm_atsam/usb/usb.c **** #define USB_LPM_ATTRIBUT_BLINKSTATE_L1 USB_LPM_ATTRIBUT_BLINKSTATE(1)
  71:tmk_core/protocol/arm_atsam/usb/usb.c **** 
  72:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
  73:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Mask selecting the index part of an endpoint address
  74:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
  75:tmk_core/protocol/arm_atsam/usb/usb.c **** #define USB_EP_ADDR_MASK 0x0f
  76:tmk_core/protocol/arm_atsam/usb/usb.c **** 
  77:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
  78:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Endpoint transfer direction is IN
  79:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
  80:tmk_core/protocol/arm_atsam/usb/usb.c **** #define USB_EP_DIR_IN 0x80
  81:tmk_core/protocol/arm_atsam/usb/usb.c **** 
  82:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
  83:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Endpoint transfer direction is OUT
  84:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
  85:tmk_core/protocol/arm_atsam/usb/usb.c **** #define USB_EP_DIR_OUT 0x00
  86:tmk_core/protocol/arm_atsam/usb/usb.c **** 
  87:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
  88:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \name USB SRAM data containing pipe descriptor table
  89:tmk_core/protocol/arm_atsam/usb/usb.c ****  * The content of the USB SRAM can be :
  90:tmk_core/protocol/arm_atsam/usb/usb.c ****  * - modified by USB hardware interface to update pipe status.
  91:tmk_core/protocol/arm_atsam/usb/usb.c ****  *   Thereby, it is read by software.
  92:tmk_core/protocol/arm_atsam/usb/usb.c ****  * - modified by USB software to control pipe.
  93:tmk_core/protocol/arm_atsam/usb/usb.c ****  *   Thereby, it is read by hardware.
  94:tmk_core/protocol/arm_atsam/usb/usb.c ****  * This data section is volatile.
  95:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
  96:tmk_core/protocol/arm_atsam/usb/usb.c ****  * @{
  97:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
  98:tmk_core/protocol/arm_atsam/usb/usb.c **** COMPILER_PACK_SET(1)
  99:tmk_core/protocol/arm_atsam/usb/usb.c **** COMPILER_WORD_ALIGNED
 100:tmk_core/protocol/arm_atsam/usb/usb.c **** union {
 101:tmk_core/protocol/arm_atsam/usb/usb.c ****     UsbDeviceDescriptor usb_endpoint_table[USB_EPT_NUM];
 102:tmk_core/protocol/arm_atsam/usb/usb.c **** } usb_descriptor_table;
 103:tmk_core/protocol/arm_atsam/usb/usb.c **** COMPILER_PACK_RESET()
 104:tmk_core/protocol/arm_atsam/usb/usb.c **** /** @} */
 105:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 106:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 107:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Local USB module instance
 108:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 109:tmk_core/protocol/arm_atsam/usb/usb.c **** static struct usb_module *_usb_instances;
 110:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 111:tmk_core/protocol/arm_atsam/usb/usb.c **** /* Device LPM callback variable */
 112:tmk_core/protocol/arm_atsam/usb/usb.c **** static uint32_t device_callback_lpm_wakeup_enable;
 113:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 114:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 115:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Device endpoint callback parameter variable, used to transfer info to UDD wrapper layer
 116:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 117:tmk_core/protocol/arm_atsam/usb/usb.c **** static struct usb_endpoint_callback_parameter ep_callback_para;
 118:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 119:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 120:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \internal USB Device IRQ Mask Bits Map
 121:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 122:tmk_core/protocol/arm_atsam/usb/usb.c **** static const uint16_t _usb_device_irq_bits[USB_DEVICE_CALLBACK_N] = {
 123:tmk_core/protocol/arm_atsam/usb/usb.c ****     USB_DEVICE_INTFLAG_SOF, USB_DEVICE_INTFLAG_EORST, USB_DEVICE_INTFLAG_WAKEUP | USB_DEVICE_INTFLA
 124:tmk_core/protocol/arm_atsam/usb/usb.c **** };
 125:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 126:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 127:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \internal USB Device IRQ Mask Bits Map
 128:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 129:tmk_core/protocol/arm_atsam/usb/usb.c **** static const uint8_t _usb_endpoint_irq_bits[USB_DEVICE_EP_CALLBACK_N] = {USB_DEVICE_EPINTFLAG_TRCPT
 130:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 131:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 132:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Registers a USB device callback
 133:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 134:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Registers a callback function which is implemented by the user.
 135:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 136:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \note The callback must be enabled by \ref usb_device_enable_callback,
 137:tmk_core/protocol/arm_atsam/usb/usb.c ****  * in order for the interrupt handler to call it when the conditions for the
 138:tmk_core/protocol/arm_atsam/usb/usb.c ****  * callback type is met.
 139:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 140:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     module_inst   Pointer to USB software instance struct
 141:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     callback_type Callback type given by an enum
 142:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     callback_func Pointer to callback function
 143:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 144:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of the registration operation.
 145:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK    The callback was registered successfully.
 146:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 147:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_register_callback(struct usb_module *module_inst, enum usb_device_callb
 148:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 149:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 150:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(callback_func);
 151:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 152:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Register callback function */
 153:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_callback[callback_type] = callback_func;
 154:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 155:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Set the bit corresponding to the callback_type */
 156:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_registered_callback_mask |= _usb_device_irq_bits[callback_type];
 157:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 158:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 159:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 160:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 161:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 162:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Unregisters a USB device callback
 163:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 164:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Unregisters an asynchronous callback implemented by the user. Removing it
 165:tmk_core/protocol/arm_atsam/usb/usb.c ****  * from the internal callback registration table.
 166:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 167:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     module_inst   Pointer to USB software instance struct
 168:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     callback_type Callback type given by an enum
 169:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 170:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of the de-registration operation.
 171:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK    The callback was unregistered successfully.
 172:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 173:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_unregister_callback(struct usb_module *module_inst, enum usb_device_cal
 174:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 175:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 176:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 177:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Unregister callback function */
 178:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_callback[callback_type] = NULL;
 179:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 180:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Clear the bit corresponding to the callback_type */
 181:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_registered_callback_mask &= ~_usb_device_irq_bits[callback_type];
 182:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 183:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 184:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 185:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 186:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 187:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Enables USB device callback generation for a given type.
 188:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 189:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Enables asynchronous callbacks for a given logical type.
 190:tmk_core/protocol/arm_atsam/usb/usb.c ****  * This must be called before USB device generate callback events.
 191:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 192:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     module_inst   Pointer to USB software instance struct
 193:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     callback_type Callback type given by an enum
 194:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 195:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of the callback enable operation.
 196:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK    The callback was enabled successfully.
 197:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 198:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_enable_callback(struct usb_module *module_inst, enum usb_device_callbac
 199:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 200:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 201:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst->hw);
 202:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 203:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* clear related flag */
 204:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.INTFLAG.reg = _usb_device_irq_bits[callback_type];
 205:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 206:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Enable callback */
 207:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_enabled_callback_mask |= _usb_device_irq_bits[callback_type];
 208:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 209:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.INTENSET.reg = _usb_device_irq_bits[callback_type];
 210:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 211:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 212:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 213:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 214:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 215:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Disables USB device callback generation for a given type.
 216:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 217:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Disables asynchronous callbacks for a given logical type.
 218:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 219:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     module_inst   Pointer to USB software instance struct
 220:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     callback_type Callback type given by an enum
 221:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 222:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of the callback disable operation.
 223:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK    The callback was disabled successfully.
 224:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 225:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_disable_callback(struct usb_module *module_inst, enum usb_device_callba
 226:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 227:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 228:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst->hw);
 229:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 230:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Disable callback */
 231:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_enabled_callback_mask &= ~_usb_device_irq_bits[callback_type];
 232:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 233:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.INTENCLR.reg = _usb_device_irq_bits[callback_type];
 234:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 235:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 236:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 237:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 238:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 239:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Registers a USB device endpoint callback
 240:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 241:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Registers a callback function which is implemented by the user.
 242:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 243:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \note The callback must be enabled by \ref usb_device_endpoint_enable_callback,
 244:tmk_core/protocol/arm_atsam/usb/usb.c ****  * in order for the interrupt handler to call it when the conditions for the
 245:tmk_core/protocol/arm_atsam/usb/usb.c ****  * callback type is met.
 246:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 247:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     module_inst   Pointer to USB software instance struct
 248:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     ep_num        Endpoint to configure
 249:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     callback_type Callback type given by an enum
 250:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     callback_func Pointer to callback function
 251:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 252:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of the registration operation.
 253:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK    The callback was registered successfully.
 254:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 255:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_endpoint_register_callback(struct usb_module *module_inst, uint8_t ep_n
 256:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 257:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 258:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(ep_num < USB_EPT_NUM);
 259:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(callback_func);
 260:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 261:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Register callback function */
 262:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_endpoint_callback[ep_num][callback_type] = callback_func;
 263:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 264:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Set the bit corresponding to the callback_type */
 265:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_endpoint_registered_callback_mask[ep_num] |= _usb_endpoint_irq_bits[callbac
 266:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 267:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 268:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 269:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 270:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 271:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Unregisters a USB device endpoint callback
 272:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 273:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Unregisters an callback implemented by the user. Removing it
 274:tmk_core/protocol/arm_atsam/usb/usb.c ****  * from the internal callback registration table.
 275:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 276:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     module_inst   Pointer to USB software instance struct
 277:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     ep_num        Endpoint to configure
 278:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     callback_type Callback type given by an enum
 279:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 280:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of the de-registration operation.
 281:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK    The callback was unregistered successfully.
 282:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 283:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_endpoint_unregister_callback(struct usb_module *module_inst, uint8_t ep
 284:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 285:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 286:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(ep_num < USB_EPT_NUM);
 287:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 288:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Unregister callback function */
 289:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_endpoint_callback[ep_num][callback_type] = NULL;
 290:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 291:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Clear the bit corresponding to the callback_type */
 292:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_endpoint_registered_callback_mask[ep_num] &= ~_usb_endpoint_irq_bits[callba
 293:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 294:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 295:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 296:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 297:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 298:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Enables USB device endpoint callback generation for a given type.
 299:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 300:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Enables callbacks for a given logical type.
 301:tmk_core/protocol/arm_atsam/usb/usb.c ****  * This must be called before USB device pipe generate callback events.
 302:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 303:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     module_inst   Pointer to USB software instance struct
 304:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     ep            Endpoint to configure
 305:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     callback_type Callback type given by an enum
 306:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 307:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of the callback enable operation.
 308:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK    The callback was enabled successfully.
 309:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 310:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_endpoint_enable_callback(struct usb_module *module_inst, uint8_t ep, en
 311:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 312:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 313:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst->hw);
 314:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 315:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num = ep & USB_EP_ADDR_MASK;
 316:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(ep_num < USB_EPT_NUM);
 317:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 318:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Enable callback */
 319:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_endpoint_enabled_callback_mask[ep_num] |= _usb_endpoint_irq_bits[callback_t
 320:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 321:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRCPT) {
 322:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep_num == 0) {  // control endpoint
 323:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_T
 324:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else if (ep & USB_EP_DIR_IN) {
 325:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_T
 326:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 327:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_T
 328:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 329:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 330:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 331:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL) {
 332:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep_num == 0) {  // control endpoint
 333:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_T
 334:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else if (ep & USB_EP_DIR_IN) {
 335:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_T
 336:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 337:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_T
 338:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 339:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 340:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 341:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
 342:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_RXSTP
 343:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 344:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 345:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_STALL) {
 346:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep & USB_EP_DIR_IN) {
 347:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_S
 348:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 349:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_S
 350:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 351:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 352:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 353:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 354:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 355:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 356:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 357:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Disables USB device endpoint callback generation for a given type.
 358:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 359:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Disables callbacks for a given logical type.
 360:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 361:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     module_inst   Pointer to USB software instance struct
 362:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     ep            Endpoint to configure
 363:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     callback_type Callback type given by an enum
 364:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 365:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of the callback disable operation.
 366:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK    The callback was disabled successfully.
 367:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 368:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_endpoint_disable_callback(struct usb_module *module_inst, uint8_t ep, e
 369:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 370:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 371:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst->hw);
 372:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 373:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num = ep & USB_EP_ADDR_MASK;
 374:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(ep_num < USB_EPT_NUM);
 375:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 376:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Enable callback */
 377:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_endpoint_enabled_callback_mask[ep_num] &= ~_usb_endpoint_irq_bits[callback_
 378:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 379:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRCPT) {
 380:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep_num == 0) {  // control endpoint
 381:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_T
 382:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else if (ep & USB_EP_DIR_IN) {
 383:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_T
 384:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 385:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_T
 386:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 387:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 388:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 389:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL) {
 390:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep_num == 0) {  // control endpoint
 391:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_T
 392:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else if (ep & USB_EP_DIR_IN) {
 393:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_T
 394:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 395:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_T
 396:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 397:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 398:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 399:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
 400:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_RXSTP
 401:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 402:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 403:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_STALL) {
 404:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep & USB_EP_DIR_IN) {
 405:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_S
 406:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 407:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_S
 408:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 409:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 410:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 411:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 412:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 413:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 414:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 415:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Initializes an USB device endpoint configuration structure to defaults.
 416:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 417:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Initializes a given USB device endpoint configuration structure to a
 418:tmk_core/protocol/arm_atsam/usb/usb.c ****  * set of known default values. This function should be called on all new
 419:tmk_core/protocol/arm_atsam/usb/usb.c ****  * instances of these configuration structures before being modified by the
 420:tmk_core/protocol/arm_atsam/usb/usb.c ****  * user application.
 421:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 422:tmk_core/protocol/arm_atsam/usb/usb.c ****  * The default configuration is as follows:
 423:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \li endpoint address is 0
 424:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \li endpoint size is 8 bytes
 425:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \li auto_zlp is false
 426:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \li endpoint type is control
 427:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 428:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[out] ep_config  Configuration structure to initialize to default values
 429:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 430:tmk_core/protocol/arm_atsam/usb/usb.c **** void usb_device_endpoint_get_config_defaults(struct usb_device_endpoint_config *ep_config) {
 431:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 432:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(ep_config);
 433:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 434:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Write default config to config struct */
 435:tmk_core/protocol/arm_atsam/usb/usb.c ****     ep_config->ep_address = 0;
 436:tmk_core/protocol/arm_atsam/usb/usb.c ****     ep_config->ep_size    = USB_ENDPOINT_8_BYTE;
 437:tmk_core/protocol/arm_atsam/usb/usb.c ****     ep_config->auto_zlp   = false;
 438:tmk_core/protocol/arm_atsam/usb/usb.c ****     ep_config->ep_type    = USB_DEVICE_ENDPOINT_TYPE_CONTROL;
 439:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 440:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 441:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 442:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Writes an USB device endpoint configuration to the hardware module.
 443:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 444:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Writes out a given configuration of an USB device endpoint
 445:tmk_core/protocol/arm_atsam/usb/usb.c ****  * configuration to the hardware module. If the pipe is already configured,
 446:tmk_core/protocol/arm_atsam/usb/usb.c ****  * the new configuration will replace the existing one.
 447:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 448:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in] module_inst    Pointer to USB software instance struct
 449:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in] ep_config      Configuration settings for the endpoint
 450:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 451:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of the device endpoint configuration operation
 452:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK         The device endpoint was configured successfully
 453:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_ERR_DENIED The endpoint address is already configured
 454:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 455:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_endpoint_set_config(struct usb_module *module_inst, struct usb_device_e
 456:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 457:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 458:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(ep_config);
 459:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 460:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num  = ep_config->ep_address & USB_EP_ADDR_MASK;
 461:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_bank = (ep_config->ep_address & USB_EP_DIR_IN) ? 1 : 0;
 462:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 463:tmk_core/protocol/arm_atsam/usb/usb.c ****     switch (ep_config->ep_type) {
 464:tmk_core/protocol/arm_atsam/usb/usb.c ****         case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
 465:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) 
 466:tmk_core/protocol/arm_atsam/usb/usb.c ****             return STATUS_OK;
 467:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 468:tmk_core/protocol/arm_atsam/usb/usb.c ****         case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
 469:tmk_core/protocol/arm_atsam/usb/usb.c ****             if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE
 470:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg       = USB_DEVICE_EPCFG_E
 471:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATU
 472:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATU
 473:tmk_core/protocol/arm_atsam/usb/usb.c ****             } else {
 474:tmk_core/protocol/arm_atsam/usb/usb.c ****                 return STATUS_ERR_DENIED;
 475:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 476:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (true == ep_config->auto_zlp) {
 477:tmk_core/protocol/arm_atsam/usb/usb.c ****                 usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg |= US
 478:tmk_core/protocol/arm_atsam/usb/usb.c ****                 usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg |= US
 479:tmk_core/protocol/arm_atsam/usb/usb.c ****             } else {
 480:tmk_core/protocol/arm_atsam/usb/usb.c ****                 usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg &= ~U
 481:tmk_core/protocol/arm_atsam/usb/usb.c ****                 usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg &= ~U
 482:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 483:tmk_core/protocol/arm_atsam/usb/usb.c ****             usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.SIZE = ep
 484:tmk_core/protocol/arm_atsam/usb/usb.c ****             usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.SIZE = ep
 485:tmk_core/protocol/arm_atsam/usb/usb.c ****             return STATUS_OK;
 486:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 487:tmk_core/protocol/arm_atsam/usb/usb.c ****         case USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS:
 488:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (ep_bank) {
 489:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EP
 490:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 491:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPS
 492:tmk_core/protocol/arm_atsam/usb/usb.c ****                 } else {
 493:tmk_core/protocol/arm_atsam/usb/usb.c ****                     return STATUS_ERR_DENIED;
 494:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 495:tmk_core/protocol/arm_atsam/usb/usb.c ****             } else {
 496:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EP
 497:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 498:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPS
 499:tmk_core/protocol/arm_atsam/usb/usb.c ****                 } else {
 500:tmk_core/protocol/arm_atsam/usb/usb.c ****                     return STATUS_ERR_DENIED;
 501:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 502:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 503:tmk_core/protocol/arm_atsam/usb/usb.c ****             break;
 504:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 505:tmk_core/protocol/arm_atsam/usb/usb.c ****         case USB_DEVICE_ENDPOINT_TYPE_BULK:
 506:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (ep_bank) {
 507:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EP
 508:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 509:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPS
 510:tmk_core/protocol/arm_atsam/usb/usb.c ****                 } else {
 511:tmk_core/protocol/arm_atsam/usb/usb.c ****                     return STATUS_ERR_DENIED;
 512:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 513:tmk_core/protocol/arm_atsam/usb/usb.c ****             } else {
 514:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EP
 515:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 516:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPS
 517:tmk_core/protocol/arm_atsam/usb/usb.c ****                 } else {
 518:tmk_core/protocol/arm_atsam/usb/usb.c ****                     return STATUS_ERR_DENIED;
 519:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 520:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 521:tmk_core/protocol/arm_atsam/usb/usb.c ****             break;
 522:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 523:tmk_core/protocol/arm_atsam/usb/usb.c ****         case USB_DEVICE_ENDPOINT_TYPE_INTERRUPT:
 524:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (ep_bank) {
 525:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EP
 526:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 527:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPS
 528:tmk_core/protocol/arm_atsam/usb/usb.c ****                 } else {
 529:tmk_core/protocol/arm_atsam/usb/usb.c ****                     return STATUS_ERR_DENIED;
 530:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 531:tmk_core/protocol/arm_atsam/usb/usb.c ****             } else {
 532:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EP
 533:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 534:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPS
 535:tmk_core/protocol/arm_atsam/usb/usb.c ****                 } else {
 536:tmk_core/protocol/arm_atsam/usb/usb.c ****                     return STATUS_ERR_DENIED;
 537:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 538:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 539:tmk_core/protocol/arm_atsam/usb/usb.c ****             break;
 540:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 541:tmk_core/protocol/arm_atsam/usb/usb.c ****         default:
 542:tmk_core/protocol/arm_atsam/usb/usb.c ****             break;
 543:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 544:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 545:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.bit.SIZE = ep_c
 546:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 547:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (true == ep_config->auto_zlp) {
 548:tmk_core/protocol/arm_atsam/usb/usb.c ****         usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_
 549:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 550:tmk_core/protocol/arm_atsam/usb/usb.c ****         usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg &= ~USB
 551:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 552:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 553:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 554:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 555:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 556:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 557:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Check if current endpoint is configured
 558:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 559:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param module_inst   Pointer to USB software instance struct
 560:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param ep            Endpoint address (direction & number)
 561:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 562:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return \c true if endpoint is configured and ready to use
 563:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 564:tmk_core/protocol/arm_atsam/usb/usb.c **** bool usb_device_endpoint_is_configured(struct usb_module *module_inst, uint8_t ep) {
 565:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num = ep & USB_EP_ADDR_MASK;
 566:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t flag;
 567:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 568:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (ep & USB_EP_DIR_IN) {
 569:tmk_core/protocol/arm_atsam/usb/usb.c ****         flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE1);
 570:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 571:tmk_core/protocol/arm_atsam/usb/usb.c ****         flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE0);
 572:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 573:tmk_core/protocol/arm_atsam/usb/usb.c ****     return ((enum usb_device_endpoint_type)(flag) != USB_DEVICE_ENDPOINT_TYPE_DISABLE);
 574:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 575:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 576:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 577:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Abort ongoing job on the endpoint
 578:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 579:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param module_inst Pointer to USB software instance struct
 580:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param ep          Endpoint address
 581:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 582:tmk_core/protocol/arm_atsam/usb/usb.c **** void usb_device_endpoint_abort_job(struct usb_module *module_inst, uint8_t ep) {
 583:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num;
 584:tmk_core/protocol/arm_atsam/usb/usb.c ****     ep_num = ep & USB_EP_ADDR_MASK;
 585:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 586:tmk_core/protocol/arm_atsam/usb/usb.c ****     // Stop transfer
 587:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (ep & USB_EP_DIR_IN) {
 588:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1
 589:tmk_core/protocol/arm_atsam/usb/usb.c ****         // Eventually ack a transfer occur during abort
 590:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
 591:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 592:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0
 593:tmk_core/protocol/arm_atsam/usb/usb.c ****         // Eventually ack a transfer occur during abort
 594:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
 595:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 596:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 597:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 598:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 599:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Check if endpoint is halted
 600:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 601:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param module_inst Pointer to USB software instance struct
 602:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param ep          Endpoint address
 603:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 604:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return \c true if the endpoint is halted
 605:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 606:tmk_core/protocol/arm_atsam/usb/usb.c **** bool usb_device_endpoint_is_halted(struct usb_module *module_inst, uint8_t ep) {
 607:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num = ep & USB_EP_ADDR_MASK;
 608:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 609:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (ep & USB_EP_DIR_IN) {
 610:tmk_core/protocol/arm_atsam/usb/usb.c ****         return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSE
 611:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 612:tmk_core/protocol/arm_atsam/usb/usb.c ****         return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSE
 613:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 614:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 615:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 616:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 617:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Halt the endpoint (send STALL)
 618:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 619:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param module_inst Pointer to USB software instance struct
 620:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param ep          Endpoint address
 621:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 622:tmk_core/protocol/arm_atsam/usb/usb.c **** void usb_device_endpoint_set_halt(struct usb_module *module_inst, uint8_t ep) {
 623:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num = ep & USB_EP_ADDR_MASK;
 624:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 625:tmk_core/protocol/arm_atsam/usb/usb.c ****     // Stall endpoint
 626:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (ep & USB_EP_DIR_IN) {
 627:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STA
 628:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 629:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STA
 630:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 631:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 632:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 633:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 634:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Clear endpoint halt state
 635:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 636:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param module_inst Pointer to USB software instance struct
 637:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param ep          Endpoint address
 638:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 639:tmk_core/protocol/arm_atsam/usb/usb.c **** void usb_device_endpoint_clear_halt(struct usb_module *module_inst, uint8_t ep) {
 640:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num = ep & USB_EP_ADDR_MASK;
 641:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 642:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (ep & USB_EP_DIR_IN) {
 643:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_ST
 644:tmk_core/protocol/arm_atsam/usb/usb.c ****             // Remove stall request
 645:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR
 646:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG
 647:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG
 648:tmk_core/protocol/arm_atsam/usb/usb.c ****                 // The Stall has occurred, then reset data toggle
 649:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATU
 650:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 651:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 652:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 653:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_ST
 654:tmk_core/protocol/arm_atsam/usb/usb.c ****             // Remove stall request
 655:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR
 656:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG
 657:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG
 658:tmk_core/protocol/arm_atsam/usb/usb.c ****                 // The Stall has occurred, then reset data toggle
 659:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATU
 660:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 661:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 662:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 663:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 664:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 665:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 666:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Start write buffer job on a endpoint
 667:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 668:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param module_inst Pointer to USB module instance
 669:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param ep_num      Endpoint number
 670:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param pbuf        Pointer to buffer
 671:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param buf_size    Size of buffer
 672:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 673:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of procedure
 674:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK Job started successfully
 675:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_ERR_DENIED Endpoint is not ready
 676:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 677:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_endpoint_write_buffer_job(struct usb_module *module_inst, uint8_t ep_nu
 678:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 679:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 680:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst->hw);
 681:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(ep_num < USB_EPT_NUM);
 682:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 683:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t flag;
 684:tmk_core/protocol/arm_atsam/usb/usb.c ****     flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE1);
 685:tmk_core/protocol/arm_atsam/usb/usb.c ****     if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
 686:tmk_core/protocol/arm_atsam/usb/usb.c ****         return STATUS_ERR_DENIED;
 687:tmk_core/protocol/arm_atsam/usb/usb.c ****     };
 688:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 689:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* get endpoint configuration from setting register */
 690:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].ADDR.reg                     
 691:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.MULTI_PACKET_SIZE
 692:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT       
 693:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg                                 
 694:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 695:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 696:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 697:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 698:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 699:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Start read buffer job on a endpoint
 700:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 701:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param module_inst Pointer to USB module instance
 702:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param ep_num      Endpoint number
 703:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param pbuf        Pointer to buffer
 704:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param buf_size    Size of buffer
 705:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 706:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of procedure
 707:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK Job started successfully
 708:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_ERR_DENIED Endpoint is not ready
 709:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 710:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_endpoint_read_buffer_job(struct usb_module *module_inst, uint8_t ep_num
 711:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 712:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 713:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst->hw);
 714:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(ep_num < USB_EPT_NUM);
 715:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 716:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t flag;
 717:tmk_core/protocol/arm_atsam/usb/usb.c ****     flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE0);
 718:tmk_core/protocol/arm_atsam/usb/usb.c ****     if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
 719:tmk_core/protocol/arm_atsam/usb/usb.c ****         return STATUS_ERR_DENIED;
 720:tmk_core/protocol/arm_atsam/usb/usb.c ****     };
 721:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 722:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* get endpoint configuration from setting register */
 723:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].ADDR.reg                     
 724:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE
 725:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT       
 726:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg                                 
 727:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 728:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 729:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 730:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 731:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 732:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Start setup packet read job on a endpoint
 733:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 734:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param module_inst Pointer to USB device module instance
 735:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param pbuf        Pointer to buffer
 736:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 737:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of procedure
 738:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK Job started successfully
 739:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_ERR_DENIED Endpoint is not ready
 740:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 741:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_device_endpoint_setup_buffer_job(struct usb_module *module_inst, uint8_t *pbuf
 742:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 743:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 744:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst->hw);
 745:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 746:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* get endpoint configuration from setting register */
 747:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].ADDR.reg                      = (u
 748:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 8;
 749:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT        = 0;
 750:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.DeviceEndpoint[0].EPSTATUSCLR.reg                                  = US
 751:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 752:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
 753:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 754:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 755:tmk_core/protocol/arm_atsam/usb/usb.c **** static void _usb_device_interrupt_handler(void) {
  27              		.loc 1 755 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  32              		.cfi_def_cfa_offset 32
  33              		.cfi_offset 4, -32
  34              		.cfi_offset 5, -28
  35              		.cfi_offset 6, -24
  36              		.cfi_offset 7, -20
  37              		.cfi_offset 8, -16
  38              		.cfi_offset 9, -12
  39              		.cfi_offset 10, -8
  40              		.cfi_offset 14, -4
 756:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint16_t ep_inst;
 757:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint16_t flags, flags_run;
 758:tmk_core/protocol/arm_atsam/usb/usb.c ****     ep_inst = _usb_instances->hw->DEVICE.EPINTSMRY.reg;
  41              		.loc 1 758 0
  42 0004 794C     		ldr	r4, .L63
  43 0006 2068     		ldr	r0, [r4]
  44 0008 0268     		ldr	r2, [r0]
  45 000a 158C     		ldrh	r5, [r2, #32]
  46 000c ADB2     		uxth	r5, r5
  47              	.LVL0:
 759:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 760:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* device interrupt */
 761:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (0 == ep_inst) {
  48              		.loc 1 761 0
  49 000e 5DBB     		cbnz	r5, .L21
  50              	.LBB8:
 762:tmk_core/protocol/arm_atsam/usb/usb.c ****         int i;
 763:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 764:tmk_core/protocol/arm_atsam/usb/usb.c ****         /* get interrupt flags */
 765:tmk_core/protocol/arm_atsam/usb/usb.c ****         flags     = _usb_instances->hw->DEVICE.INTFLAG.reg;
  51              		.loc 1 765 0
  52 0010 978B     		ldrh	r7, [r2, #28]
 766:tmk_core/protocol/arm_atsam/usb/usb.c ****         flags_run = flags & _usb_instances->device_enabled_callback_mask & _usb_instances->device_r
  53              		.loc 1 766 0
  54 0012 B0F8A260 		ldrh	r6, [r0, #162]
  55 0016 B0F8A030 		ldrh	r3, [r0, #160]
 767:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 768:tmk_core/protocol/arm_atsam/usb/usb.c ****         for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
 769:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (flags & _usb_device_irq_bits[i]) {
  56              		.loc 1 769 0
  57 001a DFF8E081 		ldr	r8, .L63+16
 770:tmk_core/protocol/arm_atsam/usb/usb.c ****                 _usb_instances->hw->DEVICE.INTFLAG.reg = _usb_device_irq_bits[i];
 771:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 772:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (flags_run & _usb_device_irq_bits[i]) {
 773:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
 774:tmk_core/protocol/arm_atsam/usb/usb.c ****                     device_callback_lpm_wakeup_enable = usb_descriptor_table.usb_endpoint_table[0].
  58              		.loc 1 774 0
  59 001e DFF8D4A1 		ldr	r10, .L63+8
 765:tmk_core/protocol/arm_atsam/usb/usb.c ****         flags_run = flags & _usb_instances->device_enabled_callback_mask & _usb_instances->device_r
  60              		.loc 1 765 0
  61 0022 BFB2     		uxth	r7, r7
  62              	.LVL1:
 766:tmk_core/protocol/arm_atsam/usb/usb.c **** 
  63              		.loc 1 766 0
  64 0024 1E40     		ands	r6, r6, r3
  65 0026 3E40     		ands	r6, r6, r7
  66              	.LVL2:
 775:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 776:tmk_core/protocol/arm_atsam/usb/usb.c ****                 (_usb_instances->device_callback[i])(_usb_instances, &device_callback_lpm_wakeup_en
  67              		.loc 1 776 0
  68 0028 04F10409 		add	r9, r4, #4
  69              	.LVL3:
  70              	.L6:
 769:tmk_core/protocol/arm_atsam/usb/usb.c ****                 _usb_instances->hw->DEVICE.INTFLAG.reg = _usb_device_irq_bits[i];
  71              		.loc 1 769 0
  72 002c 38F81530 		ldrh	r3, [r8, r5, lsl #1]
  73 0030 3B42     		tst	r3, r7
 770:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
  74              		.loc 1 770 0
  75 0032 1EBF     		ittt	ne
  76 0034 2268     		ldrne	r2, [r4]
  77 0036 1268     		ldrne	r2, [r2]
  78 0038 9383     		strhne	r3, [r2, #28]	@ movhi
 772:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
  79              		.loc 1 772 0
  80 003a 3342     		tst	r3, r6
  81 003c 0FD0     		beq	.L4
 773:tmk_core/protocol/arm_atsam/usb/usb.c ****                     device_callback_lpm_wakeup_enable = usb_descriptor_table.usb_endpoint_table[0].
  82              		.loc 1 773 0
  83 003e 062D     		cmp	r5, #6
 774:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
  84              		.loc 1 774 0
  85 0040 08BF     		it	eq
  86 0042 BAF80830 		ldrheq	r3, [r10, #8]
  87              		.loc 1 776 0
  88 0046 2068     		ldr	r0, [r4]
 774:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
  89              		.loc 1 774 0
  90 0048 02BF     		ittt	eq
  91 004a C3F30A13 		ubfxeq	r3, r3, #4, #11
  92 004e 03F48073 		andeq	r3, r3, #256
  93 0052 6360     		streq	r3, [r4, #4]
  94              		.loc 1 776 0
  95 0054 00EB8503 		add	r3, r0, r5, lsl #2
  96 0058 4946     		mov	r1, r9
  97 005a 5B68     		ldr	r3, [r3, #4]
  98 005c 9847     		blx	r3
  99              	.LVL4:
 100              	.L4:
 768:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (flags & _usb_device_irq_bits[i]) {
 101              		.loc 1 768 0 discriminator 2
 102 005e 0135     		adds	r5, r5, #1
 103              	.LVL5:
 104 0060 072D     		cmp	r5, #7
 105 0062 E3D1     		bne	.L6
 106              	.LVL6:
 107              	.L1:
 108              	.LBE8:
 777:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 778:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 779:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 780:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 781:tmk_core/protocol/arm_atsam/usb/usb.c ****         /* endpoint interrupt */
 782:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 783:tmk_core/protocol/arm_atsam/usb/usb.c ****         for (uint8_t i = 0; i < USB_EPT_NUM; i++) {
 784:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (ep_inst & (1 << i)) {
 785:tmk_core/protocol/arm_atsam/usb/usb.c ****                 flags     = _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg;
 786:tmk_core/protocol/arm_atsam/usb/usb.c ****                 flags_run = flags & _usb_instances->device_endpoint_enabled_callback_mask[i] & _usb
 787:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 788:tmk_core/protocol/arm_atsam/usb/usb.c ****                 // endpoint transfer stall interrupt
 789:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if (flags & USB_DEVICE_EPINTFLAG_STALL_Msk) {
 790:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPI
 791:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 792:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.endpoint_address                          = USB_EP_DIR_IN 
 793:tmk_core/protocol/arm_atsam/usb/usb.c ****                     } else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEV
 794:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 795:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.endpoint_address                          = USB_EP_DIR_OUT
 796:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 797:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 798:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (flags_run & USB_DEVICE_EPINTFLAG_STALL_Msk) {
 799:tmk_core/protocol/arm_atsam/usb/usb.c ****                         (_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_S
 800:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 801:tmk_core/protocol/arm_atsam/usb/usb.c ****                     return;
 802:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 803:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 804:tmk_core/protocol/arm_atsam/usb/usb.c ****                 // endpoint received setup interrupt
 805:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
 806:tmk_core/protocol/arm_atsam/usb/usb.c ****                     _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFL
 807:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (_usb_instances->device_endpoint_enabled_callback_mask[i] & _usb_endpoint_ir
 808:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpo
 809:tmk_core/protocol/arm_atsam/usb/usb.c ****                         (_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_R
 810:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 811:tmk_core/protocol/arm_atsam/usb/usb.c ****                     return;
 812:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 813:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 814:tmk_core/protocol/arm_atsam/usb/usb.c ****                 // endpoint transfer complete interrupt
 815:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if (flags & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
 816:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPI
 817:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 818:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.endpoint_address                          = USB_EP_DIR_IN 
 819:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.sent_bytes                                = (uint16_t)(usb
 820:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 821:tmk_core/protocol/arm_atsam/usb/usb.c ****                     } else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEV
 822:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 823:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.endpoint_address                          = USB_EP_DIR_OUT
 824:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.received_bytes                            = (uint16_t)(usb
 825:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.out_buffer_size                           = (uint16_t)(usb
 826:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 827:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (flags_run & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
 828:tmk_core/protocol/arm_atsam/usb/usb.c ****                         (_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_T
 829:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 830:tmk_core/protocol/arm_atsam/usb/usb.c ****                     return;
 831:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 832:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 833:tmk_core/protocol/arm_atsam/usb/usb.c ****                 // endpoint transfer fail interrupt
 834:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if (flags & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
 835:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPI
 836:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 837:tmk_core/protocol/arm_atsam/usb/usb.c ****                         if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.
 838:tmk_core/protocol/arm_atsam/usb/usb.c ****                             usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.
 839:tmk_core/protocol/arm_atsam/usb/usb.c ****                         }
 840:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
 841:tmk_core/protocol/arm_atsam/usb/usb.c ****                         if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE
 842:tmk_core/protocol/arm_atsam/usb/usb.c ****                             return;
 843:tmk_core/protocol/arm_atsam/usb/usb.c ****                         }
 844:tmk_core/protocol/arm_atsam/usb/usb.c ****                     } else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEV
 845:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 846:tmk_core/protocol/arm_atsam/usb/usb.c ****                         if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.
 847:tmk_core/protocol/arm_atsam/usb/usb.c ****                             usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.
 848:tmk_core/protocol/arm_atsam/usb/usb.c ****                         }
 849:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
 850:tmk_core/protocol/arm_atsam/usb/usb.c ****                         if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE
 851:tmk_core/protocol/arm_atsam/usb/usb.c ****                             return;
 852:tmk_core/protocol/arm_atsam/usb/usb.c ****                         }
 853:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 854:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 855:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (flags_run & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
 856:tmk_core/protocol/arm_atsam/usb/usb.c ****                         (_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_T
 857:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 858:tmk_core/protocol/arm_atsam/usb/usb.c ****                     return;
 859:tmk_core/protocol/arm_atsam/usb/usb.c ****                 }
 860:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 861:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 862:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 863:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 109              		.loc 1 863 0
 110 0064 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 111              	.LVL7:
 112              	.L21:
 113 0068 0023     		movs	r3, #0
 114              	.L2:
 115              	.LBB9:
 784:tmk_core/protocol/arm_atsam/usb/usb.c ****                 flags     = _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg;
 116              		.loc 1 784 0
 117 006a 45FA03F1 		asr	r1, r5, r3
 118 006e CE07     		lsls	r6, r1, #31
 119 0070 DFB2     		uxtb	r7, r3
 120              	.LVL8:
 121 0072 40F1B580 		bpl	.L8
 785:tmk_core/protocol/arm_atsam/usb/usb.c ****                 flags_run = flags & _usb_instances->device_endpoint_enabled_callback_mask[i] & _usb
 122              		.loc 1 785 0
 123 0076 03F1080C 		add	ip, r3, #8
 124 007a 02EB4C11 		add	r1, r2, ip, lsl #5
 125 007e 00EB030E 		add	lr, r0, r3
 126 0082 01F10708 		add	r8, r1, #7
 127 0086 C979     		ldrb	r1, [r1, #7]	@ zero_extendqisi2
 128 0088 9EF8AC60 		ldrb	r6, [lr, #172]	@ zero_extendqisi2
 129 008c 9EF8A490 		ldrb	r9, [lr, #164]	@ zero_extendqisi2
 130 0090 C9B2     		uxtb	r1, r1
 131              	.LVL9:
 132 0092 0E40     		ands	r6, r6, r1
 789:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPI
 133              		.loc 1 789 0
 134 0094 11F0600F 		tst	r1, #96
 135 0098 06EA0906 		and	r6, r6, r9
 136              	.LVL10:
 137 009c 1DD0     		beq	.L9
 138 009e 02EB4312 		add	r2, r2, r3, lsl #5
 790:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 139              		.loc 1 790 0
 140 00a2 92F80711 		ldrb	r1, [r2, #263]	@ zero_extendqisi2
 141              	.LVL11:
 142 00a6 4D06     		lsls	r5, r1, #25
 143              	.LVL12:
 144 00a8 0FD5     		bpl	.L10
 791:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.endpoint_address                          = USB_EP_DIR_IN 
 145              		.loc 1 791 0
 146 00aa 4021     		movs	r1, #64
 147 00ac 82F80711 		strb	r1, [r2, #263]
 792:tmk_core/protocol/arm_atsam/usb/usb.c ****                     } else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEV
 148              		.loc 1 792 0
 149 00b0 67F07F07 		orn	r7, r7, #127
 150              	.LVL13:
 151              	.L60:
 795:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 152              		.loc 1 795 0
 153 00b4 A773     		strb	r7, [r4, #14]
 154              	.L11:
 798:tmk_core/protocol/arm_atsam/usb/usb.c ****                         (_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_S
 155              		.loc 1 798 0
 156 00b6 16F0600F 		tst	r6, #96
 157 00ba D3D0     		beq	.L1
 799:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 158              		.loc 1 799 0
 159 00bc 00EB0313 		add	r3, r0, r3, lsl #4
 160              	.LVL14:
 161 00c0 DB6A     		ldr	r3, [r3, #44]
 162              	.LVL15:
 163              	.L62:
 856:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 164              		.loc 1 856 0
 165 00c2 4B49     		ldr	r1, .L63+4
 166              	.LBE9:
 167              		.loc 1 863 0
 168 00c4 BDE8F047 		pop	{r4, r5, r6, r7, r8, r9, r10, lr}
 169              		.cfi_remember_state
 170              		.cfi_restore 14
 171              		.cfi_restore 10
 172              		.cfi_restore 9
 173              		.cfi_restore 8
 174              		.cfi_restore 7
 175              		.cfi_restore 6
 176              		.cfi_restore 5
 177              		.cfi_restore 4
 178              		.cfi_def_cfa_offset 0
 179              	.LBB10:
 856:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 180              		.loc 1 856 0
 181 00c8 1847     		bx	r3	@ indirect register sibling call
 182              	.LVL16:
 183              	.L10:
 184              		.cfi_restore_state
 793:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 185              		.loc 1 793 0
 186 00ca 92F80711 		ldrb	r1, [r2, #263]	@ zero_extendqisi2
 187 00ce 8906     		lsls	r1, r1, #26
 188 00d0 F1D5     		bpl	.L11
 794:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.endpoint_address                          = USB_EP_DIR_OUT
 189              		.loc 1 794 0
 190 00d2 2021     		movs	r1, #32
 191 00d4 82F80711 		strb	r1, [r2, #263]
 192 00d8 ECE7     		b	.L60
 193              	.LVL17:
 194              	.L9:
 805:tmk_core/protocol/arm_atsam/usb/usb.c ****                     _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFL
 195              		.loc 1 805 0
 196 00da 11F0100F 		tst	r1, #16
 197 00de 11D0     		beq	.L12
 806:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (_usb_instances->device_endpoint_enabled_callback_mask[i] & _usb_endpoint_ir
 198              		.loc 1 806 0
 199 00e0 1022     		movs	r2, #16
 200 00e2 88F80020 		strb	r2, [r8]
 807:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpo
 201              		.loc 1 807 0
 202 00e6 9EF8AC20 		ldrb	r2, [lr, #172]	@ zero_extendqisi2
 203 00ea D206     		lsls	r2, r2, #27
 204 00ec BAD5     		bpl	.L1
 808:tmk_core/protocol/arm_atsam/usb/usb.c ****                         (_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_R
 205              		.loc 1 808 0
 206 00ee 414A     		ldr	r2, .L63+8
 207 00f0 02EB4312 		add	r2, r2, r3, lsl #5
 809:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 208              		.loc 1 809 0
 209 00f4 00EB0313 		add	r3, r0, r3, lsl #4
 808:tmk_core/protocol/arm_atsam/usb/usb.c ****                         (_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_R
 210              		.loc 1 808 0
 211 00f8 5268     		ldr	r2, [r2, #4]
 809:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 212              		.loc 1 809 0
 213 00fa 9B6A     		ldr	r3, [r3, #40]
 808:tmk_core/protocol/arm_atsam/usb/usb.c ****                         (_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_R
 214              		.loc 1 808 0
 215 00fc C2F30D02 		ubfx	r2, r2, #0, #14
 216 0100 2281     		strh	r2, [r4, #8]	@ movhi
 217 0102 DEE7     		b	.L62
 218              	.L12:
 815:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPI
 219              		.loc 1 815 0
 220 0104 11F0030F 		tst	r1, #3
 221 0108 2AD0     		beq	.L13
 222 010a 5901     		lsls	r1, r3, #5
 223              	.LVL18:
 224 010c 0A44     		add	r2, r2, r1
 816:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 225              		.loc 1 816 0
 226 010e 92F80751 		ldrb	r5, [r2, #263]	@ zero_extendqisi2
 227              	.LVL19:
 228 0112 AD07     		lsls	r5, r5, #30
 229 0114 11D5     		bpl	.L14
 817:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.endpoint_address                          = USB_EP_DIR_IN 
 230              		.loc 1 817 0
 231 0116 0225     		movs	r5, #2
 232 0118 82F80751 		strb	r5, [r2, #263]
 819:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 233              		.loc 1 819 0
 234 011c 364A     		ldr	r2, .L63+12
 818:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.sent_bytes                                = (uint16_t)(usb
 235              		.loc 1 818 0
 236 011e 67F07F07 		orn	r7, r7, #127
 237              	.LVL20:
 819:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 238              		.loc 1 819 0
 239 0122 0A44     		add	r2, r2, r1
 818:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.sent_bytes                                = (uint16_t)(usb
 240              		.loc 1 818 0
 241 0124 A773     		strb	r7, [r4, #14]
 819:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 242              		.loc 1 819 0
 243 0126 5268     		ldr	r2, [r2, #4]
 244 0128 C2F30D02 		ubfx	r2, r2, #0, #14
 245 012c 6281     		strh	r2, [r4, #10]	@ movhi
 246              	.L15:
 827:tmk_core/protocol/arm_atsam/usb/usb.c ****                         (_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_T
 247              		.loc 1 827 0
 248 012e B607     		lsls	r6, r6, #30
 249              	.LVL21:
 250 0130 98D0     		beq	.L1
 828:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 251              		.loc 1 828 0
 252 0132 00EB0313 		add	r3, r0, r3, lsl #4
 253              	.LVL22:
 254 0136 1B6A     		ldr	r3, [r3, #32]
 255 0138 C3E7     		b	.L62
 256              	.LVL23:
 257              	.L14:
 821:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 258              		.loc 1 821 0
 259 013a 92F80751 		ldrb	r5, [r2, #263]	@ zero_extendqisi2
 260 013e ED07     		lsls	r5, r5, #31
 261 0140 F5D5     		bpl	.L15
 822:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.endpoint_address                          = USB_EP_DIR_OUT
 262              		.loc 1 822 0
 263 0142 0125     		movs	r5, #1
 264 0144 82F80751 		strb	r5, [r2, #263]
 824:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.out_buffer_size                           = (uint16_t)(usb
 265              		.loc 1 824 0
 266 0148 2A4A     		ldr	r2, .L63+8
 823:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.received_bytes                            = (uint16_t)(usb
 267              		.loc 1 823 0
 268 014a A773     		strb	r7, [r4, #14]
 824:tmk_core/protocol/arm_atsam/usb/usb.c ****                         ep_callback_para.out_buffer_size                           = (uint16_t)(usb
 269              		.loc 1 824 0
 270 014c 0A44     		add	r2, r2, r1
 271 014e 5168     		ldr	r1, [r2, #4]
 272 0150 C1F30D01 		ubfx	r1, r1, #0, #14
 273 0154 2181     		strh	r1, [r4, #8]	@ movhi
 825:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 274              		.loc 1 825 0
 275 0156 5268     		ldr	r2, [r2, #4]
 276 0158 C2F38D32 		ubfx	r2, r2, #14, #14
 277 015c A281     		strh	r2, [r4, #12]	@ movhi
 278 015e E6E7     		b	.L15
 279              	.LVL24:
 280              	.L13:
 834:tmk_core/protocol/arm_atsam/usb/usb.c ****                     if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPI
 281              		.loc 1 834 0
 282 0160 11F00C0F 		tst	r1, #12
 283 0164 3CD0     		beq	.L8
 284 0166 5901     		lsls	r1, r3, #5
 285              	.LVL25:
 286 0168 0A44     		add	r2, r2, r1
 835:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 287              		.loc 1 835 0
 288 016a 92F80751 		ldrb	r5, [r2, #263]	@ zero_extendqisi2
 289              	.LVL26:
 290 016e 2D07     		lsls	r5, r5, #28
 291 0170 1ED5     		bpl	.L16
 836:tmk_core/protocol/arm_atsam/usb/usb.c ****                         if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.
 292              		.loc 1 836 0
 293 0172 0825     		movs	r5, #8
 294 0174 82F80751 		strb	r5, [r2, #263]
 837:tmk_core/protocol/arm_atsam/usb/usb.c ****                             usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.
 295              		.loc 1 837 0
 296 0178 1E4A     		ldr	r2, .L63+8
 297 017a 0A44     		add	r2, r2, r1
 840:tmk_core/protocol/arm_atsam/usb/usb.c ****                         if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE
 298              		.loc 1 840 0
 299 017c 67F07F07 		orn	r7, r7, #127
 300              	.LVL27:
 837:tmk_core/protocol/arm_atsam/usb/usb.c ****                             usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.
 301              		.loc 1 837 0
 302 0180 917E     		ldrb	r1, [r2, #26]	@ zero_extendqisi2
 840:tmk_core/protocol/arm_atsam/usb/usb.c ****                         if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE
 303              		.loc 1 840 0
 304 0182 A773     		strb	r7, [r4, #14]
 837:tmk_core/protocol/arm_atsam/usb/usb.c ****                             usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.
 305              		.loc 1 837 0
 306 0184 8907     		lsls	r1, r1, #30
 838:tmk_core/protocol/arm_atsam/usb/usb.c ****                         }
 307              		.loc 1 838 0
 308 0186 42BF     		ittt	mi
 309 0188 917E     		ldrbmi	r1, [r2, #26]	@ zero_extendqisi2
 310 018a 01F0FD01 		andmi	r1, r1, #253
 311 018e 9176     		strbmi	r1, [r2, #26]
 841:tmk_core/protocol/arm_atsam/usb/usb.c ****                             return;
 312              		.loc 1 841 0
 313 0190 0268     		ldr	r2, [r0]
 314 0192 02EB4C12 		add	r2, r2, ip, lsl #5
 315 0196 D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 316 0198 12F0020F 		tst	r2, #2
 317              	.L61:
 318 019c 7FF462AF 		bne	.L1
 319              	.L19:
 855:tmk_core/protocol/arm_atsam/usb/usb.c ****                         (_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_T
 320              		.loc 1 855 0
 321 01a0 16F00C0F 		tst	r6, #12
 322 01a4 3FF45EAF 		beq	.L1
 856:tmk_core/protocol/arm_atsam/usb/usb.c ****                     }
 323              		.loc 1 856 0
 324 01a8 00EB0313 		add	r3, r0, r3, lsl #4
 325              	.LVL28:
 326 01ac 5B6A     		ldr	r3, [r3, #36]
 327 01ae 88E7     		b	.L62
 328              	.LVL29:
 329              	.L16:
 844:tmk_core/protocol/arm_atsam/usb/usb.c ****                         _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPI
 330              		.loc 1 844 0
 331 01b0 92F80751 		ldrb	r5, [r2, #263]	@ zero_extendqisi2
 332 01b4 6D07     		lsls	r5, r5, #29
 333 01b6 F3D5     		bpl	.L19
 845:tmk_core/protocol/arm_atsam/usb/usb.c ****                         if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.
 334              		.loc 1 845 0
 335 01b8 0425     		movs	r5, #4
 336 01ba 82F80751 		strb	r5, [r2, #263]
 846:tmk_core/protocol/arm_atsam/usb/usb.c ****                             usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.
 337              		.loc 1 846 0
 338 01be 0D4A     		ldr	r2, .L63+8
 849:tmk_core/protocol/arm_atsam/usb/usb.c ****                         if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE
 339              		.loc 1 849 0
 340 01c0 A773     		strb	r7, [r4, #14]
 846:tmk_core/protocol/arm_atsam/usb/usb.c ****                             usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.
 341              		.loc 1 846 0
 342 01c2 0A44     		add	r2, r2, r1
 343 01c4 917A     		ldrb	r1, [r2, #10]	@ zero_extendqisi2
 344 01c6 8907     		lsls	r1, r1, #30
 847:tmk_core/protocol/arm_atsam/usb/usb.c ****                         }
 345              		.loc 1 847 0
 346 01c8 42BF     		ittt	mi
 347 01ca 917A     		ldrbmi	r1, [r2, #10]	@ zero_extendqisi2
 348 01cc 01F0FD01 		andmi	r1, r1, #253
 349 01d0 9172     		strbmi	r1, [r2, #10]
 850:tmk_core/protocol/arm_atsam/usb/usb.c ****                             return;
 350              		.loc 1 850 0
 351 01d2 0268     		ldr	r2, [r0]
 352 01d4 02EB4C12 		add	r2, r2, ip, lsl #5
 353 01d8 D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 354 01da 12F0010F 		tst	r2, #1
 355 01de DDE7     		b	.L61
 356              	.LVL30:
 357              	.L8:
 358 01e0 0133     		adds	r3, r3, #1
 359              	.LVL31:
 783:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (ep_inst & (1 << i)) {
 360              		.loc 1 783 0 discriminator 2
 361 01e2 082B     		cmp	r3, #8
 362 01e4 7FF441AF 		bne	.L2
 363 01e8 3CE7     		b	.L1
 364              	.L64:
 365 01ea 00BF     		.align	2
 366              	.L63:
 367 01ec 00000000 		.word	.LANCHOR0
 368 01f0 08000000 		.word	.LANCHOR0+8
 369 01f4 00000000 		.word	usb_descriptor_table
 370 01f8 10000000 		.word	usb_descriptor_table+16
 371 01fc 00000000 		.word	.LANCHOR1
 372              	.LBE10:
 373              		.cfi_endproc
 374              	.LFE194:
 376              		.section	.text.usb_device_register_callback,"ax",%progbits
 377              		.align	1
 378              		.global	usb_device_register_callback
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 382              		.fpu fpv4-sp-d16
 384              	usb_device_register_callback:
 385              	.LFB176:
 147:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 386              		.loc 1 147 0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 391              	.LVL32:
 153:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 392              		.loc 1 153 0
 393 0000 00EB8103 		add	r3, r0, r1, lsl #2
 394 0004 5A60     		str	r2, [r3, #4]
 156:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 395              		.loc 1 156 0
 396 0006 054A     		ldr	r2, .L66
 397              	.LVL33:
 398 0008 B0F8A030 		ldrh	r3, [r0, #160]
 399              	.LVL34:
 400 000c 32F81120 		ldrh	r2, [r2, r1, lsl #1]
 401 0010 1343     		orrs	r3, r3, r2
 402 0012 A0F8A030 		strh	r3, [r0, #160]	@ movhi
 403              	.LVL35:
 159:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 404              		.loc 1 159 0
 405 0016 0020     		movs	r0, #0
 406              	.LVL36:
 407 0018 7047     		bx	lr
 408              	.L67:
 409 001a 00BF     		.align	2
 410              	.L66:
 411 001c 00000000 		.word	.LANCHOR1
 412              		.cfi_endproc
 413              	.LFE176:
 415              		.section	.text.usb_device_unregister_callback,"ax",%progbits
 416              		.align	1
 417              		.global	usb_device_unregister_callback
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 421              		.fpu fpv4-sp-d16
 423              	usb_device_unregister_callback:
 424              	.LFB177:
 173:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 425              		.loc 1 173 0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 430              	.LVL37:
 178:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 431              		.loc 1 178 0
 432 0000 00EB8102 		add	r2, r0, r1, lsl #2
 173:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 433              		.loc 1 173 0
 434 0004 0346     		mov	r3, r0
 178:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 435              		.loc 1 178 0
 436 0006 0020     		movs	r0, #0
 437              	.LVL38:
 438 0008 5060     		str	r0, [r2, #4]
 181:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 439              		.loc 1 181 0
 440 000a 054A     		ldr	r2, .L69
 441 000c 32F81110 		ldrh	r1, [r2, r1, lsl #1]
 442              	.LVL39:
 443 0010 B3F8A020 		ldrh	r2, [r3, #160]
 444 0014 22EA0102 		bic	r2, r2, r1
 445 0018 A3F8A020 		strh	r2, [r3, #160]	@ movhi
 184:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 446              		.loc 1 184 0
 447 001c 7047     		bx	lr
 448              	.L70:
 449 001e 00BF     		.align	2
 450              	.L69:
 451 0020 00000000 		.word	.LANCHOR1
 452              		.cfi_endproc
 453              	.LFE177:
 455              		.section	.text.usb_device_enable_callback,"ax",%progbits
 456              		.align	1
 457              		.global	usb_device_enable_callback
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 461              		.fpu fpv4-sp-d16
 463              	usb_device_enable_callback:
 464              	.LFB178:
 198:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 465              		.loc 1 198 0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469              		@ link register save eliminated.
 470              	.LVL40:
 204:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 471              		.loc 1 204 0
 472 0000 064B     		ldr	r3, .L72
 473 0002 0268     		ldr	r2, [r0]
 474 0004 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 475 0008 9383     		strh	r3, [r2, #28]	@ movhi
 207:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 476              		.loc 1 207 0
 477 000a B0F8A220 		ldrh	r2, [r0, #162]
 478 000e 1A43     		orrs	r2, r2, r3
 479 0010 A0F8A220 		strh	r2, [r0, #162]	@ movhi
 209:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 480              		.loc 1 209 0
 481 0014 0268     		ldr	r2, [r0]
 212:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 482              		.loc 1 212 0
 483 0016 0020     		movs	r0, #0
 484              	.LVL41:
 209:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 485              		.loc 1 209 0
 486 0018 1383     		strh	r3, [r2, #24]	@ movhi
 212:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 487              		.loc 1 212 0
 488 001a 7047     		bx	lr
 489              	.L73:
 490              		.align	2
 491              	.L72:
 492 001c 00000000 		.word	.LANCHOR1
 493              		.cfi_endproc
 494              	.LFE178:
 496              		.section	.text.usb_device_disable_callback,"ax",%progbits
 497              		.align	1
 498              		.global	usb_device_disable_callback
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 502              		.fpu fpv4-sp-d16
 504              	usb_device_disable_callback:
 505              	.LFB179:
 225:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 506              		.loc 1 225 0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 0
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 510              		@ link register save eliminated.
 511              	.LVL42:
 231:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 512              		.loc 1 231 0
 513 0000 064B     		ldr	r3, .L75
 514 0002 33F81120 		ldrh	r2, [r3, r1, lsl #1]
 515 0006 B0F8A230 		ldrh	r3, [r0, #162]
 516 000a 23EA0203 		bic	r3, r3, r2
 517 000e A0F8A230 		strh	r3, [r0, #162]	@ movhi
 233:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 518              		.loc 1 233 0
 519 0012 0368     		ldr	r3, [r0]
 236:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 520              		.loc 1 236 0
 521 0014 0020     		movs	r0, #0
 522              	.LVL43:
 233:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 523              		.loc 1 233 0
 524 0016 9A82     		strh	r2, [r3, #20]	@ movhi
 236:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 525              		.loc 1 236 0
 526 0018 7047     		bx	lr
 527              	.L76:
 528 001a 00BF     		.align	2
 529              	.L75:
 530 001c 00000000 		.word	.LANCHOR1
 531              		.cfi_endproc
 532              	.LFE179:
 534              		.section	.text.usb_device_endpoint_register_callback,"ax",%progbits
 535              		.align	1
 536              		.global	usb_device_endpoint_register_callback
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 540              		.fpu fpv4-sp-d16
 542              	usb_device_endpoint_register_callback:
 543              	.LFB180:
 255:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 544              		.loc 1 255 0
 545              		.cfi_startproc
 546              		@ args = 0, pretend = 0, frame = 0
 547              		@ frame_needed = 0, uses_anonymous_args = 0
 548              	.LVL44:
 549 0000 10B5     		push	{r4, lr}
 550              		.cfi_def_cfa_offset 8
 551              		.cfi_offset 4, -8
 552              		.cfi_offset 14, -4
 262:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 553              		.loc 1 262 0
 554 0002 02EB8104 		add	r4, r2, r1, lsl #2
 555 0006 0834     		adds	r4, r4, #8
 556 0008 40F82430 		str	r3, [r0, r4, lsl #2]
 265:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 557              		.loc 1 265 0
 558 000c 054B     		ldr	r3, .L78
 559              	.LVL45:
 560 000e 0844     		add	r0, r0, r1
 561              	.LVL46:
 562 0010 1A44     		add	r2, r2, r3
 563              	.LVL47:
 564 0012 90F8A430 		ldrb	r3, [r0, #164]	@ zero_extendqisi2
 565 0016 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 566 0018 1343     		orrs	r3, r3, r2
 567 001a 80F8A430 		strb	r3, [r0, #164]
 568              	.LVL48:
 268:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 569              		.loc 1 268 0
 570 001e 0020     		movs	r0, #0
 571 0020 10BD     		pop	{r4, pc}
 572              	.L79:
 573 0022 00BF     		.align	2
 574              	.L78:
 575 0024 00000000 		.word	.LANCHOR1
 576              		.cfi_endproc
 577              	.LFE180:
 579              		.section	.text.usb_device_endpoint_unregister_callback,"ax",%progbits
 580              		.align	1
 581              		.global	usb_device_endpoint_unregister_callback
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 585              		.fpu fpv4-sp-d16
 587              	usb_device_endpoint_unregister_callback:
 588              	.LFB181:
 283:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 589              		.loc 1 283 0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 0
 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593              	.LVL49:
 594 0000 10B5     		push	{r4, lr}
 595              		.cfi_def_cfa_offset 8
 596              		.cfi_offset 4, -8
 597              		.cfi_offset 14, -4
 289:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 598              		.loc 1 289 0
 599 0002 02EB8104 		add	r4, r2, r1, lsl #2
 283:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 600              		.loc 1 283 0
 601 0006 0346     		mov	r3, r0
 289:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 602              		.loc 1 289 0
 603 0008 0834     		adds	r4, r4, #8
 604 000a 0020     		movs	r0, #0
 605              	.LVL50:
 606 000c 43F82400 		str	r0, [r3, r4, lsl #2]
 292:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 607              		.loc 1 292 0
 608 0010 0B44     		add	r3, r3, r1
 609              	.LVL51:
 610 0012 0549     		ldr	r1, .L81
 611              	.LVL52:
 612 0014 0A44     		add	r2, r2, r1
 613              	.LVL53:
 614 0016 917B     		ldrb	r1, [r2, #14]	@ zero_extendqisi2
 615 0018 93F8A420 		ldrb	r2, [r3, #164]	@ zero_extendqisi2
 616 001c 22EA0102 		bic	r2, r2, r1
 617 0020 83F8A420 		strb	r2, [r3, #164]
 295:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 618              		.loc 1 295 0
 619 0024 10BD     		pop	{r4, pc}
 620              	.L82:
 621 0026 00BF     		.align	2
 622              	.L81:
 623 0028 00000000 		.word	.LANCHOR1
 624              		.cfi_endproc
 625              	.LFE181:
 627              		.section	.text.usb_device_endpoint_enable_callback,"ax",%progbits
 628              		.align	1
 629              		.global	usb_device_endpoint_enable_callback
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv4-sp-d16
 635              	usb_device_endpoint_enable_callback:
 636              	.LFB182:
 310:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 637              		.loc 1 310 0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 0
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641              	.LVL54:
 642 0000 70B5     		push	{r4, r5, r6, lr}
 643              		.cfi_def_cfa_offset 16
 644              		.cfi_offset 4, -16
 645              		.cfi_offset 5, -12
 646              		.cfi_offset 6, -8
 647              		.cfi_offset 14, -4
 319:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 648              		.loc 1 319 0
 649 0002 204D     		ldr	r5, .L99
 315:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(ep_num < USB_EPT_NUM);
 650              		.loc 1 315 0
 651 0004 01F00F03 		and	r3, r1, #15
 652              	.LVL55:
 319:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 653              		.loc 1 319 0
 654 0008 C618     		adds	r6, r0, r3
 655 000a 1544     		add	r5, r5, r2
 656 000c 96F8AC40 		ldrb	r4, [r6, #172]	@ zero_extendqisi2
 657 0010 AD7B     		ldrb	r5, [r5, #14]	@ zero_extendqisi2
 658 0012 2C43     		orrs	r4, r4, r5
 659 0014 86F8AC40 		strb	r4, [r6, #172]
 321:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep_num == 0) {  // control endpoint
 660              		.loc 1 321 0
 661 0018 8AB9     		cbnz	r2, .L84
 662 001a 0268     		ldr	r2, [r0]
 663              	.LVL56:
 322:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_T
 664              		.loc 1 322 0
 665 001c 23B9     		cbnz	r3, .L85
 323:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else if (ep & USB_EP_DIR_IN) {
 666              		.loc 1 323 0
 667 001e 0323     		movs	r3, #3
 668              	.LVL57:
 669              	.L98:
 333:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else if (ep & USB_EP_DIR_IN) {
 670              		.loc 1 333 0
 671 0020 82F80931 		strb	r3, [r2, #265]
 672              	.L96:
 354:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 673              		.loc 1 354 0
 674 0024 0020     		movs	r0, #0
 675              	.LVL58:
 676 0026 70BD     		pop	{r4, r5, r6, pc}
 677              	.LVL59:
 678              	.L85:
 324:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_T
 679              		.loc 1 324 0
 680 0028 11F0800F 		tst	r1, #128
 681 002c 4FEA4313 		lsl	r3, r3, #5
 682              	.LVL60:
 325:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 683              		.loc 1 325 0
 684 0030 1344     		add	r3, r3, r2
 685 0032 14BF     		ite	ne
 686 0034 0222     		movne	r2, #2
 327:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 687              		.loc 1 327 0
 688 0036 0122     		moveq	r2, #1
 689              	.L97:
 349:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 690              		.loc 1 349 0
 691 0038 83F80921 		strb	r2, [r3, #265]
 692 003c F2E7     		b	.L96
 693              	.LVL61:
 694              	.L84:
 331:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep_num == 0) {  // control endpoint
 695              		.loc 1 331 0
 696 003e 012A     		cmp	r2, #1
 697 0040 0CD1     		bne	.L88
 698 0042 0268     		ldr	r2, [r0]
 699              	.LVL62:
 332:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_T
 700              		.loc 1 332 0
 701 0044 0BB9     		cbnz	r3, .L89
 333:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else if (ep & USB_EP_DIR_IN) {
 702              		.loc 1 333 0
 703 0046 0C23     		movs	r3, #12
 704              	.LVL63:
 705 0048 EAE7     		b	.L98
 706              	.LVL64:
 707              	.L89:
 334:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_T
 708              		.loc 1 334 0
 709 004a 11F0800F 		tst	r1, #128
 710 004e 4FEA4313 		lsl	r3, r3, #5
 711              	.LVL65:
 335:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 712              		.loc 1 335 0
 713 0052 1344     		add	r3, r3, r2
 714 0054 14BF     		ite	ne
 715 0056 0822     		movne	r2, #8
 337:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 716              		.loc 1 337 0
 717 0058 0422     		moveq	r2, #4
 718 005a EDE7     		b	.L97
 719              	.LVL66:
 720              	.L88:
 341:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_RXSTP
 721              		.loc 1 341 0
 722 005c 022A     		cmp	r2, #2
 723 005e 04D1     		bne	.L92
 342:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 724              		.loc 1 342 0
 725 0060 0268     		ldr	r2, [r0]
 726              	.LVL67:
 727 0062 02EB4313 		add	r3, r2, r3, lsl #5
 728              	.LVL68:
 729 0066 1022     		movs	r2, #16
 730 0068 E6E7     		b	.L97
 731              	.LVL69:
 732              	.L92:
 345:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep & USB_EP_DIR_IN) {
 733              		.loc 1 345 0
 734 006a 032A     		cmp	r2, #3
 735 006c DAD1     		bne	.L96
 736 006e 0268     		ldr	r2, [r0]
 737              	.LVL70:
 346:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_S
 738              		.loc 1 346 0
 739 0070 11F0800F 		tst	r1, #128
 740 0074 4FEA4313 		lsl	r3, r3, #5
 741              	.LVL71:
 347:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 742              		.loc 1 347 0
 743 0078 1344     		add	r3, r3, r2
 744 007a 14BF     		ite	ne
 745 007c 4022     		movne	r2, #64
 349:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 746              		.loc 1 349 0
 747 007e 2022     		moveq	r2, #32
 748 0080 DAE7     		b	.L97
 749              	.L100:
 750 0082 00BF     		.align	2
 751              	.L99:
 752 0084 00000000 		.word	.LANCHOR1
 753              		.cfi_endproc
 754              	.LFE182:
 756              		.section	.text.usb_device_endpoint_disable_callback,"ax",%progbits
 757              		.align	1
 758              		.global	usb_device_endpoint_disable_callback
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
 762              		.fpu fpv4-sp-d16
 764              	usb_device_endpoint_disable_callback:
 765              	.LFB183:
 368:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 766              		.loc 1 368 0
 767              		.cfi_startproc
 768              		@ args = 0, pretend = 0, frame = 0
 769              		@ frame_needed = 0, uses_anonymous_args = 0
 770              	.LVL72:
 771 0000 70B5     		push	{r4, r5, r6, lr}
 772              		.cfi_def_cfa_offset 16
 773              		.cfi_offset 4, -16
 774              		.cfi_offset 5, -12
 775              		.cfi_offset 6, -8
 776              		.cfi_offset 14, -4
 377:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 777              		.loc 1 377 0
 778 0002 204C     		ldr	r4, .L117
 373:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(ep_num < USB_EPT_NUM);
 779              		.loc 1 373 0
 780 0004 01F00F03 		and	r3, r1, #15
 781              	.LVL73:
 377:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 782              		.loc 1 377 0
 783 0008 C518     		adds	r5, r0, r3
 784 000a 1444     		add	r4, r4, r2
 785 000c A67B     		ldrb	r6, [r4, #14]	@ zero_extendqisi2
 786 000e 95F8AC40 		ldrb	r4, [r5, #172]	@ zero_extendqisi2
 787 0012 24EA0604 		bic	r4, r4, r6
 788 0016 85F8AC40 		strb	r4, [r5, #172]
 379:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep_num == 0) {  // control endpoint
 789              		.loc 1 379 0
 790 001a 8AB9     		cbnz	r2, .L102
 791 001c 0268     		ldr	r2, [r0]
 792              	.LVL74:
 380:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_T
 793              		.loc 1 380 0
 794 001e 23B9     		cbnz	r3, .L103
 381:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else if (ep & USB_EP_DIR_IN) {
 795              		.loc 1 381 0
 796 0020 0323     		movs	r3, #3
 797              	.LVL75:
 798              	.L116:
 391:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else if (ep & USB_EP_DIR_IN) {
 799              		.loc 1 391 0
 800 0022 82F80831 		strb	r3, [r2, #264]
 801              	.L114:
 412:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 802              		.loc 1 412 0
 803 0026 0020     		movs	r0, #0
 804              	.LVL76:
 805 0028 70BD     		pop	{r4, r5, r6, pc}
 806              	.LVL77:
 807              	.L103:
 382:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_T
 808              		.loc 1 382 0
 809 002a 11F0800F 		tst	r1, #128
 810 002e 4FEA4313 		lsl	r3, r3, #5
 811              	.LVL78:
 383:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 812              		.loc 1 383 0
 813 0032 1344     		add	r3, r3, r2
 814 0034 14BF     		ite	ne
 815 0036 0222     		movne	r2, #2
 385:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 816              		.loc 1 385 0
 817 0038 0122     		moveq	r2, #1
 818              	.L115:
 407:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 819              		.loc 1 407 0
 820 003a 83F80821 		strb	r2, [r3, #264]
 821 003e F2E7     		b	.L114
 822              	.LVL79:
 823              	.L102:
 389:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep_num == 0) {  // control endpoint
 824              		.loc 1 389 0
 825 0040 012A     		cmp	r2, #1
 826 0042 0CD1     		bne	.L106
 827 0044 0268     		ldr	r2, [r0]
 828              	.LVL80:
 390:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_T
 829              		.loc 1 390 0
 830 0046 0BB9     		cbnz	r3, .L107
 391:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else if (ep & USB_EP_DIR_IN) {
 831              		.loc 1 391 0
 832 0048 0C23     		movs	r3, #12
 833              	.LVL81:
 834 004a EAE7     		b	.L116
 835              	.LVL82:
 836              	.L107:
 392:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_T
 837              		.loc 1 392 0
 838 004c 11F0800F 		tst	r1, #128
 839 0050 4FEA4313 		lsl	r3, r3, #5
 840              	.LVL83:
 393:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 841              		.loc 1 393 0
 842 0054 1344     		add	r3, r3, r2
 843 0056 14BF     		ite	ne
 844 0058 0822     		movne	r2, #8
 395:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 845              		.loc 1 395 0
 846 005a 0422     		moveq	r2, #4
 847 005c EDE7     		b	.L115
 848              	.LVL84:
 849              	.L106:
 399:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_RXSTP
 850              		.loc 1 399 0
 851 005e 022A     		cmp	r2, #2
 852 0060 04D1     		bne	.L110
 400:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 853              		.loc 1 400 0
 854 0062 0268     		ldr	r2, [r0]
 855              	.LVL85:
 856 0064 02EB4313 		add	r3, r2, r3, lsl #5
 857              	.LVL86:
 858 0068 1022     		movs	r2, #16
 859 006a E6E7     		b	.L115
 860              	.LVL87:
 861              	.L110:
 403:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (ep & USB_EP_DIR_IN) {
 862              		.loc 1 403 0
 863 006c 032A     		cmp	r2, #3
 864 006e DAD1     		bne	.L114
 865 0070 0268     		ldr	r2, [r0]
 866              	.LVL88:
 404:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_S
 867              		.loc 1 404 0
 868 0072 11F0800F 		tst	r1, #128
 869 0076 4FEA4313 		lsl	r3, r3, #5
 870              	.LVL89:
 405:tmk_core/protocol/arm_atsam/usb/usb.c ****         } else {
 871              		.loc 1 405 0
 872 007a 1344     		add	r3, r3, r2
 873 007c 14BF     		ite	ne
 874 007e 4022     		movne	r2, #64
 407:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
 875              		.loc 1 407 0
 876 0080 2022     		moveq	r2, #32
 877 0082 DAE7     		b	.L115
 878              	.L118:
 879              		.align	2
 880              	.L117:
 881 0084 00000000 		.word	.LANCHOR1
 882              		.cfi_endproc
 883              	.LFE183:
 885              		.section	.text.usb_device_endpoint_get_config_defaults,"ax",%progbits
 886              		.align	1
 887              		.global	usb_device_endpoint_get_config_defaults
 888              		.syntax unified
 889              		.thumb
 890              		.thumb_func
 891              		.fpu fpv4-sp-d16
 893              	usb_device_endpoint_get_config_defaults:
 894              	.LFB184:
 430:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 895              		.loc 1 430 0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900              	.LVL90:
 435:tmk_core/protocol/arm_atsam/usb/usb.c ****     ep_config->ep_size    = USB_ENDPOINT_8_BYTE;
 901              		.loc 1 435 0
 902 0000 0023     		movs	r3, #0
 903 0002 0370     		strb	r3, [r0]
 436:tmk_core/protocol/arm_atsam/usb/usb.c ****     ep_config->auto_zlp   = false;
 904              		.loc 1 436 0
 905 0004 4370     		strb	r3, [r0, #1]
 437:tmk_core/protocol/arm_atsam/usb/usb.c ****     ep_config->ep_type    = USB_DEVICE_ENDPOINT_TYPE_CONTROL;
 906              		.loc 1 437 0
 907 0006 8370     		strb	r3, [r0, #2]
 438:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 908              		.loc 1 438 0
 909 0008 0123     		movs	r3, #1
 910 000a C370     		strb	r3, [r0, #3]
 439:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 911              		.loc 1 439 0
 912 000c 7047     		bx	lr
 913              		.cfi_endproc
 914              	.LFE184:
 916              		.section	.text.usb_device_endpoint_set_config,"ax",%progbits
 917              		.align	1
 918              		.global	usb_device_endpoint_set_config
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 922              		.fpu fpv4-sp-d16
 924              	usb_device_endpoint_set_config:
 925              	.LFB185:
 455:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 926              		.loc 1 455 0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 0
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 930              	.LVL91:
 931 0000 30B5     		push	{r4, r5, lr}
 932              		.cfi_def_cfa_offset 12
 933              		.cfi_offset 4, -12
 934              		.cfi_offset 5, -8
 935              		.cfi_offset 14, -4
 460:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_bank = (ep_config->ep_address & USB_EP_DIR_IN) ? 1 : 0;
 936              		.loc 1 460 0
 937 0002 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 463:tmk_core/protocol/arm_atsam/usb/usb.c ****         case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
 938              		.loc 1 463 0
 939 0004 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 460:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_bank = (ep_config->ep_address & USB_EP_DIR_IN) ? 1 : 0;
 940              		.loc 1 460 0
 941 0006 04F00F03 		and	r3, r4, #15
 942              	.LVL92:
 461:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 943              		.loc 1 461 0
 944 000a E409     		lsrs	r4, r4, #7
 945              	.LVL93:
 463:tmk_core/protocol/arm_atsam/usb/usb.c ****         case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
 946              		.loc 1 463 0
 947 000c 042A     		cmp	r2, #4
 948 000e 60D8     		bhi	.L121
 949 0010 DFE802F0 		tbb	[pc, r2]
 950              	.L123:
 951 0014 03       		.byte	(.L122-.L123)/2
 952 0015 09       		.byte	(.L124-.L123)/2
 953 0016 48       		.byte	(.L125-.L123)/2
 954 0017 81       		.byte	(.L126-.L123)/2
 955 0018 97       		.byte	(.L127-.L123)/2
 956 0019 00       		.p2align 1
 957              	.L122:
 465:tmk_core/protocol/arm_atsam/usb/usb.c ****             return STATUS_OK;
 958              		.loc 1 465 0
 959 001a 0833     		adds	r3, r3, #8
 960              	.LVL94:
 961 001c 0268     		ldr	r2, [r0]
 962 001e 5B01     		lsls	r3, r3, #5
 963              	.LVL95:
 964 0020 0020     		movs	r0, #0
 965              	.LVL96:
 966 0022 D054     		strb	r0, [r2, r3]
 967              	.LVL97:
 968              	.L128:
 554:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 969              		.loc 1 554 0
 970 0024 30BD     		pop	{r4, r5, pc}
 971              	.LVL98:
 972              	.L124:
 973 0026 0268     		ldr	r2, [r0]
 974 0028 02EB4312 		add	r2, r2, r3, lsl #5
 469:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg       = USB_DEVICE_EPCFG_E
 975              		.loc 1 469 0
 976 002c 92F80041 		ldrb	r4, [r2, #256]	@ zero_extendqisi2
 977              	.LVL99:
 978 0030 6407     		lsls	r4, r4, #29
 979 0032 40F0A080 		bne	.L142
 469:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg       = USB_DEVICE_EPCFG_E
 980              		.loc 1 469 0 is_stmt 0 discriminator 1
 981 0036 92F80041 		ldrb	r4, [r2, #256]	@ zero_extendqisi2
 982 003a 14F0700F 		tst	r4, #112
 983 003e 40F09A80 		bne	.L142
 470:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATU
 984              		.loc 1 470 0 is_stmt 1
 985 0042 1124     		movs	r4, #17
 986 0044 82F80041 		strb	r4, [r2, #256]
 987              	.LVL100:
 471:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATU
 988              		.loc 1 471 0
 989 0048 0468     		ldr	r4, [r0]
 990 004a 03F10802 		add	r2, r3, #8
 991 004e 5201     		lsls	r2, r2, #5
 992 0050 1444     		add	r4, r4, r2
 993 0052 4025     		movs	r5, #64
 994 0054 6571     		strb	r5, [r4, #5]
 472:tmk_core/protocol/arm_atsam/usb/usb.c ****             } else {
 995              		.loc 1 472 0
 996 0056 0068     		ldr	r0, [r0]
 997              	.LVL101:
 998 0058 0244     		add	r2, r2, r0
 999 005a 8020     		movs	r0, #128
 1000 005c 1071     		strb	r0, [r2, #4]
 476:tmk_core/protocol/arm_atsam/usb/usb.c ****                 usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg |= US
 1001              		.loc 1 476 0
 1002 005e 8878     		ldrb	r0, [r1, #2]	@ zero_extendqisi2
 1003 0060 464A     		ldr	r2, .L147
 1004 0062 5B01     		lsls	r3, r3, #5
 1005              	.LVL102:
 1006 0064 A8B1     		cbz	r0, .L129
 477:tmk_core/protocol/arm_atsam/usb/usb.c ****                 usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg |= US
 1007              		.loc 1 477 0
 1008 0066 D018     		adds	r0, r2, r3
 1009 0068 4468     		ldr	r4, [r0, #4]
 1010 006a 44F00044 		orr	r4, r4, #-2147483648
 1011 006e 4460     		str	r4, [r0, #4]
 478:tmk_core/protocol/arm_atsam/usb/usb.c ****             } else {
 1012              		.loc 1 478 0
 1013 0070 4469     		ldr	r4, [r0, #20]
 1014 0072 44F00044 		orr	r4, r4, #-2147483648
 1015              	.L143:
 483:tmk_core/protocol/arm_atsam/usb/usb.c ****             usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.SIZE = ep
 1016              		.loc 1 483 0
 1017 0076 1344     		add	r3, r3, r2
 481:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 1018              		.loc 1 481 0
 1019 0078 4461     		str	r4, [r0, #20]
 483:tmk_core/protocol/arm_atsam/usb/usb.c ****             usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.SIZE = ep
 1020              		.loc 1 483 0
 1021 007a 4878     		ldrb	r0, [r1, #1]	@ zero_extendqisi2
 1022 007c 5A68     		ldr	r2, [r3, #4]
 1023 007e 60F31E72 		bfi	r2, r0, #28, #3
 1024 0082 5A60     		str	r2, [r3, #4]
 484:tmk_core/protocol/arm_atsam/usb/usb.c ****             return STATUS_OK;
 1025              		.loc 1 484 0
 1026 0084 4978     		ldrb	r1, [r1, #1]	@ zero_extendqisi2
 1027              	.LVL103:
 1028 0086 5A69     		ldr	r2, [r3, #20]
 1029 0088 61F31E72 		bfi	r2, r1, #28, #3
 1030 008c 5A61     		str	r2, [r3, #20]
 1031              	.L146:
 553:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 1032              		.loc 1 553 0
 1033 008e 0020     		movs	r0, #0
 1034 0090 C8E7     		b	.L128
 1035              	.LVL104:
 1036              	.L129:
 480:tmk_core/protocol/arm_atsam/usb/usb.c ****                 usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg &= ~U
 1037              		.loc 1 480 0
 1038 0092 D018     		adds	r0, r2, r3
 1039 0094 4468     		ldr	r4, [r0, #4]
 1040 0096 24F00044 		bic	r4, r4, #-2147483648
 1041 009a 4460     		str	r4, [r0, #4]
 481:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 1042              		.loc 1 481 0
 1043 009c 4469     		ldr	r4, [r0, #20]
 1044 009e 24F00044 		bic	r4, r4, #-2147483648
 1045 00a2 E8E7     		b	.L143
 1046              	.LVL105:
 1047              	.L125:
 1048 00a4 0268     		ldr	r2, [r0]
 1049 00a6 1DB2     		sxth	r5, r3
 1050 00a8 02EB4512 		add	r2, r2, r5, lsl #5
 489:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 1051              		.loc 1 489 0
 1052 00ac 92F80051 		ldrb	r5, [r2, #256]	@ zero_extendqisi2
 488:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EP
 1053              		.loc 1 488 0
 1054 00b0 0CB3     		cbz	r4, .L131
 489:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 1055              		.loc 1 489 0
 1056 00b2 15F0700F 		tst	r5, #112
 1057 00b6 5ED1     		bne	.L142
 490:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPS
 1058              		.loc 1 490 0
 1059 00b8 92F80051 		ldrb	r5, [r2, #256]	@ zero_extendqisi2
 1060 00bc 45F02005 		orr	r5, r5, #32
 1061              	.L144:
 508:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPS
 1062              		.loc 1 508 0
 1063 00c0 82F80051 		strb	r5, [r2, #256]
 509:tmk_core/protocol/arm_atsam/usb/usb.c ****                 } else {
 1064              		.loc 1 509 0
 1065 00c4 0268     		ldr	r2, [r0]
 1066 00c6 03F10800 		add	r0, r3, #8
 1067              	.LVL106:
 1068 00ca 02EB4012 		add	r2, r2, r0, lsl #5
 1069 00ce 8020     		movs	r0, #128
 1070 00d0 1071     		strb	r0, [r2, #4]
 1071              	.L121:
 545:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1072              		.loc 1 545 0
 1073 00d2 04EB4304 		add	r4, r4, r3, lsl #1
 1074              	.LVL107:
 1075 00d6 294B     		ldr	r3, .L147
 1076              	.LVL108:
 1077 00d8 4878     		ldrb	r0, [r1, #1]	@ zero_extendqisi2
 1078 00da 03EB0413 		add	r3, r3, r4, lsl #4
 1079 00de 5A68     		ldr	r2, [r3, #4]
 1080 00e0 60F31E72 		bfi	r2, r0, #28, #3
 1081 00e4 5A60     		str	r2, [r3, #4]
 547:tmk_core/protocol/arm_atsam/usb/usb.c ****         usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_
 1082              		.loc 1 547 0
 1083 00e6 8878     		ldrb	r0, [r1, #2]	@ zero_extendqisi2
 548:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 1084              		.loc 1 548 0
 1085 00e8 5A68     		ldr	r2, [r3, #4]
 547:tmk_core/protocol/arm_atsam/usb/usb.c ****         usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_
 1086              		.loc 1 547 0
 1087 00ea 0028     		cmp	r0, #0
 1088 00ec 3FD0     		beq	.L134
 548:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 1089              		.loc 1 548 0
 1090 00ee 42F00042 		orr	r2, r2, #-2147483648
 1091 00f2 5A60     		str	r2, [r3, #4]
 1092 00f4 CBE7     		b	.L146
 1093              	.LVL109:
 1094              	.L131:
 496:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 1095              		.loc 1 496 0
 1096 00f6 6D07     		lsls	r5, r5, #29
 1097 00f8 3DD1     		bne	.L142
 497:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPS
 1098              		.loc 1 497 0
 1099 00fa 92F80051 		ldrb	r5, [r2, #256]	@ zero_extendqisi2
 1100 00fe 45F00205 		orr	r5, r5, #2
 1101              	.L145:
 533:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPS
 1102              		.loc 1 533 0
 1103 0102 82F80051 		strb	r5, [r2, #256]
 534:tmk_core/protocol/arm_atsam/usb/usb.c ****                 } else {
 1104              		.loc 1 534 0
 1105 0106 0268     		ldr	r2, [r0]
 1106 0108 03F10800 		add	r0, r3, #8
 1107              	.LVL110:
 1108 010c 02EB4012 		add	r2, r2, r0, lsl #5
 1109 0110 4020     		movs	r0, #64
 1110 0112 5071     		strb	r0, [r2, #5]
 1111 0114 DDE7     		b	.L121
 1112              	.LVL111:
 1113              	.L126:
 1114 0116 0268     		ldr	r2, [r0]
 1115 0118 1DB2     		sxth	r5, r3
 1116 011a 02EB4512 		add	r2, r2, r5, lsl #5
 507:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 1117              		.loc 1 507 0
 1118 011e 92F80051 		ldrb	r5, [r2, #256]	@ zero_extendqisi2
 506:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EP
 1119              		.loc 1 506 0
 1120 0122 3CB1     		cbz	r4, .L132
 507:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 1121              		.loc 1 507 0
 1122 0124 15F0700F 		tst	r5, #112
 1123 0128 25D1     		bne	.L142
 508:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPS
 1124              		.loc 1 508 0
 1125 012a 92F80051 		ldrb	r5, [r2, #256]	@ zero_extendqisi2
 1126 012e 45F03005 		orr	r5, r5, #48
 1127 0132 C5E7     		b	.L144
 1128              	.L132:
 514:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 1129              		.loc 1 514 0
 1130 0134 6D07     		lsls	r5, r5, #29
 1131 0136 1ED1     		bne	.L142
 515:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPS
 1132              		.loc 1 515 0
 1133 0138 92F80051 		ldrb	r5, [r2, #256]	@ zero_extendqisi2
 1134 013c 45F00305 		orr	r5, r5, #3
 1135 0140 DFE7     		b	.L145
 1136              	.L127:
 1137 0142 0268     		ldr	r2, [r0]
 1138 0144 1DB2     		sxth	r5, r3
 1139 0146 02EB4512 		add	r2, r2, r5, lsl #5
 525:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 1140              		.loc 1 525 0
 1141 014a 92F80051 		ldrb	r5, [r2, #256]	@ zero_extendqisi2
 524:tmk_core/protocol/arm_atsam/usb/usb.c ****                 if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EP
 1142              		.loc 1 524 0
 1143 014e 3CB1     		cbz	r4, .L133
 525:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 1144              		.loc 1 525 0
 1145 0150 15F0700F 		tst	r5, #112
 1146 0154 0FD1     		bne	.L142
 526:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPS
 1147              		.loc 1 526 0
 1148 0156 92F80051 		ldrb	r5, [r2, #256]	@ zero_extendqisi2
 1149 015a 45F04005 		orr	r5, r5, #64
 1150 015e AFE7     		b	.L144
 1151              	.L133:
 532:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EP
 1152              		.loc 1 532 0
 1153 0160 6D07     		lsls	r5, r5, #29
 1154 0162 08D1     		bne	.L142
 533:tmk_core/protocol/arm_atsam/usb/usb.c ****                     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPS
 1155              		.loc 1 533 0
 1156 0164 92F80051 		ldrb	r5, [r2, #256]	@ zero_extendqisi2
 1157 0168 45F00405 		orr	r5, r5, #4
 1158 016c C9E7     		b	.L145
 1159              	.LVL112:
 1160              	.L134:
 550:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 1161              		.loc 1 550 0
 1162 016e 22F00042 		bic	r2, r2, #-2147483648
 1163 0172 5A60     		str	r2, [r3, #4]
 1164 0174 56E7     		b	.L128
 1165              	.LVL113:
 1166              	.L142:
 474:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 1167              		.loc 1 474 0
 1168 0176 1C20     		movs	r0, #28
 1169              	.LVL114:
 1170 0178 54E7     		b	.L128
 1171              	.L148:
 1172 017a 00BF     		.align	2
 1173              	.L147:
 1174 017c 00000000 		.word	usb_descriptor_table
 1175              		.cfi_endproc
 1176              	.LFE185:
 1178              		.section	.text.usb_device_endpoint_is_configured,"ax",%progbits
 1179              		.align	1
 1180              		.global	usb_device_endpoint_is_configured
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1184              		.fpu fpv4-sp-d16
 1186              	usb_device_endpoint_is_configured:
 1187              	.LFB186:
 564:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num = ep & USB_EP_ADDR_MASK;
 1188              		.loc 1 564 0
 1189              		.cfi_startproc
 1190              		@ args = 0, pretend = 0, frame = 0
 1191              		@ frame_needed = 0, uses_anonymous_args = 0
 1192              		@ link register save eliminated.
 1193              	.LVL115:
 1194 0000 01F00F03 		and	r3, r1, #15
 1195 0004 0833     		adds	r3, r3, #8
 1196 0006 0268     		ldr	r2, [r0]
 569:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 1197              		.loc 1 569 0
 1198 0008 5B01     		lsls	r3, r3, #5
 568:tmk_core/protocol/arm_atsam/usb/usb.c ****         flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE1);
 1199              		.loc 1 568 0
 1200 000a 11F0800F 		tst	r1, #128
 569:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 1201              		.loc 1 569 0
 1202 000e D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 1203              	.LVL116:
 1204 0010 14BF     		ite	ne
 1205 0012 C0F30210 		ubfxne	r0, r0, #4, #3
 1206              	.LVL117:
 571:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 1207              		.loc 1 571 0
 1208 0016 00F00700 		andeq	r0, r0, #7
 1209              	.LVL118:
 574:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1210              		.loc 1 574 0
 1211 001a 0030     		adds	r0, r0, #0
 1212 001c 18BF     		it	ne
 1213 001e 0120     		movne	r0, #1
 1214              	.LVL119:
 1215 0020 7047     		bx	lr
 1216              		.cfi_endproc
 1217              	.LFE186:
 1219              		.section	.text.usb_device_endpoint_abort_job,"ax",%progbits
 1220              		.align	1
 1221              		.global	usb_device_endpoint_abort_job
 1222              		.syntax unified
 1223              		.thumb
 1224              		.thumb_func
 1225              		.fpu fpv4-sp-d16
 1227              	usb_device_endpoint_abort_job:
 1228              	.LFB187:
 582:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num;
 1229              		.loc 1 582 0
 1230              		.cfi_startproc
 1231              		@ args = 0, pretend = 0, frame = 0
 1232              		@ frame_needed = 0, uses_anonymous_args = 0
 1233              		@ link register save eliminated.
 1234              	.LVL120:
 1235 0000 01F00F03 		and	r3, r1, #15
 1236 0004 0268     		ldr	r2, [r0]
 1237 0006 0833     		adds	r3, r3, #8
 588:tmk_core/protocol/arm_atsam/usb/usb.c ****         // Eventually ack a transfer occur during abort
 1238              		.loc 1 588 0
 1239 0008 5B01     		lsls	r3, r3, #5
 587:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1
 1240              		.loc 1 587 0
 1241 000a 11F0800F 		tst	r1, #128
 588:tmk_core/protocol/arm_atsam/usb/usb.c ****         // Eventually ack a transfer occur during abort
 1242              		.loc 1 588 0
 1243 000e 1A44     		add	r2, r2, r3
 587:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1
 1244              		.loc 1 587 0
 1245 0010 06D0     		beq	.L153
 588:tmk_core/protocol/arm_atsam/usb/usb.c ****         // Eventually ack a transfer occur during abort
 1246              		.loc 1 588 0
 1247 0012 8021     		movs	r1, #128
 1248              	.LVL121:
 1249 0014 1171     		strb	r1, [r2, #4]
 590:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 1250              		.loc 1 590 0
 1251 0016 0268     		ldr	r2, [r0]
 1252 0018 1344     		add	r3, r3, r2
 1253 001a 0222     		movs	r2, #2
 1254              	.L155:
 594:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 1255              		.loc 1 594 0
 1256 001c DA71     		strb	r2, [r3, #7]
 596:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1257              		.loc 1 596 0
 1258 001e 7047     		bx	lr
 1259              	.LVL122:
 1260              	.L153:
 592:tmk_core/protocol/arm_atsam/usb/usb.c ****         // Eventually ack a transfer occur during abort
 1261              		.loc 1 592 0
 1262 0020 4021     		movs	r1, #64
 1263              	.LVL123:
 1264 0022 5171     		strb	r1, [r2, #5]
 594:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 1265              		.loc 1 594 0
 1266 0024 0268     		ldr	r2, [r0]
 1267 0026 1344     		add	r3, r3, r2
 1268 0028 0122     		movs	r2, #1
 1269 002a F7E7     		b	.L155
 1270              		.cfi_endproc
 1271              	.LFE187:
 1273              		.section	.text.usb_device_endpoint_is_halted,"ax",%progbits
 1274              		.align	1
 1275              		.global	usb_device_endpoint_is_halted
 1276              		.syntax unified
 1277              		.thumb
 1278              		.thumb_func
 1279              		.fpu fpv4-sp-d16
 1281              	usb_device_endpoint_is_halted:
 1282              	.LFB188:
 606:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num = ep & USB_EP_ADDR_MASK;
 1283              		.loc 1 606 0
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 0
 1286              		@ frame_needed = 0, uses_anonymous_args = 0
 1287              		@ link register save eliminated.
 1288              	.LVL124:
 1289 0000 0368     		ldr	r3, [r0]
 1290 0002 01F00F02 		and	r2, r1, #15
 1291 0006 0832     		adds	r2, r2, #8
 610:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 1292              		.loc 1 610 0
 1293 0008 03EB4213 		add	r3, r3, r2, lsl #5
 609:tmk_core/protocol/arm_atsam/usb/usb.c ****         return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSE
 1294              		.loc 1 609 0
 1295 000c 11F0800F 		tst	r1, #128
 610:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 1296              		.loc 1 610 0
 1297 0010 9879     		ldrb	r0, [r3, #6]	@ zero_extendqisi2
 1298              	.LVL125:
 1299 0012 14BF     		ite	ne
 1300 0014 C0F34010 		ubfxne	r0, r0, #5, #1
 612:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 1301              		.loc 1 612 0
 1302 0018 C0F30010 		ubfxeq	r0, r0, #4, #1
 614:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1303              		.loc 1 614 0
 1304 001c 7047     		bx	lr
 1305              		.cfi_endproc
 1306              	.LFE188:
 1308              		.section	.text.usb_device_endpoint_set_halt,"ax",%progbits
 1309              		.align	1
 1310              		.global	usb_device_endpoint_set_halt
 1311              		.syntax unified
 1312              		.thumb
 1313              		.thumb_func
 1314              		.fpu fpv4-sp-d16
 1316              	usb_device_endpoint_set_halt:
 1317              	.LFB189:
 622:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num = ep & USB_EP_ADDR_MASK;
 1318              		.loc 1 622 0
 1319              		.cfi_startproc
 1320              		@ args = 0, pretend = 0, frame = 0
 1321              		@ frame_needed = 0, uses_anonymous_args = 0
 1322              		@ link register save eliminated.
 1323              	.LVL126:
 1324 0000 0368     		ldr	r3, [r0]
 1325 0002 01F00F02 		and	r2, r1, #15
 1326 0006 0832     		adds	r2, r2, #8
 627:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 1327              		.loc 1 627 0
 1328 0008 03EB4213 		add	r3, r3, r2, lsl #5
 626:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STA
 1329              		.loc 1 626 0
 1330 000c 11F0800F 		tst	r1, #128
 627:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 1331              		.loc 1 627 0
 1332 0010 14BF     		ite	ne
 1333 0012 2022     		movne	r2, #32
 629:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 1334              		.loc 1 629 0
 1335 0014 1022     		moveq	r2, #16
 1336 0016 5A71     		strb	r2, [r3, #5]
 631:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1337              		.loc 1 631 0
 1338 0018 7047     		bx	lr
 1339              		.cfi_endproc
 1340              	.LFE189:
 1342              		.section	.text.usb_device_endpoint_clear_halt,"ax",%progbits
 1343              		.align	1
 1344              		.global	usb_device_endpoint_clear_halt
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1348              		.fpu fpv4-sp-d16
 1350              	usb_device_endpoint_clear_halt:
 1351              	.LFB190:
 639:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint8_t ep_num = ep & USB_EP_ADDR_MASK;
 1352              		.loc 1 639 0
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 0
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356              	.LVL127:
 1357 0000 10B5     		push	{r4, lr}
 1358              		.cfi_def_cfa_offset 8
 1359              		.cfi_offset 4, -8
 1360              		.cfi_offset 14, -4
 640:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1361              		.loc 1 640 0
 1362 0002 01F00F04 		and	r4, r1, #15
 1363              	.LVL128:
 1364 0006 0268     		ldr	r2, [r0]
 1365 0008 23B2     		sxth	r3, r4
 1366 000a 5B01     		lsls	r3, r3, #5
 1367 000c 1A44     		add	r2, r2, r3
 642:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_ST
 1368              		.loc 1 642 0
 1369 000e 11F0800F 		tst	r1, #128
 643:tmk_core/protocol/arm_atsam/usb/usb.c ****             // Remove stall request
 1370              		.loc 1 643 0
 1371 0012 92F80611 		ldrb	r1, [r2, #262]	@ zero_extendqisi2
 1372              	.LVL129:
 642:tmk_core/protocol/arm_atsam/usb/usb.c ****         if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_ST
 1373              		.loc 1 642 0
 1374 0016 14D0     		beq	.L164
 643:tmk_core/protocol/arm_atsam/usb/usb.c ****             // Remove stall request
 1375              		.loc 1 643 0
 1376 0018 8906     		lsls	r1, r1, #26
 1377 001a 11D5     		bpl	.L163
 645:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG
 1378              		.loc 1 645 0
 1379 001c 2021     		movs	r1, #32
 1380 001e 82F80411 		strb	r1, [r2, #260]
 1381 0022 0268     		ldr	r2, [r0]
 1382 0024 1344     		add	r3, r3, r2
 646:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG
 1383              		.loc 1 646 0
 1384 0026 93F80721 		ldrb	r2, [r3, #263]	@ zero_extendqisi2
 1385 002a 5206     		lsls	r2, r2, #25
 1386 002c 08D5     		bpl	.L163
 647:tmk_core/protocol/arm_atsam/usb/usb.c ****                 // The Stall has occurred, then reset data toggle
 1387              		.loc 1 647 0
 1388 002e 4022     		movs	r2, #64
 1389 0030 83F80721 		strb	r2, [r3, #263]
 649:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 1390              		.loc 1 649 0
 1391 0034 0368     		ldr	r3, [r0]
 1392 0036 0834     		adds	r4, r4, #8
 1393              	.LVL130:
 1394 0038 03EB4414 		add	r4, r3, r4, lsl #5
 1395              	.LVL131:
 1396 003c 0223     		movs	r3, #2
 1397              	.L177:
 659:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 1398              		.loc 1 659 0
 1399 003e 2371     		strb	r3, [r4, #4]
 1400              	.L163:
 663:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1401              		.loc 1 663 0
 1402 0040 10BD     		pop	{r4, pc}
 1403              	.LVL132:
 1404              	.L164:
 653:tmk_core/protocol/arm_atsam/usb/usb.c ****             // Remove stall request
 1405              		.loc 1 653 0
 1406 0042 C906     		lsls	r1, r1, #27
 1407 0044 FCD5     		bpl	.L163
 655:tmk_core/protocol/arm_atsam/usb/usb.c ****             if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG
 1408              		.loc 1 655 0
 1409 0046 1021     		movs	r1, #16
 1410 0048 82F80411 		strb	r1, [r2, #260]
 1411 004c 0268     		ldr	r2, [r0]
 1412 004e 1344     		add	r3, r3, r2
 656:tmk_core/protocol/arm_atsam/usb/usb.c ****                 module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG
 1413              		.loc 1 656 0
 1414 0050 93F80721 		ldrb	r2, [r3, #263]	@ zero_extendqisi2
 1415 0054 9206     		lsls	r2, r2, #26
 1416 0056 F3D5     		bpl	.L163
 657:tmk_core/protocol/arm_atsam/usb/usb.c ****                 // The Stall has occurred, then reset data toggle
 1417              		.loc 1 657 0
 1418 0058 2022     		movs	r2, #32
 1419 005a 83F80721 		strb	r2, [r3, #263]
 659:tmk_core/protocol/arm_atsam/usb/usb.c ****             }
 1420              		.loc 1 659 0
 1421 005e 0368     		ldr	r3, [r0]
 1422 0060 0834     		adds	r4, r4, #8
 1423              	.LVL133:
 1424 0062 03EB4414 		add	r4, r3, r4, lsl #5
 1425              	.LVL134:
 1426 0066 0123     		movs	r3, #1
 1427 0068 E9E7     		b	.L177
 1428              		.cfi_endproc
 1429              	.LFE190:
 1431              		.section	.text.usb_device_endpoint_write_buffer_job,"ax",%progbits
 1432              		.align	1
 1433              		.global	usb_device_endpoint_write_buffer_job
 1434              		.syntax unified
 1435              		.thumb
 1436              		.thumb_func
 1437              		.fpu fpv4-sp-d16
 1439              	usb_device_endpoint_write_buffer_job:
 1440              	.LFB191:
 677:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 1441              		.loc 1 677 0
 1442              		.cfi_startproc
 1443              		@ args = 0, pretend = 0, frame = 0
 1444              		@ frame_needed = 0, uses_anonymous_args = 0
 1445              	.LVL135:
 1446 0000 30B5     		push	{r4, r5, lr}
 1447              		.cfi_def_cfa_offset 12
 1448              		.cfi_offset 4, -12
 1449              		.cfi_offset 5, -8
 1450              		.cfi_offset 14, -4
 684:tmk_core/protocol/arm_atsam/usb/usb.c ****     if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
 1451              		.loc 1 684 0
 1452 0002 01F10804 		add	r4, r1, #8
 1453 0006 0568     		ldr	r5, [r0]
 1454 0008 6401     		lsls	r4, r4, #5
 1455 000a 2D5D     		ldrb	r5, [r5, r4]	@ zero_extendqisi2
 1456              	.LVL136:
 685:tmk_core/protocol/arm_atsam/usb/usb.c ****         return STATUS_ERR_DENIED;
 1457              		.loc 1 685 0
 1458 000c 15F0700F 		tst	r5, #112
 1459 0010 11D0     		beq	.L180
 690:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.MULTI_PACKET_SIZE
 1460              		.loc 1 690 0
 1461 0012 0A4D     		ldr	r5, .L181
 1462              	.LVL137:
 1463 0014 05EB4111 		add	r1, r5, r1, lsl #5
 1464              	.LVL138:
 1465 0018 0A61     		str	r2, [r1, #16]
 691:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT       
 1466              		.loc 1 691 0
 1467 001a 4A69     		ldr	r2, [r1, #20]
 1468              	.LVL139:
 1469 001c 6FF39B32 		bfc	r2, #14, #14
 1470 0020 4A61     		str	r2, [r1, #20]
 1471              	.LVL140:
 692:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg                                 
 1472              		.loc 1 692 0
 1473 0022 4A69     		ldr	r2, [r1, #20]
 1474 0024 63F30D02 		bfi	r2, r3, #0, #14
 1475 0028 4A61     		str	r2, [r1, #20]
 693:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1476              		.loc 1 693 0
 1477 002a 0368     		ldr	r3, [r0]
 1478              	.LVL141:
 1479 002c 1C44     		add	r4, r4, r3
 1480 002e 8023     		movs	r3, #128
 1481 0030 6371     		strb	r3, [r4, #5]
 695:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 1482              		.loc 1 695 0
 1483 0032 0020     		movs	r0, #0
 1484              	.LVL142:
 1485              	.L179:
 696:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1486              		.loc 1 696 0
 1487 0034 30BD     		pop	{r4, r5, pc}
 1488              	.LVL143:
 1489              	.L180:
 686:tmk_core/protocol/arm_atsam/usb/usb.c ****     };
 1490              		.loc 1 686 0
 1491 0036 1C20     		movs	r0, #28
 1492              	.LVL144:
 1493 0038 FCE7     		b	.L179
 1494              	.L182:
 1495 003a 00BF     		.align	2
 1496              	.L181:
 1497 003c 00000000 		.word	usb_descriptor_table
 1498              		.cfi_endproc
 1499              	.LFE191:
 1501              		.section	.text.usb_device_endpoint_read_buffer_job,"ax",%progbits
 1502              		.align	1
 1503              		.global	usb_device_endpoint_read_buffer_job
 1504              		.syntax unified
 1505              		.thumb
 1506              		.thumb_func
 1507              		.fpu fpv4-sp-d16
 1509              	usb_device_endpoint_read_buffer_job:
 1510              	.LFB192:
 710:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 1511              		.loc 1 710 0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 0
 1514              		@ frame_needed = 0, uses_anonymous_args = 0
 1515              	.LVL145:
 1516 0000 70B5     		push	{r4, r5, r6, lr}
 1517              		.cfi_def_cfa_offset 16
 1518              		.cfi_offset 4, -16
 1519              		.cfi_offset 5, -12
 1520              		.cfi_offset 6, -8
 1521              		.cfi_offset 14, -4
 717:tmk_core/protocol/arm_atsam/usb/usb.c ****     if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
 1522              		.loc 1 717 0
 1523 0002 01F10804 		add	r4, r1, #8
 1524 0006 0568     		ldr	r5, [r0]
 1525 0008 6401     		lsls	r4, r4, #5
 1526 000a 2D5D     		ldrb	r5, [r5, r4]	@ zero_extendqisi2
 1527              	.LVL146:
 718:tmk_core/protocol/arm_atsam/usb/usb.c ****         return STATUS_ERR_DENIED;
 1528              		.loc 1 718 0
 1529 000c 6D07     		lsls	r5, r5, #29
 1530              	.LVL147:
 1531 000e 11D0     		beq	.L185
 723:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE
 1532              		.loc 1 723 0
 1533 0010 094E     		ldr	r6, .L186
 1534 0012 4901     		lsls	r1, r1, #5
 1535              	.LVL148:
 1536 0014 7518     		adds	r5, r6, r1
 1537 0016 7250     		str	r2, [r6, r1]
 724:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT       
 1538              		.loc 1 724 0
 1539 0018 6A68     		ldr	r2, [r5, #4]
 1540              	.LVL149:
 1541 001a 63F39B32 		bfi	r2, r3, #14, #14
 1542 001e 6A60     		str	r2, [r5, #4]
 1543              	.LVL150:
 725:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg                                 
 1544              		.loc 1 725 0
 1545 0020 6B68     		ldr	r3, [r5, #4]
 1546              	.LVL151:
 1547 0022 6FF30D03 		bfc	r3, #0, #14
 1548 0026 6B60     		str	r3, [r5, #4]
 726:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1549              		.loc 1 726 0
 1550 0028 0368     		ldr	r3, [r0]
 1551 002a 1C44     		add	r4, r4, r3
 1552 002c 4023     		movs	r3, #64
 1553 002e 2371     		strb	r3, [r4, #4]
 728:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 1554              		.loc 1 728 0
 1555 0030 0020     		movs	r0, #0
 1556              	.LVL152:
 1557              	.L184:
 729:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1558              		.loc 1 729 0
 1559 0032 70BD     		pop	{r4, r5, r6, pc}
 1560              	.LVL153:
 1561              	.L185:
 719:tmk_core/protocol/arm_atsam/usb/usb.c ****     };
 1562              		.loc 1 719 0
 1563 0034 1C20     		movs	r0, #28
 1564              	.LVL154:
 1565 0036 FCE7     		b	.L184
 1566              	.L187:
 1567              		.align	2
 1568              	.L186:
 1569 0038 00000000 		.word	usb_descriptor_table
 1570              		.cfi_endproc
 1571              	.LFE192:
 1573              		.section	.text.usb_device_endpoint_setup_buffer_job,"ax",%progbits
 1574              		.align	1
 1575              		.global	usb_device_endpoint_setup_buffer_job
 1576              		.syntax unified
 1577              		.thumb
 1578              		.thumb_func
 1579              		.fpu fpv4-sp-d16
 1581              	usb_device_endpoint_setup_buffer_job:
 1582              	.LFB193:
 741:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 1583              		.loc 1 741 0
 1584              		.cfi_startproc
 1585              		@ args = 0, pretend = 0, frame = 0
 1586              		@ frame_needed = 0, uses_anonymous_args = 0
 1587              		@ link register save eliminated.
 1588              	.LVL155:
 747:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 8;
 1589              		.loc 1 747 0
 1590 0000 084B     		ldr	r3, .L189
 1591 0002 1960     		str	r1, [r3]
 748:tmk_core/protocol/arm_atsam/usb/usb.c ****     usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT        = 0;
 1592              		.loc 1 748 0
 1593 0004 5A68     		ldr	r2, [r3, #4]
 1594 0006 0821     		movs	r1, #8
 1595              	.LVL156:
 1596 0008 61F39B32 		bfi	r2, r1, #14, #14
 1597 000c 5A60     		str	r2, [r3, #4]
 1598              	.LVL157:
 749:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.DeviceEndpoint[0].EPSTATUSCLR.reg                                  = US
 1599              		.loc 1 749 0
 1600 000e 5A68     		ldr	r2, [r3, #4]
 1601 0010 6FF30D02 		bfc	r2, #0, #14
 1602 0014 5A60     		str	r2, [r3, #4]
 750:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1603              		.loc 1 750 0
 1604 0016 0368     		ldr	r3, [r0]
 1605 0018 4022     		movs	r2, #64
 1606 001a 83F80421 		strb	r2, [r3, #260]
 753:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1607              		.loc 1 753 0
 1608 001e 0020     		movs	r0, #0
 1609              	.LVL158:
 1610 0020 7047     		bx	lr
 1611              	.L190:
 1612 0022 00BF     		.align	2
 1613              	.L189:
 1614 0024 00000000 		.word	usb_descriptor_table
 1615              		.cfi_endproc
 1616              	.LFE193:
 1618              		.section	.text.usb_enable,"ax",%progbits
 1619              		.align	1
 1620              		.global	usb_enable
 1621              		.syntax unified
 1622              		.thumb
 1623              		.thumb_func
 1624              		.fpu fpv4-sp-d16
 1626              	usb_enable:
 1627              	.LFB195:
 864:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 865:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 866:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Enable the USB module peripheral
 867:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 868:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param module_inst pointer to USB module instance
 869:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 870:tmk_core/protocol/arm_atsam/usb/usb.c **** void usb_enable(struct usb_module *module_inst) {
 1628              		.loc 1 870 0
 1629              		.cfi_startproc
 1630              		@ args = 0, pretend = 0, frame = 0
 1631              		@ frame_needed = 0, uses_anonymous_args = 0
 1632              		@ link register save eliminated.
 1633              	.LVL159:
 871:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 872:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst->hw);
 873:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 874:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.CTRLA.reg |= USB_CTRLA_ENABLE;
 1634              		.loc 1 874 0
 1635 0000 0268     		ldr	r2, [r0]
 1636 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1637 0004 43F00203 		orr	r3, r3, #2
 1638 0008 1370     		strb	r3, [r2]
 875:tmk_core/protocol/arm_atsam/usb/usb.c ****     while (module_inst->hw->DEVICE.SYNCBUSY.reg == USB_SYNCBUSY_ENABLE)
 1639              		.loc 1 875 0
 1640 000a 0268     		ldr	r2, [r0]
 1641              	.L192:
 1642              		.loc 1 875 0 is_stmt 0 discriminator 1
 1643 000c 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 1644 000e 022B     		cmp	r3, #2
 1645 0010 FCD0     		beq	.L192
 876:tmk_core/protocol/arm_atsam/usb/usb.c ****         ;
 877:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 1646              		.loc 1 877 0 is_stmt 1
 1647 0012 7047     		bx	lr
 1648              		.cfi_endproc
 1649              	.LFE195:
 1651              		.section	.text.usb_disable,"ax",%progbits
 1652              		.align	1
 1653              		.global	usb_disable
 1654              		.syntax unified
 1655              		.thumb
 1656              		.thumb_func
 1657              		.fpu fpv4-sp-d16
 1659              	usb_disable:
 1660              	.LFB196:
 878:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 879:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 880:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Disable the USB module peripheral
 881:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 882:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param module_inst pointer to USB module instance
 883:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 884:tmk_core/protocol/arm_atsam/usb/usb.c **** void usb_disable(struct usb_module *module_inst) {
 1661              		.loc 1 884 0
 1662              		.cfi_startproc
 1663              		@ args = 0, pretend = 0, frame = 0
 1664              		@ frame_needed = 0, uses_anonymous_args = 0
 1665              		@ link register save eliminated.
 1666              	.LVL160:
 885:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 886:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst->hw);
 887:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 888:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.INTENCLR.reg = USB_DEVICE_INTENCLR_MASK;
 1667              		.loc 1 888 0
 1668 0000 0268     		ldr	r2, [r0]
 1669 0002 40F2FF33 		movw	r3, #1023
 1670 0006 9382     		strh	r3, [r2, #20]	@ movhi
 889:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.INTFLAG.reg  = USB_DEVICE_INTFLAG_MASK;
 1671              		.loc 1 889 0
 1672 0008 0268     		ldr	r2, [r0]
 1673 000a 9383     		strh	r3, [r2, #28]	@ movhi
 890:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw->DEVICE.CTRLA.reg &= ~USB_CTRLA_ENABLE;
 1674              		.loc 1 890 0
 1675 000c 0268     		ldr	r2, [r0]
 1676 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1677 0010 03F0FD03 		and	r3, r3, #253
 1678 0014 1370     		strb	r3, [r2]
 891:tmk_core/protocol/arm_atsam/usb/usb.c ****     while (module_inst->hw->DEVICE.SYNCBUSY.reg == USB_SYNCBUSY_ENABLE)
 1679              		.loc 1 891 0
 1680 0016 0268     		ldr	r2, [r0]
 1681              	.L196:
 1682              		.loc 1 891 0 is_stmt 0 discriminator 1
 1683 0018 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 1684 001a 022B     		cmp	r3, #2
 1685 001c FCD0     		beq	.L196
 892:tmk_core/protocol/arm_atsam/usb/usb.c ****         ;
 893:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 1686              		.loc 1 893 0 is_stmt 1
 1687 001e 7047     		bx	lr
 1688              		.cfi_endproc
 1689              	.LFE196:
 1691              		.section	.text.USB_0_Handler,"ax",%progbits
 1692              		.align	1
 1693              		.global	USB_0_Handler
 1694              		.syntax unified
 1695              		.thumb
 1696              		.thumb_func
 1697              		.fpu fpv4-sp-d16
 1699              	USB_0_Handler:
 1700              	.LFB197:
 894:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 895:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 896:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Interrupt handler for the USB module.
 897:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 898:tmk_core/protocol/arm_atsam/usb/usb.c **** void USB_0_Handler(void) {
 1701              		.loc 1 898 0
 1702              		.cfi_startproc
 1703              		@ args = 0, pretend = 0, frame = 0
 1704              		@ frame_needed = 0, uses_anonymous_args = 0
 1705              		@ link register save eliminated.
 899:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (_usb_instances->hw->DEVICE.CTRLA.bit.MODE) {
 1706              		.loc 1 899 0
 1707 0000 044B     		ldr	r3, .L201
 1708 0002 1B68     		ldr	r3, [r3]
 1709 0004 1B68     		ldr	r3, [r3]
 1710 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1711 0008 DB09     		lsrs	r3, r3, #7
 1712 000a 01D1     		bne	.L199
 900:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else {
 901:tmk_core/protocol/arm_atsam/usb/usb.c ****         /*device mode ISR */
 902:tmk_core/protocol/arm_atsam/usb/usb.c ****         _usb_device_interrupt_handler();
 1713              		.loc 1 902 0
 1714 000c FFF7FEBF 		b	_usb_device_interrupt_handler
 1715              	.LVL161:
 1716              	.L199:
 903:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 904:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 1717              		.loc 1 904 0
 1718 0010 7047     		bx	lr
 1719              	.L202:
 1720 0012 00BF     		.align	2
 1721              	.L201:
 1722 0014 00000000 		.word	.LANCHOR0
 1723              		.cfi_endproc
 1724              	.LFE197:
 1726              		.section	.text.USB_1_Handler,"ax",%progbits
 1727              		.align	1
 1728              		.global	USB_1_Handler
 1729              		.syntax unified
 1730              		.thumb
 1731              		.thumb_func
 1732              		.fpu fpv4-sp-d16
 1734              	USB_1_Handler:
 1735              	.LFB198:
 905:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 906:tmk_core/protocol/arm_atsam/usb/usb.c **** void USB_1_Handler(void) { _usb_device_interrupt_handler(); }
 1736              		.loc 1 906 0
 1737              		.cfi_startproc
 1738              		@ args = 0, pretend = 0, frame = 0
 1739              		@ frame_needed = 0, uses_anonymous_args = 0
 1740              		@ link register save eliminated.
 1741              		.loc 1 906 0
 1742 0000 FFF7FEBF 		b	_usb_device_interrupt_handler
 1743              	.LVL162:
 1744              		.cfi_endproc
 1745              	.LFE198:
 1747              		.section	.text.USB_2_Handler,"ax",%progbits
 1748              		.align	1
 1749              		.global	USB_2_Handler
 1750              		.syntax unified
 1751              		.thumb
 1752              		.thumb_func
 1753              		.fpu fpv4-sp-d16
 1755              	USB_2_Handler:
 1756              	.LFB205:
 1757              		.cfi_startproc
 1758              		@ args = 0, pretend = 0, frame = 0
 1759              		@ frame_needed = 0, uses_anonymous_args = 0
 1760              		@ link register save eliminated.
 1761 0000 FFF7FEBF 		b	_usb_device_interrupt_handler
 1762              		.cfi_endproc
 1763              	.LFE205:
 1765              		.section	.text.USB_3_Handler,"ax",%progbits
 1766              		.align	1
 1767              		.global	USB_3_Handler
 1768              		.syntax unified
 1769              		.thumb
 1770              		.thumb_func
 1771              		.fpu fpv4-sp-d16
 1773              	USB_3_Handler:
 1774              	.LFB207:
 1775              		.cfi_startproc
 1776              		@ args = 0, pretend = 0, frame = 0
 1777              		@ frame_needed = 0, uses_anonymous_args = 0
 1778              		@ link register save eliminated.
 1779 0000 FFF7FEBF 		b	_usb_device_interrupt_handler
 1780              		.cfi_endproc
 1781              	.LFE207:
 1783              		.section	.text.usb_get_config_defaults,"ax",%progbits
 1784              		.align	1
 1785              		.global	usb_get_config_defaults
 1786              		.syntax unified
 1787              		.thumb
 1788              		.thumb_func
 1789              		.fpu fpv4-sp-d16
 1791              	usb_get_config_defaults:
 1792              	.LFB201:
 907:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 908:tmk_core/protocol/arm_atsam/usb/usb.c **** void USB_2_Handler(void) { _usb_device_interrupt_handler(); }
 909:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 910:tmk_core/protocol/arm_atsam/usb/usb.c **** void USB_3_Handler(void) { _usb_device_interrupt_handler(); }
 911:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 912:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 913:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Get the default USB module settings
 914:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 915:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[out] module_config  Configuration structure to initialize to default values
 916:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 917:tmk_core/protocol/arm_atsam/usb/usb.c **** void usb_get_config_defaults(struct usb_config *module_config) {
 1793              		.loc 1 917 0
 1794              		.cfi_startproc
 1795              		@ args = 0, pretend = 0, frame = 0
 1796              		@ frame_needed = 0, uses_anonymous_args = 0
 1797              		@ link register save eliminated.
 1798              	.LVL163:
 918:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_config);
 919:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 920:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 921:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_config);
 922:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Write default configuration to config struct */
 923:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_config->select_host_mode = 0;
 1799              		.loc 1 923 0
 1800 0000 0022     		movs	r2, #0
 924:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_config->run_in_standby   = 1;
 1801              		.loc 1 924 0
 1802 0002 0123     		movs	r3, #1
 923:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_config->run_in_standby   = 1;
 1803              		.loc 1 923 0
 1804 0004 0270     		strb	r2, [r0]
 1805              		.loc 1 924 0
 1806 0006 4370     		strb	r3, [r0, #1]
 925:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_config->source_generator = 0;
 1807              		.loc 1 925 0
 1808 0008 8270     		strb	r2, [r0, #2]
 926:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_config->speed_mode       = USB_SPEED_FULL;
 1809              		.loc 1 926 0
 1810 000a C370     		strb	r3, [r0, #3]
 927:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 1811              		.loc 1 927 0
 1812 000c 7047     		bx	lr
 1813              		.cfi_endproc
 1814              	.LFE201:
 1816              		.section	.text.usb_init,"ax",%progbits
 1817              		.align	1
 1818              		.global	usb_init
 1819              		.syntax unified
 1820              		.thumb
 1821              		.thumb_func
 1822              		.fpu fpv4-sp-d16
 1824              	usb_init:
 1825              	.LFB202:
 928:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 929:tmk_core/protocol/arm_atsam/usb/usb.c **** #define NVM_USB_PAD_TRANSN_POS 45
 930:tmk_core/protocol/arm_atsam/usb/usb.c **** #define NVM_USB_PAD_TRANSN_SIZE 5
 931:tmk_core/protocol/arm_atsam/usb/usb.c **** #define NVM_USB_PAD_TRANSP_POS 50
 932:tmk_core/protocol/arm_atsam/usb/usb.c **** #define NVM_USB_PAD_TRANSP_SIZE 5
 933:tmk_core/protocol/arm_atsam/usb/usb.c **** #define NVM_USB_PAD_TRIM_POS 55
 934:tmk_core/protocol/arm_atsam/usb/usb.c **** #define NVM_USB_PAD_TRIM_SIZE 3
 935:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 936:tmk_core/protocol/arm_atsam/usb/usb.c **** /**
 937:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \brief Initializes USB module instance
 938:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 939:tmk_core/protocol/arm_atsam/usb/usb.c ****  * Enables the clock and initializes the USB module, based on the given
 940:tmk_core/protocol/arm_atsam/usb/usb.c ****  * configuration values.
 941:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 942:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in,out] module_inst   Pointer to the software module instance struct
 943:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     hw            Pointer to the USB hardware module
 944:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \param[in]     module_config Pointer to the USB configuration options struct
 945:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 946:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \return Status of the initialization procedure.
 947:tmk_core/protocol/arm_atsam/usb/usb.c ****  *
 948:tmk_core/protocol/arm_atsam/usb/usb.c ****  * \retval STATUS_OK           The module was initialized successfully
 949:tmk_core/protocol/arm_atsam/usb/usb.c ****  */
 950:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 951:tmk_core/protocol/arm_atsam/usb/usb.c **** #define GCLK_USB 10
 952:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 953:tmk_core/protocol/arm_atsam/usb/usb.c **** enum status_code usb_init(struct usb_module *module_inst, Usb *const hw, struct usb_config *module_
 1826              		.loc 1 953 0
 1827              		.cfi_startproc
 1828              		@ args = 0, pretend = 0, frame = 0
 1829              		@ frame_needed = 0, uses_anonymous_args = 0
 1830              	.LVL164:
 1831 0000 70B5     		push	{r4, r5, r6, lr}
 1832              		.cfi_def_cfa_offset 16
 1833              		.cfi_offset 4, -16
 1834              		.cfi_offset 5, -12
 1835              		.cfi_offset 6, -8
 1836              		.cfi_offset 14, -4
 954:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 955:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(hw);
 956:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_inst);
 957:tmk_core/protocol/arm_atsam/usb/usb.c ****     Assert(module_config);
 958:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 959:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint32_t i, j;
 960:tmk_core/protocol/arm_atsam/usb/usb.c ****     uint32_t pad_transn, pad_transp, pad_trim;
 961:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 962:tmk_core/protocol/arm_atsam/usb/usb.c ****     Gclk *   pgclk = GCLK;
 963:tmk_core/protocol/arm_atsam/usb/usb.c ****     Mclk *   pmclk = MCLK;
 964:tmk_core/protocol/arm_atsam/usb/usb.c ****     Port *   pport = PORT;
 965:tmk_core/protocol/arm_atsam/usb/usb.c ****     Oscctrl *posc  = OSCCTRL;
 966:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 967:tmk_core/protocol/arm_atsam/usb/usb.c ****     _usb_instances = module_inst;
 1837              		.loc 1 967 0
 1838 0002 774B     		ldr	r3, .L230
 968:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 969:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Associate the software module instance with the hardware module */
 970:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->hw = hw;
 1839              		.loc 1 970 0
 1840 0004 0160     		str	r1, [r0]
 967:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 1841              		.loc 1 967 0
 1842 0006 1860     		str	r0, [r3]
 971:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 972:tmk_core/protocol/arm_atsam/usb/usb.c ****     // setup peripheral and synchronous bus clocks to USB
 973:tmk_core/protocol/arm_atsam/usb/usb.c ****     pmclk->AHBMASK.bit.USB_  = 1;
 1843              		.loc 1 973 0
 1844 0008 764B     		ldr	r3, .L230+4
 953:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Sanity check arguments */
 1845              		.loc 1 953 0
 1846 000a 0446     		mov	r4, r0
 1847              		.loc 1 973 0
 1848 000c 1869     		ldr	r0, [r3, #16]
 1849              	.LVL165:
 1850 000e 40F48060 		orr	r0, r0, #1024
 1851 0012 1861     		str	r0, [r3, #16]
 974:tmk_core/protocol/arm_atsam/usb/usb.c ****     pmclk->APBBMASK.bit.USB_ = 1;
 1852              		.loc 1 974 0
 1853 0014 9869     		ldr	r0, [r3, #24]
 1854 0016 40F00100 		orr	r0, r0, #1
 1855 001a 9861     		str	r0, [r3, #24]
 975:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 976:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Set up the USB DP/DN pins */
 977:tmk_core/protocol/arm_atsam/usb/usb.c ****     pport->Group[0].PMUX[12].reg          = 0x77;  // PA24, PA25, function column H for USB D-, D+
 1856              		.loc 1 977 0
 1857 001c 724B     		ldr	r3, .L230+8
 1858 001e 7720     		movs	r0, #119
 1859 0020 83F83C00 		strb	r0, [r3, #60]
 978:tmk_core/protocol/arm_atsam/usb/usb.c ****     pport->Group[0].PINCFG[24].bit.PMUXEN = 1;
 1860              		.loc 1 978 0
 1861 0024 93F85800 		ldrb	r0, [r3, #88]	@ zero_extendqisi2
 1862 0028 40F00100 		orr	r0, r0, #1
 1863 002c 83F85800 		strb	r0, [r3, #88]
 979:tmk_core/protocol/arm_atsam/usb/usb.c ****     pport->Group[0].PINCFG[25].bit.PMUXEN = 1;
 1864              		.loc 1 979 0
 1865 0030 93F85900 		ldrb	r0, [r3, #89]	@ zero_extendqisi2
 1866 0034 40F00100 		orr	r0, r0, #1
 1867 0038 83F85900 		strb	r0, [r3, #89]
 980:tmk_core/protocol/arm_atsam/usb/usb.c ****     pport->Group[1].PMUX[11].bit.PMUXE    = 7;  // PB22, function column H for USB SOF_1KHz output
 1868              		.loc 1 980 0
 1869 003c 93F8BB00 		ldrb	r0, [r3, #187]	@ zero_extendqisi2
 1870 0040 0725     		movs	r5, #7
 1871 0042 65F30300 		bfi	r0, r5, #0, #4
 1872 0046 83F8BB00 		strb	r0, [r3, #187]
 981:tmk_core/protocol/arm_atsam/usb/usb.c ****     pport->Group[1].PINCFG[22].bit.PMUXEN = 1;
 1873              		.loc 1 981 0
 1874 004a 93F8D600 		ldrb	r0, [r3, #214]	@ zero_extendqisi2
 1875 004e 40F00100 		orr	r0, r0, #1
 1876 0052 83F8D600 		strb	r0, [r3, #214]
 982:tmk_core/protocol/arm_atsam/usb/usb.c **** 
 983:tmk_core/protocol/arm_atsam/usb/usb.c ****     // configure and enable DFLL for USB clock recovery mode at 48MHz
 984:tmk_core/protocol/arm_atsam/usb/usb.c ****     posc->DFLLCTRLA.bit.ENABLE = 0;
 1877              		.loc 1 984 0
 1878 0056 654B     		ldr	r3, .L230+12
 1879 0058 187F     		ldrb	r0, [r3, #28]	@ zero_extendqisi2
 1880 005a 6FF34100 		bfc	r0, #1, #1
 1881 005e 1877     		strb	r0, [r3, #28]
 1882              	.L208:
 985:tmk_core/protocol/arm_atsam/usb/usb.c ****     while (posc->DFLLSYNC.bit.ENABLE)
 1883              		.loc 1 985 0 discriminator 1
 1884 0060 93F82C00 		ldrb	r0, [r3, #44]	@ zero_extendqisi2
 1885 0064 8507     		lsls	r5, r0, #30
 1886 0066 FBD4     		bmi	.L208
 1887              	.L209:
 986:tmk_core/protocol/arm_atsam/usb/usb.c ****         ;
 987:tmk_core/protocol/arm_atsam/usb/usb.c ****     while (posc->DFLLSYNC.bit.DFLLCTRLB)
 1888              		.loc 1 987 0 discriminator 1
 1889 0068 93F82C00 		ldrb	r0, [r3, #44]	@ zero_extendqisi2
 1890 006c 4007     		lsls	r0, r0, #29
 1891 006e FBD4     		bmi	.L209
 988:tmk_core/protocol/arm_atsam/usb/usb.c ****         ;
 989:tmk_core/protocol/arm_atsam/usb/usb.c ****     posc->DFLLCTRLB.bit.USBCRM = 1;
 1892              		.loc 1 989 0
 1893 0070 93F82000 		ldrb	r0, [r3, #32]	@ zero_extendqisi2
 1894 0074 40F00800 		orr	r0, r0, #8
 1895 0078 83F82000 		strb	r0, [r3, #32]
 990:tmk_core/protocol/arm_atsam/usb/usb.c ****     while (posc->DFLLSYNC.bit.DFLLCTRLB)
 1896              		.loc 1 990 0
 1897 007c 5B4B     		ldr	r3, .L230+12
 1898 007e 1D46     		mov	r5, r3
 1899              	.L210:
 1900              		.loc 1 990 0 is_stmt 0 discriminator 1
 1901 0080 93F82C00 		ldrb	r0, [r3, #44]	@ zero_extendqisi2
 1902 0084 4607     		lsls	r6, r0, #29
 1903 0086 FBD4     		bmi	.L210
 991:tmk_core/protocol/arm_atsam/usb/usb.c ****         ;
 992:tmk_core/protocol/arm_atsam/usb/usb.c ****     posc->DFLLCTRLB.bit.MODE = 1;
 1904              		.loc 1 992 0 is_stmt 1
 1905 0088 93F82000 		ldrb	r0, [r3, #32]	@ zero_extendqisi2
 1906 008c 40F00100 		orr	r0, r0, #1
 1907 0090 83F82000 		strb	r0, [r3, #32]
 1908              	.L211:
 993:tmk_core/protocol/arm_atsam/usb/usb.c ****     while (posc->DFLLSYNC.bit.DFLLCTRLB)
 1909              		.loc 1 993 0 discriminator 1
 1910 0094 95F82C00 		ldrb	r0, [r5, #44]	@ zero_extendqisi2
 1911 0098 C0F38000 		ubfx	r0, r0, #2, #1
 1912 009c 0028     		cmp	r0, #0
 1913 009e F9D1     		bne	.L211
 994:tmk_core/protocol/arm_atsam/usb/usb.c ****         ;
 995:tmk_core/protocol/arm_atsam/usb/usb.c ****     posc->DFLLCTRLB.bit.QLDIS = 0;
 1914              		.loc 1 995 0
 1915 00a0 95F82030 		ldrb	r3, [r5, #32]	@ zero_extendqisi2
 1916 00a4 60F34513 		bfi	r3, r0, #5, #1
 1917 00a8 85F82030 		strb	r3, [r5, #32]
 996:tmk_core/protocol/arm_atsam/usb/usb.c ****     while (posc->DFLLSYNC.bit.DFLLCTRLB)
 1918              		.loc 1 996 0
 1919 00ac 4F4B     		ldr	r3, .L230+12
 1920 00ae 1846     		mov	r0, r3
 1921              	.L212:
 1922              		.loc 1 996 0 is_stmt 0 discriminator 1
 1923 00b0 93F82C50 		ldrb	r5, [r3, #44]	@ zero_extendqisi2
 1924 00b4 6D07     		lsls	r5, r5, #29
 1925 00b6 FBD4     		bmi	.L212
 997:tmk_core/protocol/arm_atsam/usb/usb.c ****         ;
 998:tmk_core/protocol/arm_atsam/usb/usb.c ****     posc->DFLLCTRLB.bit.CCDIS = 1;
 1926              		.loc 1 998 0 is_stmt 1
 1927 00b8 93F82050 		ldrb	r5, [r3, #32]	@ zero_extendqisi2
 1928 00bc 45F01005 		orr	r5, r5, #16
 1929 00c0 83F82050 		strb	r5, [r3, #32]
 999:tmk_core/protocol/arm_atsam/usb/usb.c ****     posc->DFLLMUL.bit.MUL     = 0xbb80;  // 4800 x 1KHz
 1930              		.loc 1 999 0
 1931 00c4 9D6A     		ldr	r5, [r3, #40]
 1932 00c6 4BF68036 		movw	r6, #48000
 1933 00ca 66F30F05 		bfi	r5, r6, #0, #16
 1934 00ce 9D62     		str	r5, [r3, #40]
 1935              	.L213:
1000:tmk_core/protocol/arm_atsam/usb/usb.c ****     while (posc->DFLLSYNC.bit.DFLLMUL)
 1936              		.loc 1 1000 0 discriminator 1
 1937 00d0 90F82C30 		ldrb	r3, [r0, #44]	@ zero_extendqisi2
 1938 00d4 DB06     		lsls	r3, r3, #27
 1939 00d6 FBD4     		bmi	.L213
1001:tmk_core/protocol/arm_atsam/usb/usb.c ****         ;
1002:tmk_core/protocol/arm_atsam/usb/usb.c ****     posc->DFLLCTRLA.bit.ENABLE = 1;
 1940              		.loc 1 1002 0
 1941 00d8 037F     		ldrb	r3, [r0, #28]	@ zero_extendqisi2
 1942 00da 43F00203 		orr	r3, r3, #2
 1943 00de 0377     		strb	r3, [r0, #28]
1003:tmk_core/protocol/arm_atsam/usb/usb.c ****     while (posc->DFLLSYNC.bit.ENABLE)
 1944              		.loc 1 1003 0
 1945 00e0 424B     		ldr	r3, .L230+12
 1946              	.L214:
 1947              		.loc 1 1003 0 is_stmt 0 discriminator 1
 1948 00e2 93F82C00 		ldrb	r0, [r3, #44]	@ zero_extendqisi2
 1949 00e6 C0F34000 		ubfx	r0, r0, #1, #1
 1950 00ea 0028     		cmp	r0, #0
 1951 00ec F9D1     		bne	.L214
1004:tmk_core/protocol/arm_atsam/usb/usb.c ****         ;
1005:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1006:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Setup clock for module */
1007:tmk_core/protocol/arm_atsam/usb/usb.c ****     pgclk->PCHCTRL[GCLK_USB].bit.GEN  = 0;
 1952              		.loc 1 1007 0 is_stmt 1
 1953 00ee 404B     		ldr	r3, .L230+16
 1954 00f0 D3F8A850 		ldr	r5, [r3, #168]
 1955 00f4 60F30305 		bfi	r5, r0, #0, #4
 1956 00f8 C3F8A850 		str	r5, [r3, #168]
1008:tmk_core/protocol/arm_atsam/usb/usb.c ****     pgclk->PCHCTRL[GCLK_USB].bit.CHEN = 1;
 1957              		.loc 1 1008 0
 1958 00fc D3F8A800 		ldr	r0, [r3, #168]
 1959 0100 40F04000 		orr	r0, r0, #64
 1960 0104 C3F8A800 		str	r0, [r3, #168]
1009:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1010:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Reset */
1011:tmk_core/protocol/arm_atsam/usb/usb.c ****     hw->DEVICE.CTRLA.bit.SWRST = 1;
 1961              		.loc 1 1011 0
 1962 0108 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1963 010a 43F00103 		orr	r3, r3, #1
 1964 010e 0B70     		strb	r3, [r1]
 1965              	.L215:
1012:tmk_core/protocol/arm_atsam/usb/usb.c ****     while (hw->DEVICE.SYNCBUSY.bit.SWRST) {
 1966              		.loc 1 1012 0 discriminator 1
 1967 0110 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 1968 0112 13F00103 		ands	r3, r3, #1
 1969 0116 FBD1     		bne	.L215
1013:tmk_core/protocol/arm_atsam/usb/usb.c ****         /* Sync wait */
1014:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
1015:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1016:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Change QOS values to have the best performance and correct USB behaviour */
1017:tmk_core/protocol/arm_atsam/usb/usb.c ****     USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 1970              		.loc 1 1017 0
 1971 0118 4FF08240 		mov	r0, #1090519040
 1972 011c 0226     		movs	r6, #2
 1973 011e C578     		ldrb	r5, [r0, #3]	@ zero_extendqisi2
 1974 0120 66F30105 		bfi	r5, r6, #0, #2
 1975 0124 C570     		strb	r5, [r0, #3]
1018:tmk_core/protocol/arm_atsam/usb/usb.c ****     USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 1976              		.loc 1 1018 0
 1977 0126 C578     		ldrb	r5, [r0, #3]	@ zero_extendqisi2
 1978 0128 66F38305 		bfi	r5, r6, #2, #2
 1979 012c C570     		strb	r5, [r0, #3]
 1980              	.LVL166:
1019:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1020:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Load Pad Calibration */
1021:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1022:tmk_core/protocol/arm_atsam/usb/usb.c ****     pad_transn = (USB_FUSES_TRANSN_ADDR >> USB_FUSES_TRANSN_Pos) & USB_FUSES_TRANSN_Msk;
1023:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (pad_transn == 0x1F) {
1024:tmk_core/protocol/arm_atsam/usb/usb.c ****         pad_transn = 5;
1025:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
1026:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1027:tmk_core/protocol/arm_atsam/usb/usb.c ****     hw->DEVICE.PADCAL.bit.TRANSN = pad_transn;
 1981              		.loc 1 1027 0
 1982 012e 088D     		ldrh	r0, [r1, #40]
 1983 0130 0425     		movs	r5, #4
 1984 0132 65F38A10 		bfi	r0, r5, #6, #5
 1985 0136 0885     		strh	r0, [r1, #40]	@ movhi
 1986              	.LVL167:
1028:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1029:tmk_core/protocol/arm_atsam/usb/usb.c ****     pad_transp = (USB_FUSES_TRANSP_ADDR >> USB_FUSES_TRANSP_Pos) & USB_FUSES_TRANSP_Msk;
1030:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (pad_transp == 0x1F) {
1031:tmk_core/protocol/arm_atsam/usb/usb.c ****         pad_transp = 29;
1032:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
1033:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1034:tmk_core/protocol/arm_atsam/usb/usb.c ****     hw->DEVICE.PADCAL.bit.TRANSP = pad_transp;
 1987              		.loc 1 1034 0
 1988 0138 088D     		ldrh	r0, [r1, #40]
 1989 013a 63F30400 		bfi	r0, r3, #0, #5
 1990 013e 0885     		strh	r0, [r1, #40]	@ movhi
 1991              	.LVL168:
1035:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1036:tmk_core/protocol/arm_atsam/usb/usb.c ****     pad_trim = (USB_FUSES_TRIM_ADDR >> USB_FUSES_TRIM_Pos) & USB_FUSES_TRIM_Msk;
1037:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (pad_trim == 0x07) {
1038:tmk_core/protocol/arm_atsam/usb/usb.c ****         pad_trim = 3;
1039:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
1040:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1041:tmk_core/protocol/arm_atsam/usb/usb.c ****     hw->DEVICE.PADCAL.bit.TRIM = pad_trim;
 1992              		.loc 1 1041 0
 1993 0140 088D     		ldrh	r0, [r1, #40]
 1994 0142 63F30E30 		bfi	r0, r3, #12, #3
 1995 0146 0885     		strh	r0, [r1, #40]	@ movhi
1042:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1043:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Set the configuration */
1044:tmk_core/protocol/arm_atsam/usb/usb.c ****     hw->DEVICE.CTRLA.bit.MODE     = module_config->select_host_mode;
 1996              		.loc 1 1044 0
 1997 0148 1578     		ldrb	r5, [r2]	@ zero_extendqisi2
 1998 014a 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 1999 014c 65F3C710 		bfi	r0, r5, #7, #1
 2000 0150 0870     		strb	r0, [r1]
1045:tmk_core/protocol/arm_atsam/usb/usb.c ****     hw->DEVICE.CTRLA.bit.RUNSTDBY = module_config->run_in_standby;
 2001              		.loc 1 1045 0
 2002 0152 5578     		ldrb	r5, [r2, #1]	@ zero_extendqisi2
 2003 0154 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 2004 0156 65F38200 		bfi	r0, r5, #2, #1
 2005 015a 0870     		strb	r0, [r1]
1046:tmk_core/protocol/arm_atsam/usb/usb.c ****     hw->DEVICE.DESCADD.reg        = (uint32_t)(&usb_descriptor_table.usb_endpoint_table[0]);
 2006              		.loc 1 1046 0
 2007 015c 2548     		ldr	r0, .L230+20
 2008 015e 4862     		str	r0, [r1, #36]
1047:tmk_core/protocol/arm_atsam/usb/usb.c ****     if (USB_SPEED_FULL == module_config->speed_mode) {
 2009              		.loc 1 1047 0
 2010 0160 D278     		ldrb	r2, [r2, #3]	@ zero_extendqisi2
 2011              	.LVL169:
 2012 0162 012A     		cmp	r2, #1
 2013 0164 33D1     		bne	.L216
1048:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_FS_Val;
 2014              		.loc 1 1048 0
 2015 0166 2268     		ldr	r2, [r4]
 2016 0168 1189     		ldrh	r1, [r2, #8]
 2017              	.LVL170:
 2018 016a 63F38301 		bfi	r1, r3, #2, #2
 2019 016e 1181     		strh	r1, [r2, #8]	@ movhi
 2020              	.L217:
1049:tmk_core/protocol/arm_atsam/usb/usb.c ****     } else if (USB_SPEED_LOW == module_config->speed_mode) {
1050:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_LS_Val;
1051:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
1052:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1053:tmk_core/protocol/arm_atsam/usb/usb.c ****     memset((uint8_t *)(&usb_descriptor_table.usb_endpoint_table[0]), 0, sizeof(usb_descriptor_table
 2021              		.loc 1 1053 0
 2022 0170 4FF48072 		mov	r2, #256
 2023 0174 0021     		movs	r1, #0
 2024 0176 1F48     		ldr	r0, .L230+20
 2025 0178 FFF7FEFF 		bl	memset
 2026              	.LVL171:
1054:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1055:tmk_core/protocol/arm_atsam/usb/usb.c ****     /*  device callback related */
1056:tmk_core/protocol/arm_atsam/usb/usb.c ****     for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
1057:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->device_callback[i] = NULL;
 2027              		.loc 1 1057 0
 2028 017c 0023     		movs	r3, #0
 2029 017e C4E90133 		strd	r3, r3, [r4, #4]
 2030              	.LVL172:
 2031 0182 C4E90333 		strd	r3, r3, [r4, #12]
 2032              	.LVL173:
 2033 0186 C4E90533 		strd	r3, r3, [r4, #20]
 2034              	.LVL174:
 2035 018a E361     		str	r3, [r4, #28]
 2036              	.LVL175:
 2037 018c 04F18001 		add	r1, r4, #128
 2038 0190 2246     		mov	r2, r4
 2039              	.LVL176:
 2040              	.L218:
1058:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
1059:tmk_core/protocol/arm_atsam/usb/usb.c ****     for (i = 0; i < USB_EPT_NUM; i++) {
1060:tmk_core/protocol/arm_atsam/usb/usb.c ****         for (j = 0; j < USB_DEVICE_EP_CALLBACK_N; j++) {
1061:tmk_core/protocol/arm_atsam/usb/usb.c ****             module_inst->device_endpoint_callback[i][j] = NULL;
 2041              		.loc 1 1061 0
 2042 0192 C2E90833 		strd	r3, r3, [r2, #32]
 2043              	.LVL177:
 2044 0196 C2E90A33 		strd	r3, r3, [r2, #40]
 2045              	.LVL178:
 2046 019a 1032     		adds	r2, r2, #16
1059:tmk_core/protocol/arm_atsam/usb/usb.c ****         for (j = 0; j < USB_DEVICE_EP_CALLBACK_N; j++) {
 2047              		.loc 1 1059 0
 2048 019c 8A42     		cmp	r2, r1
 2049 019e F8D1     		bne	.L218
1062:tmk_core/protocol/arm_atsam/usb/usb.c ****         }
1063:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
1064:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_registered_callback_mask = 0;
 2050              		.loc 1 1064 0
 2051 01a0 C4F8A030 		str	r3, [r4, #160]
 2052              	.LVL179:
1065:tmk_core/protocol/arm_atsam/usb/usb.c ****     module_inst->device_enabled_callback_mask    = 0;
1066:tmk_core/protocol/arm_atsam/usb/usb.c ****     for (j = 0; j < USB_EPT_NUM; j++) {
1067:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->device_endpoint_registered_callback_mask[j] = 0;
 2053              		.loc 1 1067 0
 2054 01a4 0022     		movs	r2, #0
 2055 01a6 04F1A403 		add	r3, r4, #164
 2056 01aa AC34     		adds	r4, r4, #172
 2057              	.LVL180:
 2058              	.L219:
 2059              		.loc 1 1067 0 is_stmt 0 discriminator 3
 2060 01ac 03F8012B 		strb	r2, [r3], #1
 2061              	.LVL181:
1066:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->device_endpoint_registered_callback_mask[j] = 0;
 2062              		.loc 1 1066 0 is_stmt 1 discriminator 3
 2063 01b0 A342     		cmp	r3, r4
1068:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->device_endpoint_enabled_callback_mask[j]    = 0;
 2064              		.loc 1 1068 0 discriminator 3
 2065 01b2 DA71     		strb	r2, [r3, #7]
 2066              	.LVL182:
1066:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->device_endpoint_registered_callback_mask[j] = 0;
 2067              		.loc 1 1066 0 discriminator 3
 2068 01b4 FAD1     		bne	.L219
 2069              	.LVL183:
 2070              	.LBB23:
 2071              	.LBB24:
 2072              	.LBB25:
 2073              		.file 2 "lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h"
   1:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*
   8:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  10:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  12:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  16:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  18:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  24:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  25:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
  30:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  31:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  34:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  36:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
  39:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  40:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
  41:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  44:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  47:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  50:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  53:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  54:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  55:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
  59:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
  61:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  62:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  63:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  69:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  71:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
  74:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
  79:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
  82:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
  83:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
  85:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  86:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
  91:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
  94:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
  95:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
  97:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  98:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
 165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
 214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
 217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Register
 235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
 246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 675:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 678:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 682:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 685:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 688:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 692:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 695:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 698:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 701:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 704:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 706:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 707:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 708:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 712:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 713:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 714:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 715:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 717:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 718:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 719:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 724:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 728:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 732:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 735:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 738:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 741:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 744:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 746:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 747:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 748:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 752:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 753:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 754:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 755:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 757:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 758:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 759:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 765:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 769:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 772:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 775:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 778:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 782:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 786:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 790:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 793:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 796:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 798:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 799:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 800:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 804:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 805:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 806:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 807:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 809:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 810:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 811:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  union
 812:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 813:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 845:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 849:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 853:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 856:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 859:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 862:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 865:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 868:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 871:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 874:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 877:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 881:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 885:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 889:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 893:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 896:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 899:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 901:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 902:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 903:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 907:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 908:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 909:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 910:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 912:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 913:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 914:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 939:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 943:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 946:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 949:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 952:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 955:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 958:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 961:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 964:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 967:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 970:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 973:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 976:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 979:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 982:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 985:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 988:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 991:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 994:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 998:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1002:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1006:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1010:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1014:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1018:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1022:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1025:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1028:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1031:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1034:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1037:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1040:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1043:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1046:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1048:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1049:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1050:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1054:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1055:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1056:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1057:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1059:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1060:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1061:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1087:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1091:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1095:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1099:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
1566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} */
1571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
1600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
1602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
1620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
1622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
1674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 2074              		.loc 2 1674 0
 2075 01b6 104B     		ldr	r3, .L230+24
 2076              	.LVL184:
 2077 01b8 4FF48032 		mov	r2, #65536
 2078 01bc 9A60     		str	r2, [r3, #8]
 2079              	.LVL185:
 2080              	.LBE25:
 2081              	.LBE24:
 2082              	.LBE23:
 2083              	.LBB26:
 2084              	.LBB27:
 2085              	.LBB28:
 2086 01be 4FF48022 		mov	r2, #262144
 2087 01c2 9A60     		str	r2, [r3, #8]
 2088              	.LVL186:
 2089              	.LBE28:
 2090              	.LBE27:
 2091              	.LBE26:
 2092              	.LBB29:
 2093              	.LBB30:
 2094              	.LBB31:
 2095 01c4 4FF40022 		mov	r2, #524288
 2096 01c8 9A60     		str	r2, [r3, #8]
 2097              	.LVL187:
 2098              	.LBE31:
 2099              	.LBE30:
 2100              	.LBE29:
1069:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
1070:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1071:tmk_core/protocol/arm_atsam/usb/usb.c ****     /* Enable interrupts for this USB module */
1072:tmk_core/protocol/arm_atsam/usb/usb.c ****     NVIC_EnableIRQ(USB_0_IRQn);
1073:tmk_core/protocol/arm_atsam/usb/usb.c ****     NVIC_EnableIRQ(USB_2_IRQn);
1074:tmk_core/protocol/arm_atsam/usb/usb.c ****     NVIC_EnableIRQ(USB_3_IRQn);
1075:tmk_core/protocol/arm_atsam/usb/usb.c **** 
1076:tmk_core/protocol/arm_atsam/usb/usb.c ****     return STATUS_OK;
1077:tmk_core/protocol/arm_atsam/usb/usb.c **** }
 2101              		.loc 1 1077 0
 2102 01ca 0020     		movs	r0, #0
 2103 01cc 70BD     		pop	{r4, r5, r6, pc}
 2104              	.LVL188:
 2105              	.L216:
1049:tmk_core/protocol/arm_atsam/usb/usb.c ****         module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_LS_Val;
 2106              		.loc 1 1049 0
 2107 01ce 002A     		cmp	r2, #0
 2108 01d0 CED1     		bne	.L217
1050:tmk_core/protocol/arm_atsam/usb/usb.c ****     }
 2109              		.loc 1 1050 0
 2110 01d2 2368     		ldr	r3, [r4]
 2111 01d4 1A89     		ldrh	r2, [r3, #8]
 2112 01d6 0121     		movs	r1, #1
 2113              	.LVL189:
 2114 01d8 61F38302 		bfi	r2, r1, #2, #2
 2115 01dc 1A81     		strh	r2, [r3, #8]	@ movhi
 2116 01de C7E7     		b	.L217
 2117              	.L231:
 2118              		.align	2
 2119              	.L230:
 2120 01e0 00000000 		.word	.LANCHOR0
 2121 01e4 00080040 		.word	1073743872
 2122 01e8 00800041 		.word	1090551808
 2123 01ec 00100040 		.word	1073745920
 2124 01f0 001C0040 		.word	1073748992
 2125 01f4 00000000 		.word	usb_descriptor_table
 2126 01f8 00E100E0 		.word	-536813312
 2127              		.cfi_endproc
 2128              	.LFE202:
 2130              		.comm	usb_descriptor_table,256,4
 2131              		.section	.rodata
 2132              		.align	1
 2133              		.set	.LANCHOR1,. + 0
 2136              	_usb_device_irq_bits:
 2137 0000 0400     		.short	4
 2138 0002 0800     		.short	8
 2139 0004 7000     		.short	112
 2140 0006 8000     		.short	128
 2141 0008 0100     		.short	1
 2142 000a 0001     		.short	256
 2143 000c 0002     		.short	512
 2146              	_usb_endpoint_irq_bits:
 2147 000e 03       		.byte	3
 2148 000f 0C       		.byte	12
 2149 0010 10       		.byte	16
 2150 0011 60       		.byte	96
 2151              		.bss
 2152              		.align	2
 2153              		.set	.LANCHOR0,. + 0
 2156              	_usb_instances:
 2157 0000 00000000 		.space	4
 2160              	device_callback_lpm_wakeup_enable:
 2161 0004 00000000 		.space	4
 2164              	ep_callback_para:
 2165 0008 00000000 		.space	8
 2165      00000000 
 2166              		.text
 2167              	.Letext0:
 2168              		.file 3 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/machine/_default_types
 2169              		.file 4 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/lock.h"
 2170              		.file 5 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/_types.h"
 2171              		.file 6 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h
 2172              		.file 7 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/reent.h"
 2173              		.file 8 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/_stdint.h"
 2174              		.file 9 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/stdlib.h"
 2175              		.file 10 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/samd51j18a.h"
 2176              		.file 11 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/system_samd51.h"
 2177              		.file 12 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/gclk.h"
 2178              		.file 13 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/mclk.h"
 2179              		.file 14 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/oscctrl.h"
 2180              		.file 15 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/port.h"
 2181              		.file 16 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/usb.h"
 2182              		.file 17 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/math.h"
 2183              		.file 18 "tmk_core/protocol/arm_atsam/usb/status_codes.h"
 2184              		.file 19 "tmk_core/protocol/arm_atsam/usb/usb.h"
 2185              		.file 20 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 usb.c
/var/tmp//ccD5wNof.s:18     .text._usb_device_interrupt_handler:0000000000000000 $t
/var/tmp//ccD5wNof.s:24     .text._usb_device_interrupt_handler:0000000000000000 _usb_device_interrupt_handler
/var/tmp//ccD5wNof.s:367    .text._usb_device_interrupt_handler:00000000000001ec $d
                            *COM*:0000000000000100 usb_descriptor_table
/var/tmp//ccD5wNof.s:377    .text.usb_device_register_callback:0000000000000000 $t
/var/tmp//ccD5wNof.s:384    .text.usb_device_register_callback:0000000000000000 usb_device_register_callback
/var/tmp//ccD5wNof.s:411    .text.usb_device_register_callback:000000000000001c $d
/var/tmp//ccD5wNof.s:416    .text.usb_device_unregister_callback:0000000000000000 $t
/var/tmp//ccD5wNof.s:423    .text.usb_device_unregister_callback:0000000000000000 usb_device_unregister_callback
/var/tmp//ccD5wNof.s:451    .text.usb_device_unregister_callback:0000000000000020 $d
/var/tmp//ccD5wNof.s:456    .text.usb_device_enable_callback:0000000000000000 $t
/var/tmp//ccD5wNof.s:463    .text.usb_device_enable_callback:0000000000000000 usb_device_enable_callback
/var/tmp//ccD5wNof.s:492    .text.usb_device_enable_callback:000000000000001c $d
/var/tmp//ccD5wNof.s:497    .text.usb_device_disable_callback:0000000000000000 $t
/var/tmp//ccD5wNof.s:504    .text.usb_device_disable_callback:0000000000000000 usb_device_disable_callback
/var/tmp//ccD5wNof.s:530    .text.usb_device_disable_callback:000000000000001c $d
/var/tmp//ccD5wNof.s:535    .text.usb_device_endpoint_register_callback:0000000000000000 $t
/var/tmp//ccD5wNof.s:542    .text.usb_device_endpoint_register_callback:0000000000000000 usb_device_endpoint_register_callback
/var/tmp//ccD5wNof.s:575    .text.usb_device_endpoint_register_callback:0000000000000024 $d
/var/tmp//ccD5wNof.s:580    .text.usb_device_endpoint_unregister_callback:0000000000000000 $t
/var/tmp//ccD5wNof.s:587    .text.usb_device_endpoint_unregister_callback:0000000000000000 usb_device_endpoint_unregister_callback
/var/tmp//ccD5wNof.s:623    .text.usb_device_endpoint_unregister_callback:0000000000000028 $d
/var/tmp//ccD5wNof.s:628    .text.usb_device_endpoint_enable_callback:0000000000000000 $t
/var/tmp//ccD5wNof.s:635    .text.usb_device_endpoint_enable_callback:0000000000000000 usb_device_endpoint_enable_callback
/var/tmp//ccD5wNof.s:752    .text.usb_device_endpoint_enable_callback:0000000000000084 $d
/var/tmp//ccD5wNof.s:757    .text.usb_device_endpoint_disable_callback:0000000000000000 $t
/var/tmp//ccD5wNof.s:764    .text.usb_device_endpoint_disable_callback:0000000000000000 usb_device_endpoint_disable_callback
/var/tmp//ccD5wNof.s:881    .text.usb_device_endpoint_disable_callback:0000000000000084 $d
/var/tmp//ccD5wNof.s:886    .text.usb_device_endpoint_get_config_defaults:0000000000000000 $t
/var/tmp//ccD5wNof.s:893    .text.usb_device_endpoint_get_config_defaults:0000000000000000 usb_device_endpoint_get_config_defaults
/var/tmp//ccD5wNof.s:917    .text.usb_device_endpoint_set_config:0000000000000000 $t
/var/tmp//ccD5wNof.s:924    .text.usb_device_endpoint_set_config:0000000000000000 usb_device_endpoint_set_config
/var/tmp//ccD5wNof.s:951    .text.usb_device_endpoint_set_config:0000000000000014 $d
/var/tmp//ccD5wNof.s:1174   .text.usb_device_endpoint_set_config:000000000000017c $d
/var/tmp//ccD5wNof.s:1179   .text.usb_device_endpoint_is_configured:0000000000000000 $t
/var/tmp//ccD5wNof.s:1186   .text.usb_device_endpoint_is_configured:0000000000000000 usb_device_endpoint_is_configured
/var/tmp//ccD5wNof.s:1220   .text.usb_device_endpoint_abort_job:0000000000000000 $t
/var/tmp//ccD5wNof.s:1227   .text.usb_device_endpoint_abort_job:0000000000000000 usb_device_endpoint_abort_job
/var/tmp//ccD5wNof.s:1274   .text.usb_device_endpoint_is_halted:0000000000000000 $t
/var/tmp//ccD5wNof.s:1281   .text.usb_device_endpoint_is_halted:0000000000000000 usb_device_endpoint_is_halted
/var/tmp//ccD5wNof.s:1309   .text.usb_device_endpoint_set_halt:0000000000000000 $t
/var/tmp//ccD5wNof.s:1316   .text.usb_device_endpoint_set_halt:0000000000000000 usb_device_endpoint_set_halt
/var/tmp//ccD5wNof.s:1343   .text.usb_device_endpoint_clear_halt:0000000000000000 $t
/var/tmp//ccD5wNof.s:1350   .text.usb_device_endpoint_clear_halt:0000000000000000 usb_device_endpoint_clear_halt
/var/tmp//ccD5wNof.s:1432   .text.usb_device_endpoint_write_buffer_job:0000000000000000 $t
/var/tmp//ccD5wNof.s:1439   .text.usb_device_endpoint_write_buffer_job:0000000000000000 usb_device_endpoint_write_buffer_job
/var/tmp//ccD5wNof.s:1497   .text.usb_device_endpoint_write_buffer_job:000000000000003c $d
/var/tmp//ccD5wNof.s:1502   .text.usb_device_endpoint_read_buffer_job:0000000000000000 $t
/var/tmp//ccD5wNof.s:1509   .text.usb_device_endpoint_read_buffer_job:0000000000000000 usb_device_endpoint_read_buffer_job
/var/tmp//ccD5wNof.s:1569   .text.usb_device_endpoint_read_buffer_job:0000000000000038 $d
/var/tmp//ccD5wNof.s:1574   .text.usb_device_endpoint_setup_buffer_job:0000000000000000 $t
/var/tmp//ccD5wNof.s:1581   .text.usb_device_endpoint_setup_buffer_job:0000000000000000 usb_device_endpoint_setup_buffer_job
/var/tmp//ccD5wNof.s:1614   .text.usb_device_endpoint_setup_buffer_job:0000000000000024 $d
/var/tmp//ccD5wNof.s:1619   .text.usb_enable:0000000000000000 $t
/var/tmp//ccD5wNof.s:1626   .text.usb_enable:0000000000000000 usb_enable
/var/tmp//ccD5wNof.s:1652   .text.usb_disable:0000000000000000 $t
/var/tmp//ccD5wNof.s:1659   .text.usb_disable:0000000000000000 usb_disable
/var/tmp//ccD5wNof.s:1692   .text.USB_0_Handler:0000000000000000 $t
/var/tmp//ccD5wNof.s:1699   .text.USB_0_Handler:0000000000000000 USB_0_Handler
/var/tmp//ccD5wNof.s:1722   .text.USB_0_Handler:0000000000000014 $d
/var/tmp//ccD5wNof.s:1727   .text.USB_1_Handler:0000000000000000 $t
/var/tmp//ccD5wNof.s:1734   .text.USB_1_Handler:0000000000000000 USB_1_Handler
/var/tmp//ccD5wNof.s:1748   .text.USB_2_Handler:0000000000000000 $t
/var/tmp//ccD5wNof.s:1755   .text.USB_2_Handler:0000000000000000 USB_2_Handler
/var/tmp//ccD5wNof.s:1766   .text.USB_3_Handler:0000000000000000 $t
/var/tmp//ccD5wNof.s:1773   .text.USB_3_Handler:0000000000000000 USB_3_Handler
/var/tmp//ccD5wNof.s:1784   .text.usb_get_config_defaults:0000000000000000 $t
/var/tmp//ccD5wNof.s:1791   .text.usb_get_config_defaults:0000000000000000 usb_get_config_defaults
/var/tmp//ccD5wNof.s:1817   .text.usb_init:0000000000000000 $t
/var/tmp//ccD5wNof.s:1824   .text.usb_init:0000000000000000 usb_init
/var/tmp//ccD5wNof.s:2120   .text.usb_init:00000000000001e0 $d
/var/tmp//ccD5wNof.s:2132   .rodata:0000000000000000 $d
/var/tmp//ccD5wNof.s:2136   .rodata:0000000000000000 _usb_device_irq_bits
/var/tmp//ccD5wNof.s:2146   .rodata:000000000000000e _usb_endpoint_irq_bits
/var/tmp//ccD5wNof.s:2152   .bss:0000000000000000 $d
/var/tmp//ccD5wNof.s:2156   .bss:0000000000000000 _usb_instances
/var/tmp//ccD5wNof.s:2160   .bss:0000000000000004 device_callback_lpm_wakeup_enable
/var/tmp//ccD5wNof.s:2164   .bss:0000000000000008 ep_callback_para
/var/tmp//ccD5wNof.s:956    .text.usb_device_endpoint_set_config:0000000000000019 $d
/var/tmp//ccD5wNof.s:956    .text.usb_device_endpoint_set_config:000000000000001a $t

UNDEFINED SYMBOLS
memset
