// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull::traceInitSub2(void* userp, VerilatedVcd* tracep) {
    VysyxSoCFull__Syms* __restrict vlSymsp = static_cast<VysyxSoCFull__Syms*>(userp);
    VysyxSoCFull* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+6857,"TestHarness ldut fpga chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+6858,"TestHarness ldut fpga chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+6859,"TestHarness ldut fpga chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+6860,"TestHarness ldut fpga chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+6861,"TestHarness ldut fpga chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+6863,"TestHarness ldut fpga chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+6867,"TestHarness ldut fpga chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+6868,"TestHarness ldut fpga chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+6869,"TestHarness ldut fpga chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+6870,"TestHarness ldut fpga chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+6871,"TestHarness ldut fpga chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+6872,"TestHarness ldut fpga chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+16401,"TestHarness ldut fpga chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16402,"TestHarness ldut fpga chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+16403,"TestHarness ldut fpga chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16404,"TestHarness ldut fpga chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16405,"TestHarness ldut fpga chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18650,"TestHarness ldut fpga chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16406,"TestHarness ldut fpga chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+16407,"TestHarness ldut fpga chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+16409,"TestHarness ldut fpga chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+16411,"TestHarness ldut fpga chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+16415,"TestHarness ldut fpga chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+6873,"TestHarness ldut fpga chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+6874,"TestHarness ldut fpga chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+6875,"TestHarness ldut fpga chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+6879,"TestHarness ldut fpga chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+6880,"TestHarness ldut fpga chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+6881,"TestHarness ldut fpga chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+16419,"TestHarness ldut fpga chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16420,"TestHarness ldut fpga chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16421,"TestHarness ldut fpga chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+6882,"TestHarness ldut fpga chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+44,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+44,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+45,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+45,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink mbypass clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink mbypass reset", false,-1);
        tracep->declBit(c+18598,"TestHarness ldut fpga chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+17310,"TestHarness ldut fpga chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+6654,"TestHarness ldut fpga chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6655,"TestHarness ldut fpga chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6656,"TestHarness ldut fpga chiplink mbypass auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6657,"TestHarness ldut fpga chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6658,"TestHarness ldut fpga chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6659,"TestHarness ldut fpga chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6660,"TestHarness ldut fpga chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+6661,"TestHarness ldut fpga chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+17311,"TestHarness ldut fpga chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+6662,"TestHarness ldut fpga chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6663,"TestHarness ldut fpga chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6664,"TestHarness ldut fpga chiplink mbypass auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6665,"TestHarness ldut fpga chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6666,"TestHarness ldut fpga chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6667,"TestHarness ldut fpga chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+6668,"TestHarness ldut fpga chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink mbypass auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6669,"TestHarness ldut fpga chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+17312,"TestHarness ldut fpga chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+6670,"TestHarness ldut fpga chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18462,"TestHarness ldut fpga chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+18463,"TestHarness ldut fpga chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga chiplink mbypass auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6073,"TestHarness ldut fpga chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6074,"TestHarness ldut fpga chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+6075,"TestHarness ldut fpga chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+17307,"TestHarness ldut fpga chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga chiplink mbypass auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6077,"TestHarness ldut fpga chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink mbypass auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6085,"TestHarness ldut fpga chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18599,"TestHarness ldut fpga chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+6883,"TestHarness ldut fpga chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink mbypass monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+6884,"TestHarness ldut fpga chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6085,"TestHarness ldut fpga chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+18651,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+17310,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+6654,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6655,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6656,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6657,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6658,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6659,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+6885,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+17311,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+6662,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6663,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6664,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6665,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6666,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6667,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+6886,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6085,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6669,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+17312,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+6670,"TestHarness ldut fpga chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+6887,"TestHarness ldut fpga chiplink mbypass bypass", false,-1);
        tracep->declBus(c+6888,"TestHarness ldut fpga chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+6889,"TestHarness ldut fpga chiplink mbypass stall_counter", false,-1, 5,0);
        tracep->declBit(c+6890,"TestHarness ldut fpga chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+18652,"TestHarness ldut fpga chiplink mbypass stall", false,-1);
        tracep->declBit(c+19423,"TestHarness ldut fpga chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+6891,"TestHarness ldut fpga chiplink mbypass out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6892,"TestHarness ldut fpga chiplink mbypass beats1_decode", false,-1, 5,0);
        tracep->declBus(c+6893,"TestHarness ldut fpga chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+6894,"TestHarness ldut fpga chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+6895,"TestHarness ldut fpga chiplink mbypass counter", false,-1, 5,0);
        tracep->declBus(c+6896,"TestHarness ldut fpga chiplink mbypass counter1", false,-1, 5,0);
        tracep->declBit(c+6897,"TestHarness ldut fpga chiplink mbypass a_first", false,-1);
        tracep->declBit(c+6898,"TestHarness ldut fpga chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+6899,"TestHarness ldut fpga chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+15629,"TestHarness ldut fpga chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+6900,"TestHarness ldut fpga chiplink mbypass out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6901,"TestHarness ldut fpga chiplink mbypass beats1_decode_2", false,-1, 5,0);
        tracep->declBus(c+6902,"TestHarness ldut fpga chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+6903,"TestHarness ldut fpga chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+6904,"TestHarness ldut fpga chiplink mbypass beats1_2", false,-1, 5,0);
        tracep->declBus(c+6905,"TestHarness ldut fpga chiplink mbypass counter_2", false,-1, 5,0);
        tracep->declBus(c+6906,"TestHarness ldut fpga chiplink mbypass counter1_2", false,-1, 5,0);
        tracep->declBit(c+6907,"TestHarness ldut fpga chiplink mbypass c_first", false,-1);
        tracep->declBit(c+6908,"TestHarness ldut fpga chiplink mbypass c_last", false,-1);
        tracep->declBit(c+6909,"TestHarness ldut fpga chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+6910,"TestHarness ldut fpga chiplink mbypass beats1_decode_3", false,-1, 5,0);
        tracep->declBit(c+6911,"TestHarness ldut fpga chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+6912,"TestHarness ldut fpga chiplink mbypass beats1_3", false,-1, 5,0);
        tracep->declBus(c+6913,"TestHarness ldut fpga chiplink mbypass counter_3", false,-1, 5,0);
        tracep->declBus(c+6914,"TestHarness ldut fpga chiplink mbypass counter1_3", false,-1, 5,0);
        tracep->declBit(c+6915,"TestHarness ldut fpga chiplink mbypass d_first", false,-1);
        tracep->declBit(c+6916,"TestHarness ldut fpga chiplink mbypass d_last", false,-1);
        tracep->declBit(c+15630,"TestHarness ldut fpga chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+15631,"TestHarness ldut fpga chiplink mbypass done_4", false,-1);
        tracep->declBit(c+6917,"TestHarness ldut fpga chiplink mbypass c_request", false,-1);
        tracep->declBit(c+6918,"TestHarness ldut fpga chiplink mbypass c_response", false,-1);
        tracep->declBit(c+6919,"TestHarness ldut fpga chiplink mbypass d_request", false,-1);
        tracep->declBit(c+16425,"TestHarness ldut fpga chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+15632,"TestHarness ldut fpga chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+6920,"TestHarness ldut fpga chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+18653,"TestHarness ldut fpga chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+15633,"TestHarness ldut fpga chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+6921,"TestHarness ldut fpga chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+17318,"TestHarness ldut fpga chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+18654,"TestHarness ldut fpga chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+6922,"TestHarness ldut fpga chiplink mbypass stall_counter1", false,-1, 5,0);
        tracep->declBit(c+16426,"TestHarness ldut fpga chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+6883,"TestHarness ldut fpga chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink mbypass monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+6884,"TestHarness ldut fpga chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6085,"TestHarness ldut fpga chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+46,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+47,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+6910,"TestHarness ldut fpga chiplink mbypass monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+6911,"TestHarness ldut fpga chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6923,"TestHarness ldut fpga chiplink mbypass monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+6924,"TestHarness ldut fpga chiplink mbypass monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+6925,"TestHarness ldut fpga chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+6926,"TestHarness ldut fpga chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+6927,"TestHarness ldut fpga chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+6928,"TestHarness ldut fpga chiplink mbypass monitor size_1", false,-1, 3,0);
        tracep->declBit(c+6929,"TestHarness ldut fpga chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+6930,"TestHarness ldut fpga chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+6931,"TestHarness ldut fpga chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+6932,"TestHarness ldut fpga chiplink mbypass monitor inflight_sizes", false,-1, 7,0);
        tracep->declBus(c+6933,"TestHarness ldut fpga chiplink mbypass monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+6934,"TestHarness ldut fpga chiplink mbypass monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+6935,"TestHarness ldut fpga chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+6936,"TestHarness ldut fpga chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+6937,"TestHarness ldut fpga chiplink mbypass monitor a_size_lookup", false,-1, 7,0);
        tracep->declBus(c+6938,"TestHarness ldut fpga chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+6939,"TestHarness ldut fpga chiplink mbypass monitor d_sizes_clr", false,-1, 7,0);
        tracep->declBus(c+6940,"TestHarness ldut fpga chiplink mbypass monitor inflight_sizes_1", false,-1, 7,0);
        tracep->declBus(c+6941,"TestHarness ldut fpga chiplink mbypass monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+6942,"TestHarness ldut fpga chiplink mbypass monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+6943,"TestHarness ldut fpga chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+6944,"TestHarness ldut fpga chiplink mbypass monitor c_size_lookup", false,-1, 7,0);
        tracep->declBus(c+6945,"TestHarness ldut fpga chiplink mbypass monitor d_sizes_clr_1", false,-1, 7,0);
        tracep->declBit(c+6946,"TestHarness ldut fpga chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+6947,"TestHarness ldut fpga chiplink mbypass monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+6948,"TestHarness ldut fpga chiplink mbypass monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+6949,"TestHarness ldut fpga chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+6950,"TestHarness ldut fpga chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+46,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+46,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+47,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+47,"TestHarness ldut fpga chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+18651,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+17310,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+6654,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6655,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6656,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6657,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6658,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6659,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+6885,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+17311,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+6662,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6663,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6664,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6665,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6666,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6667,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+6886,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6085,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6669,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+17312,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+6670,"TestHarness ldut fpga chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+48,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+49,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+6951,"TestHarness ldut fpga chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+6952,"TestHarness ldut fpga chiplink mbypass monitor_1 is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+6953,"TestHarness ldut fpga chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+6954,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+6955,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+6956,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+6957,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+6958,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+6959,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+6960,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+6961,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+6962,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+6963,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+6964,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+6965,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+6966,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+6967,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+6968,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+6969,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+6970,"TestHarness ldut fpga chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+6971,"TestHarness ldut fpga chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+6972,"TestHarness ldut fpga chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+6973,"TestHarness ldut fpga chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+6974,"TestHarness ldut fpga chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+6975,"TestHarness ldut fpga chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+6976,"TestHarness ldut fpga chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+6977,"TestHarness ldut fpga chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+6978,"TestHarness ldut fpga chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+6979,"TestHarness ldut fpga chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+6980,"TestHarness ldut fpga chiplink mbypass monitor_1 a_first_counter", false,-1, 5,0);
        tracep->declBus(c+6981,"TestHarness ldut fpga chiplink mbypass monitor_1 a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+6982,"TestHarness ldut fpga chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+6983,"TestHarness ldut fpga chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+6984,"TestHarness ldut fpga chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+6985,"TestHarness ldut fpga chiplink mbypass monitor_1 size", false,-1, 3,0);
        tracep->declBus(c+6986,"TestHarness ldut fpga chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+6987,"TestHarness ldut fpga chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+6910,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+6911,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6988,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_counter", false,-1, 5,0);
        tracep->declBus(c+6989,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+6990,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+6991,"TestHarness ldut fpga chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+6992,"TestHarness ldut fpga chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+6993,"TestHarness ldut fpga chiplink mbypass monitor_1 size_1", false,-1, 3,0);
        tracep->declBus(c+6994,"TestHarness ldut fpga chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+6995,"TestHarness ldut fpga chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+6996,"TestHarness ldut fpga chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+6997,"TestHarness ldut fpga chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+6998,"TestHarness ldut fpga chiplink mbypass monitor_1 c_first_counter", false,-1, 5,0);
        tracep->declBus(c+6999,"TestHarness ldut fpga chiplink mbypass monitor_1 c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+7000,"TestHarness ldut fpga chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+7001,"TestHarness ldut fpga chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+7002,"TestHarness ldut fpga chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+7003,"TestHarness ldut fpga chiplink mbypass monitor_1 size_3", false,-1, 3,0);
        tracep->declBus(c+7004,"TestHarness ldut fpga chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+7005,"TestHarness ldut fpga chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+7006,"TestHarness ldut fpga chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+7008,"TestHarness ldut fpga chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+7016,"TestHarness ldut fpga chiplink mbypass monitor_1 inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+7032,"TestHarness ldut fpga chiplink mbypass monitor_1 a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+7033,"TestHarness ldut fpga chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+7034,"TestHarness ldut fpga chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+7035,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+7036,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+7037,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+17319,"TestHarness ldut fpga chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16427,"TestHarness ldut fpga chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16428,"TestHarness ldut fpga chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16429,"TestHarness ldut fpga chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+7038,"TestHarness ldut fpga chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+7040,"TestHarness ldut fpga chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+15634,"TestHarness ldut fpga chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+7042,"TestHarness ldut fpga chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+7043,"TestHarness ldut fpga chiplink mbypass monitor_1 a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16431,"TestHarness ldut fpga chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+7044,"TestHarness ldut fpga chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16439,"TestHarness ldut fpga chiplink mbypass monitor_1 a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+7052,"TestHarness ldut fpga chiplink mbypass monitor_1 d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+7068,"TestHarness ldut fpga chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+7069,"TestHarness ldut fpga chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+7071,"TestHarness ldut fpga chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+7087,"TestHarness ldut fpga chiplink mbypass monitor_1 c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+7088,"TestHarness ldut fpga chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+7089,"TestHarness ldut fpga chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+7090,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+7091,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+7092,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+15635,"TestHarness ldut fpga chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15637,"TestHarness ldut fpga chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+15638,"TestHarness ldut fpga chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+7093,"TestHarness ldut fpga chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+7095,"TestHarness ldut fpga chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15640,"TestHarness ldut fpga chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+7097,"TestHarness ldut fpga chiplink mbypass monitor_1 c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15641,"TestHarness ldut fpga chiplink mbypass monitor_1 c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+7098,"TestHarness ldut fpga chiplink mbypass monitor_1 d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+7114,"TestHarness ldut fpga chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+7115,"TestHarness ldut fpga chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+7116,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+7117,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+7118,"TestHarness ldut fpga chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+7119,"TestHarness ldut fpga chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+15657,"TestHarness ldut fpga chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+48,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+48,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+49,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+49,"TestHarness ldut fpga chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink monitor reset", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18595,"TestHarness ldut fpga chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18596,"TestHarness ldut fpga chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+17309,"TestHarness ldut fpga chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+6646,"TestHarness ldut fpga chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6647,"TestHarness ldut fpga chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6648,"TestHarness ldut fpga chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6649,"TestHarness ldut fpga chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+6650,"TestHarness ldut fpga chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+6651,"TestHarness ldut fpga chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6653,"TestHarness ldut fpga chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+50,"TestHarness ldut fpga chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+51,"TestHarness ldut fpga chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+7120,"TestHarness ldut fpga chiplink monitor source_ok", false,-1);
        tracep->declBus(c+6485,"TestHarness ldut fpga chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+6486,"TestHarness ldut fpga chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+6487,"TestHarness ldut fpga chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+6488,"TestHarness ldut fpga chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+6489,"TestHarness ldut fpga chiplink monitor mask_size", false,-1);
        tracep->declBit(c+6490,"TestHarness ldut fpga chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+6491,"TestHarness ldut fpga chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+7121,"TestHarness ldut fpga chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+7122,"TestHarness ldut fpga chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+6494,"TestHarness ldut fpga chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+6495,"TestHarness ldut fpga chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+6496,"TestHarness ldut fpga chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+7123,"TestHarness ldut fpga chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+6498,"TestHarness ldut fpga chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+7124,"TestHarness ldut fpga chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+6500,"TestHarness ldut fpga chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+7125,"TestHarness ldut fpga chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+6502,"TestHarness ldut fpga chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+7126,"TestHarness ldut fpga chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+7127,"TestHarness ldut fpga chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+7128,"TestHarness ldut fpga chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+6505,"TestHarness ldut fpga chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6506,"TestHarness ldut fpga chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+7129,"TestHarness ldut fpga chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+7130,"TestHarness ldut fpga chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+7131,"TestHarness ldut fpga chiplink monitor a_first", false,-1);
        tracep->declBus(c+7132,"TestHarness ldut fpga chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+7133,"TestHarness ldut fpga chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+7134,"TestHarness ldut fpga chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+7135,"TestHarness ldut fpga chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+7136,"TestHarness ldut fpga chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+7137,"TestHarness ldut fpga chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7138,"TestHarness ldut fpga chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+7139,"TestHarness ldut fpga chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+7140,"TestHarness ldut fpga chiplink monitor d_first", false,-1);
        tracep->declBus(c+7141,"TestHarness ldut fpga chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+7142,"TestHarness ldut fpga chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+7143,"TestHarness ldut fpga chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+7144,"TestHarness ldut fpga chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+7145,"TestHarness ldut fpga chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+7146,"TestHarness ldut fpga chiplink monitor denied", false,-1);
        tracep->declBus(c+7147,"TestHarness ldut fpga chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+7148,"TestHarness ldut fpga chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+7150,"TestHarness ldut fpga chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+7152,"TestHarness ldut fpga chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+7153,"TestHarness ldut fpga chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+7154,"TestHarness ldut fpga chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+7155,"TestHarness ldut fpga chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+7156,"TestHarness ldut fpga chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+7157,"TestHarness ldut fpga chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+18655,"TestHarness ldut fpga chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16455,"TestHarness ldut fpga chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16456,"TestHarness ldut fpga chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16457,"TestHarness ldut fpga chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15658,"TestHarness ldut fpga chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16458,"TestHarness ldut fpga chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16459,"TestHarness ldut fpga chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+7158,"TestHarness ldut fpga chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+7159,"TestHarness ldut fpga chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16460,"TestHarness ldut fpga chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18656,"TestHarness ldut fpga chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16462,"TestHarness ldut fpga chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+7160,"TestHarness ldut fpga chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+7161,"TestHarness ldut fpga chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+7162,"TestHarness ldut fpga chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+7164,"TestHarness ldut fpga chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+7165,"TestHarness ldut fpga chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+7166,"TestHarness ldut fpga chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+16464,"TestHarness ldut fpga chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+7167,"TestHarness ldut fpga chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16465,"TestHarness ldut fpga chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+7168,"TestHarness ldut fpga chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+50,"TestHarness ldut fpga chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+50,"TestHarness ldut fpga chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+51,"TestHarness ldut fpga chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+51,"TestHarness ldut fpga chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkA clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkA reset", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+18595,"TestHarness ldut fpga chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+6671,"TestHarness ldut fpga chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+6672,"TestHarness ldut fpga chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+6673,"TestHarness ldut fpga chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+6674,"TestHarness ldut fpga chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+7169,"TestHarness ldut fpga chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+7170,"TestHarness ldut fpga chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+7171,"TestHarness ldut fpga chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+7172,"TestHarness ldut fpga chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7173,"TestHarness ldut fpga chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+7174,"TestHarness ldut fpga chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+7175,"TestHarness ldut fpga chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+7176,"TestHarness ldut fpga chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+7177,"TestHarness ldut fpga chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+7178,"TestHarness ldut fpga chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+7179,"TestHarness ldut fpga chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+7172,"TestHarness ldut fpga chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7173,"TestHarness ldut fpga chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+7174,"TestHarness ldut fpga chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+7175,"TestHarness ldut fpga chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+7176,"TestHarness ldut fpga chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+7180,"TestHarness ldut fpga chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+18595,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+7171,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+7172,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7173,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+7174,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7175,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+7176,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+7177,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+7178,"TestHarness ldut fpga chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+7181,"TestHarness ldut fpga chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+7182,"TestHarness ldut fpga chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+7183,"TestHarness ldut fpga chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+7184,"TestHarness ldut fpga chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+7185,"TestHarness ldut fpga chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+7186,"TestHarness ldut fpga chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+7182,"TestHarness ldut fpga chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+7187,"TestHarness ldut fpga chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+7188,"TestHarness ldut fpga chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+7189,"TestHarness ldut fpga chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+7190,"TestHarness ldut fpga chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+7191,"TestHarness ldut fpga chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+7173,"TestHarness ldut fpga chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+7172,"TestHarness ldut fpga chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+7192,"TestHarness ldut fpga chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+7193,"TestHarness ldut fpga chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+7174,"TestHarness ldut fpga chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+7194,"TestHarness ldut fpga chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+7195,"TestHarness ldut fpga chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+7196,"TestHarness ldut fpga chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+7197,"TestHarness ldut fpga chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+7169,"TestHarness ldut fpga chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+7170,"TestHarness ldut fpga chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+7171,"TestHarness ldut fpga chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+7172,"TestHarness ldut fpga chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7173,"TestHarness ldut fpga chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+7174,"TestHarness ldut fpga chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+7175,"TestHarness ldut fpga chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+7176,"TestHarness ldut fpga chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+7177,"TestHarness ldut fpga chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+7178,"TestHarness ldut fpga chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+7179,"TestHarness ldut fpga chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+7172,"TestHarness ldut fpga chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7173,"TestHarness ldut fpga chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+7174,"TestHarness ldut fpga chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+7175,"TestHarness ldut fpga chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+7176,"TestHarness ldut fpga chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+7180,"TestHarness ldut fpga chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+7198,"TestHarness ldut fpga chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+7199,"TestHarness ldut fpga chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+7200,"TestHarness ldut fpga chiplink sinkA inject full", false,-1);
        tracep->declBit(c+7187,"TestHarness ldut fpga chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+7201,"TestHarness ldut fpga chiplink sinkA inject last", false,-1);
        tracep->declBus(c+7202,"TestHarness ldut fpga chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7203,"TestHarness ldut fpga chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+7204,"TestHarness ldut fpga chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7205,"TestHarness ldut fpga chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+7206,"TestHarness ldut fpga chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+7207,"TestHarness ldut fpga chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+7208,"TestHarness ldut fpga chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+7209,"TestHarness ldut fpga chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+7210,"TestHarness ldut fpga chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+7212,"TestHarness ldut fpga chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+18595,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+7171,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+7172,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7173,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+7174,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7175,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+7176,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+7177,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+7178,"TestHarness ldut fpga chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7216+i*1,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+7217,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16467,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7218+i*1,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+7219,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19438,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+16467,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7220+i*1,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+7221,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16467,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7222+i*1,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+7223,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16467,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7224+i*1,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+7225,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+16467,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7226+i*1,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+7227,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+16467,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7228+i*1,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+7229,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16467,"TestHarness ldut fpga chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+7230,"TestHarness ldut fpga chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+16467,"TestHarness ldut fpga chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+16468,"TestHarness ldut fpga chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkB clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkB reset", false,-1);
        tracep->declBit(c+6675,"TestHarness ldut fpga chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+6676,"TestHarness ldut fpga chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+6677,"TestHarness ldut fpga chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+7231,"TestHarness ldut fpga chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkC clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkC reset", false,-1);
        tracep->declBit(c+6678,"TestHarness ldut fpga chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+6679,"TestHarness ldut fpga chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+6680,"TestHarness ldut fpga chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+7232,"TestHarness ldut fpga chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkD clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkD reset", false,-1);
        tracep->declBit(c+6667,"TestHarness ldut fpga chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+6668,"TestHarness ldut fpga chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink sinkD io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6681,"TestHarness ldut fpga chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+6682,"TestHarness ldut fpga chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+18601,"TestHarness ldut fpga chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+6683,"TestHarness ldut fpga chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+6684,"TestHarness ldut fpga chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+6685,"TestHarness ldut fpga chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+6686,"TestHarness ldut fpga chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16375,"TestHarness ldut fpga chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+6687,"TestHarness ldut fpga chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+6686,"TestHarness ldut fpga chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15628,"TestHarness ldut fpga chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+6667,"TestHarness ldut fpga chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+6668,"TestHarness ldut fpga chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink sinkD d_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+7233,"TestHarness ldut fpga chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+6682,"TestHarness ldut fpga chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+7234,"TestHarness ldut fpga chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7235,"TestHarness ldut fpga chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+7236,"TestHarness ldut fpga chiplink sinkD d_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+6686,"TestHarness ldut fpga chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+7237,"TestHarness ldut fpga chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+7238,"TestHarness ldut fpga chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+7239,"TestHarness ldut fpga chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+7240,"TestHarness ldut fpga chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+7241,"TestHarness ldut fpga chiplink sinkD d_last_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+7242,"TestHarness ldut fpga chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+7243,"TestHarness ldut fpga chiplink sinkD d_last_beats1", false,-1, 5,0);
        tracep->declBus(c+7244,"TestHarness ldut fpga chiplink sinkD d_last_counter", false,-1, 5,0);
        tracep->declBus(c+7245,"TestHarness ldut fpga chiplink sinkD d_last_counter1", false,-1, 5,0);
        tracep->declBit(c+7246,"TestHarness ldut fpga chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+7247,"TestHarness ldut fpga chiplink sinkD d_last", false,-1);
        tracep->declBit(c+7248,"TestHarness ldut fpga chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+7249,"TestHarness ldut fpga chiplink sinkD relack", false,-1);
        tracep->declBus(c+7250,"TestHarness ldut fpga chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19424,"TestHarness ldut fpga chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+7236,"TestHarness ldut fpga chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+7234,"TestHarness ldut fpga chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19425,"TestHarness ldut fpga chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+7251,"TestHarness ldut fpga chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+7252,"TestHarness ldut fpga chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+7253,"TestHarness ldut fpga chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+7254,"TestHarness ldut fpga chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkD d clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkD d reset", false,-1);
        tracep->declBit(c+6667,"TestHarness ldut fpga chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+6668,"TestHarness ldut fpga chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink sinkD d io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+7233,"TestHarness ldut fpga chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+6682,"TestHarness ldut fpga chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+7234,"TestHarness ldut fpga chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7235,"TestHarness ldut fpga chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+7236,"TestHarness ldut fpga chiplink sinkD d io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+6686,"TestHarness ldut fpga chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+7237,"TestHarness ldut fpga chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+7238,"TestHarness ldut fpga chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+7239,"TestHarness ldut fpga chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7255+i*1,"TestHarness ldut fpga chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+7256,"TestHarness ldut fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+7257,"TestHarness ldut fpga chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7258+i*1,"TestHarness ldut fpga chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+7259,"TestHarness ldut fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+7257,"TestHarness ldut fpga chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7260+i*1,"TestHarness ldut fpga chiplink sinkD d ram_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7261,"TestHarness ldut fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink sinkD d ram_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+7257,"TestHarness ldut fpga chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7262+i*1,"TestHarness ldut fpga chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+7263,"TestHarness ldut fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+7257,"TestHarness ldut fpga chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7264+i*1,"TestHarness ldut fpga chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+7265,"TestHarness ldut fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+7257,"TestHarness ldut fpga chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7266+i*1,"TestHarness ldut fpga chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+7267,"TestHarness ldut fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+7257,"TestHarness ldut fpga chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7268+i*1,"TestHarness ldut fpga chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+7269,"TestHarness ldut fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+7257,"TestHarness ldut fpga chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+7270,"TestHarness ldut fpga chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+6667,"TestHarness ldut fpga chiplink sinkD d empty", false,-1);
        tracep->declBit(c+7257,"TestHarness ldut fpga chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+7271,"TestHarness ldut fpga chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+16376,"TestHarness ldut fpga chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+16377,"TestHarness ldut fpga chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+16469,"TestHarness ldut fpga chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA reset", false,-1);
        tracep->declBit(c+18598,"TestHarness ldut fpga chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+17310,"TestHarness ldut fpga chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+6654,"TestHarness ldut fpga chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6655,"TestHarness ldut fpga chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6656,"TestHarness ldut fpga chiplink sourceA io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6657,"TestHarness ldut fpga chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6658,"TestHarness ldut fpga chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6659,"TestHarness ldut fpga chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6660,"TestHarness ldut fpga chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18602,"TestHarness ldut fpga chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+17313,"TestHarness ldut fpga chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+6688,"TestHarness ldut fpga chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+6685,"TestHarness ldut fpga chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+6686,"TestHarness ldut fpga chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16375,"TestHarness ldut fpga chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+7272,"TestHarness ldut fpga chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+18658,"TestHarness ldut fpga chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+7273,"TestHarness ldut fpga chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7274,"TestHarness ldut fpga chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+7275,"TestHarness ldut fpga chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16470,"TestHarness ldut fpga chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+7277,"TestHarness ldut fpga chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+18659,"TestHarness ldut fpga chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+7278,"TestHarness ldut fpga chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7279,"TestHarness ldut fpga chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+7280,"TestHarness ldut fpga chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16471,"TestHarness ldut fpga chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+7281,"TestHarness ldut fpga chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+18660,"TestHarness ldut fpga chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+7282,"TestHarness ldut fpga chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7283,"TestHarness ldut fpga chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+7284,"TestHarness ldut fpga chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16472,"TestHarness ldut fpga chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+7285,"TestHarness ldut fpga chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+18661,"TestHarness ldut fpga chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+7286,"TestHarness ldut fpga chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7287,"TestHarness ldut fpga chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+7288,"TestHarness ldut fpga chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16473,"TestHarness ldut fpga chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+7289,"TestHarness ldut fpga chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+18662,"TestHarness ldut fpga chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+7290,"TestHarness ldut fpga chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7291,"TestHarness ldut fpga chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+7292,"TestHarness ldut fpga chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16474,"TestHarness ldut fpga chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+7293,"TestHarness ldut fpga chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+18663,"TestHarness ldut fpga chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+7294,"TestHarness ldut fpga chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7295,"TestHarness ldut fpga chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+7296,"TestHarness ldut fpga chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16475,"TestHarness ldut fpga chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+7297,"TestHarness ldut fpga chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+18664,"TestHarness ldut fpga chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+7298,"TestHarness ldut fpga chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7299,"TestHarness ldut fpga chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+7300,"TestHarness ldut fpga chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16476,"TestHarness ldut fpga chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+7301,"TestHarness ldut fpga chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+18665,"TestHarness ldut fpga chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+7302,"TestHarness ldut fpga chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7303,"TestHarness ldut fpga chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+7304,"TestHarness ldut fpga chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16477,"TestHarness ldut fpga chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+7305,"TestHarness ldut fpga chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+18666,"TestHarness ldut fpga chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+17321,"TestHarness ldut fpga chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+6654,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6655,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+6656,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+6657,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+6658,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+7306,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6688,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18598,"TestHarness ldut fpga chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+17310,"TestHarness ldut fpga chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+6654,"TestHarness ldut fpga chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6655,"TestHarness ldut fpga chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+6656,"TestHarness ldut fpga chiplink sourceA extract_io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+6657,"TestHarness ldut fpga chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+6658,"TestHarness ldut fpga chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+6659,"TestHarness ldut fpga chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6660,"TestHarness ldut fpga chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+7307,"TestHarness ldut fpga chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+7308,"TestHarness ldut fpga chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+7309,"TestHarness ldut fpga chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+7310,"TestHarness ldut fpga chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+7311,"TestHarness ldut fpga chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+7312,"TestHarness ldut fpga chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+7313,"TestHarness ldut fpga chiplink sourceA enable", false,-1);
        tracep->declBus(c+7314,"TestHarness ldut fpga chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+7315,"TestHarness ldut fpga chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+7316,"TestHarness ldut fpga chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+7317,"TestHarness ldut fpga chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+7318,"TestHarness ldut fpga chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+7319,"TestHarness ldut fpga chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+7320,"TestHarness ldut fpga chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+7321,"TestHarness ldut fpga chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+7322,"TestHarness ldut fpga chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+7323,"TestHarness ldut fpga chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+7324,"TestHarness ldut fpga chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+7325,"TestHarness ldut fpga chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+7326,"TestHarness ldut fpga chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+7327,"TestHarness ldut fpga chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+7328,"TestHarness ldut fpga chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+7329,"TestHarness ldut fpga chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+7330,"TestHarness ldut fpga chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+7331,"TestHarness ldut fpga chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+7332,"TestHarness ldut fpga chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+7333,"TestHarness ldut fpga chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+7334,"TestHarness ldut fpga chiplink sourceA q_last", false,-1);
        tracep->declBit(c+7335,"TestHarness ldut fpga chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+7336,"TestHarness ldut fpga chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+7337,"TestHarness ldut fpga chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+7339,"TestHarness ldut fpga chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+7340,"TestHarness ldut fpga chiplink sourceA exists", false,-1);
        tracep->declBit(c+7341,"TestHarness ldut fpga chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+7342,"TestHarness ldut fpga chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+7343,"TestHarness ldut fpga chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+7344,"TestHarness ldut fpga chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+7345,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+7347,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+7348,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+7349,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+7350,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+7351,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+7352,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+7353,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+7354,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+7355,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+7356,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+7357,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+7358,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+7359,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+7360,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+7361,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+7362,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+7363,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+7364,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+7365,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+7366,"TestHarness ldut fpga chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+7367,"TestHarness ldut fpga chiplink sourceA stall", false,-1);
        tracep->declBit(c+7368,"TestHarness ldut fpga chiplink sourceA xmit", false,-1);
        tracep->declBus(c+7250,"TestHarness ldut fpga chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+7369,"TestHarness ldut fpga chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+7272,"TestHarness ldut fpga chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+18658,"TestHarness ldut fpga chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+7273,"TestHarness ldut fpga chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7274,"TestHarness ldut fpga chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+7275,"TestHarness ldut fpga chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16470,"TestHarness ldut fpga chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+7370+i*1,"TestHarness ldut fpga chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+7378,"TestHarness ldut fpga chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+7273,"TestHarness ldut fpga chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7274,"TestHarness ldut fpga chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+16478,"TestHarness ldut fpga chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+7379,"TestHarness ldut fpga chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+7380,"TestHarness ldut fpga chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+7381,"TestHarness ldut fpga chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+7382,"TestHarness ldut fpga chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+7383,"TestHarness ldut fpga chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+7384,"TestHarness ldut fpga chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+7385,"TestHarness ldut fpga chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+7386,"TestHarness ldut fpga chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+7387,"TestHarness ldut fpga chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+7388,"TestHarness ldut fpga chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16479,"TestHarness ldut fpga chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+16480,"TestHarness ldut fpga chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+7389,"TestHarness ldut fpga chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+7277,"TestHarness ldut fpga chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+18659,"TestHarness ldut fpga chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+7278,"TestHarness ldut fpga chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7279,"TestHarness ldut fpga chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+7280,"TestHarness ldut fpga chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16471,"TestHarness ldut fpga chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+7390+i*1,"TestHarness ldut fpga chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+7398,"TestHarness ldut fpga chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+7278,"TestHarness ldut fpga chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7279,"TestHarness ldut fpga chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+16481,"TestHarness ldut fpga chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+7399,"TestHarness ldut fpga chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+7400,"TestHarness ldut fpga chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+7401,"TestHarness ldut fpga chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+7402,"TestHarness ldut fpga chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+7403,"TestHarness ldut fpga chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+7404,"TestHarness ldut fpga chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+7405,"TestHarness ldut fpga chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+7406,"TestHarness ldut fpga chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+7407,"TestHarness ldut fpga chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+7408,"TestHarness ldut fpga chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16482,"TestHarness ldut fpga chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+16483,"TestHarness ldut fpga chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+7409,"TestHarness ldut fpga chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+7281,"TestHarness ldut fpga chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+18660,"TestHarness ldut fpga chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+7282,"TestHarness ldut fpga chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7283,"TestHarness ldut fpga chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+7284,"TestHarness ldut fpga chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16472,"TestHarness ldut fpga chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+7410+i*1,"TestHarness ldut fpga chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+7418,"TestHarness ldut fpga chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+7282,"TestHarness ldut fpga chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7283,"TestHarness ldut fpga chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+16484,"TestHarness ldut fpga chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+7419,"TestHarness ldut fpga chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+7420,"TestHarness ldut fpga chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+7421,"TestHarness ldut fpga chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+7422,"TestHarness ldut fpga chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+7423,"TestHarness ldut fpga chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+7424,"TestHarness ldut fpga chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+7425,"TestHarness ldut fpga chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+7426,"TestHarness ldut fpga chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+7427,"TestHarness ldut fpga chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+7428,"TestHarness ldut fpga chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16485,"TestHarness ldut fpga chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+16486,"TestHarness ldut fpga chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+7429,"TestHarness ldut fpga chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+7285,"TestHarness ldut fpga chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+18661,"TestHarness ldut fpga chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+7286,"TestHarness ldut fpga chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7287,"TestHarness ldut fpga chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+7288,"TestHarness ldut fpga chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16473,"TestHarness ldut fpga chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+7430+i*1,"TestHarness ldut fpga chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+7438,"TestHarness ldut fpga chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+7286,"TestHarness ldut fpga chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7287,"TestHarness ldut fpga chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+16487,"TestHarness ldut fpga chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+7439,"TestHarness ldut fpga chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+7440,"TestHarness ldut fpga chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+7441,"TestHarness ldut fpga chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+7442,"TestHarness ldut fpga chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+7443,"TestHarness ldut fpga chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+7444,"TestHarness ldut fpga chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+7445,"TestHarness ldut fpga chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+7446,"TestHarness ldut fpga chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+7447,"TestHarness ldut fpga chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+7448,"TestHarness ldut fpga chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16488,"TestHarness ldut fpga chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+16489,"TestHarness ldut fpga chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+7449,"TestHarness ldut fpga chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+7289,"TestHarness ldut fpga chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+18662,"TestHarness ldut fpga chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+7290,"TestHarness ldut fpga chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7291,"TestHarness ldut fpga chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+7292,"TestHarness ldut fpga chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16474,"TestHarness ldut fpga chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+7450+i*1,"TestHarness ldut fpga chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+7458,"TestHarness ldut fpga chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+7290,"TestHarness ldut fpga chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7291,"TestHarness ldut fpga chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+16490,"TestHarness ldut fpga chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+7459,"TestHarness ldut fpga chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+7460,"TestHarness ldut fpga chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+7461,"TestHarness ldut fpga chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+7462,"TestHarness ldut fpga chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+7463,"TestHarness ldut fpga chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+7464,"TestHarness ldut fpga chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+7465,"TestHarness ldut fpga chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+7466,"TestHarness ldut fpga chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+7467,"TestHarness ldut fpga chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+7468,"TestHarness ldut fpga chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16491,"TestHarness ldut fpga chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+16492,"TestHarness ldut fpga chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+7469,"TestHarness ldut fpga chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+7293,"TestHarness ldut fpga chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+18663,"TestHarness ldut fpga chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+7294,"TestHarness ldut fpga chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7295,"TestHarness ldut fpga chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+7296,"TestHarness ldut fpga chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16475,"TestHarness ldut fpga chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+7470+i*1,"TestHarness ldut fpga chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+7478,"TestHarness ldut fpga chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+7294,"TestHarness ldut fpga chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7295,"TestHarness ldut fpga chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+16493,"TestHarness ldut fpga chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+7479,"TestHarness ldut fpga chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+7480,"TestHarness ldut fpga chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+7481,"TestHarness ldut fpga chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+7482,"TestHarness ldut fpga chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+7483,"TestHarness ldut fpga chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+7484,"TestHarness ldut fpga chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+7485,"TestHarness ldut fpga chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+7486,"TestHarness ldut fpga chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+7487,"TestHarness ldut fpga chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+7488,"TestHarness ldut fpga chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16494,"TestHarness ldut fpga chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+16495,"TestHarness ldut fpga chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+7489,"TestHarness ldut fpga chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+7297,"TestHarness ldut fpga chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+18664,"TestHarness ldut fpga chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+7298,"TestHarness ldut fpga chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7299,"TestHarness ldut fpga chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+7300,"TestHarness ldut fpga chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16476,"TestHarness ldut fpga chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+7490+i*1,"TestHarness ldut fpga chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+7498,"TestHarness ldut fpga chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+7298,"TestHarness ldut fpga chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7299,"TestHarness ldut fpga chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+16496,"TestHarness ldut fpga chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+7499,"TestHarness ldut fpga chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+7500,"TestHarness ldut fpga chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+7501,"TestHarness ldut fpga chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+7502,"TestHarness ldut fpga chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+7503,"TestHarness ldut fpga chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+7504,"TestHarness ldut fpga chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+7505,"TestHarness ldut fpga chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+7506,"TestHarness ldut fpga chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+7507,"TestHarness ldut fpga chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+7508,"TestHarness ldut fpga chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16497,"TestHarness ldut fpga chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+16498,"TestHarness ldut fpga chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+7509,"TestHarness ldut fpga chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+7301,"TestHarness ldut fpga chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+18665,"TestHarness ldut fpga chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+7302,"TestHarness ldut fpga chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7303,"TestHarness ldut fpga chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+7304,"TestHarness ldut fpga chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16477,"TestHarness ldut fpga chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+7510+i*1,"TestHarness ldut fpga chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+7518,"TestHarness ldut fpga chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+7302,"TestHarness ldut fpga chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7303,"TestHarness ldut fpga chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+16499,"TestHarness ldut fpga chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+7519,"TestHarness ldut fpga chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+7520,"TestHarness ldut fpga chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+7521,"TestHarness ldut fpga chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+7522,"TestHarness ldut fpga chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+7523,"TestHarness ldut fpga chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+7524,"TestHarness ldut fpga chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+7525,"TestHarness ldut fpga chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+7526,"TestHarness ldut fpga chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+7527,"TestHarness ldut fpga chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+7528,"TestHarness ldut fpga chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16500,"TestHarness ldut fpga chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+16501,"TestHarness ldut fpga chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+7529,"TestHarness ldut fpga chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+7305,"TestHarness ldut fpga chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+18666,"TestHarness ldut fpga chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+17321,"TestHarness ldut fpga chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+6654,"TestHarness ldut fpga chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6655,"TestHarness ldut fpga chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+6656,"TestHarness ldut fpga chiplink sourceA extract io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+6657,"TestHarness ldut fpga chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+6658,"TestHarness ldut fpga chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+7306,"TestHarness ldut fpga chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6688,"TestHarness ldut fpga chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18598,"TestHarness ldut fpga chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+17310,"TestHarness ldut fpga chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+6654,"TestHarness ldut fpga chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6655,"TestHarness ldut fpga chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+6656,"TestHarness ldut fpga chiplink sourceA extract io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+6657,"TestHarness ldut fpga chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+6658,"TestHarness ldut fpga chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+6659,"TestHarness ldut fpga chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6660,"TestHarness ldut fpga chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+7530,"TestHarness ldut fpga chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+7531,"TestHarness ldut fpga chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+7532,"TestHarness ldut fpga chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+7533,"TestHarness ldut fpga chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+7534,"TestHarness ldut fpga chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB reset", false,-1);
        tracep->declBit(c+6689,"TestHarness ldut fpga chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+17314,"TestHarness ldut fpga chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+6690,"TestHarness ldut fpga chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+7537,"TestHarness ldut fpga chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+7538,"TestHarness ldut fpga chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+15659,"TestHarness ldut fpga chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+7539,"TestHarness ldut fpga chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7540,"TestHarness ldut fpga chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+7541,"TestHarness ldut fpga chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+7542,"TestHarness ldut fpga chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+7543,"TestHarness ldut fpga chiplink sourceB enable", false,-1);
        tracep->declBus(c+7544,"TestHarness ldut fpga chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+7545,"TestHarness ldut fpga chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+7546,"TestHarness ldut fpga chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+7547,"TestHarness ldut fpga chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+7548,"TestHarness ldut fpga chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+7549,"TestHarness ldut fpga chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+7550,"TestHarness ldut fpga chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+7551,"TestHarness ldut fpga chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+7552,"TestHarness ldut fpga chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+7553,"TestHarness ldut fpga chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+7554,"TestHarness ldut fpga chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+7555,"TestHarness ldut fpga chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+7556,"TestHarness ldut fpga chiplink sourceB q_last", false,-1);
        tracep->declBit(c+7557,"TestHarness ldut fpga chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+7558,"TestHarness ldut fpga chiplink sourceB xmit", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+7537,"TestHarness ldut fpga chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+7538,"TestHarness ldut fpga chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+15659,"TestHarness ldut fpga chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+7539,"TestHarness ldut fpga chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7559,"TestHarness ldut fpga chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+7560,"TestHarness ldut fpga chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+7561,"TestHarness ldut fpga chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC reset", false,-1);
        tracep->declBit(c+6661,"TestHarness ldut fpga chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+17311,"TestHarness ldut fpga chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+6662,"TestHarness ldut fpga chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6663,"TestHarness ldut fpga chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6664,"TestHarness ldut fpga chiplink sourceC io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6665,"TestHarness ldut fpga chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6666,"TestHarness ldut fpga chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6691,"TestHarness ldut fpga chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+17315,"TestHarness ldut fpga chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+6692,"TestHarness ldut fpga chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+6687,"TestHarness ldut fpga chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+6686,"TestHarness ldut fpga chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15628,"TestHarness ldut fpga chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+7562,"TestHarness ldut fpga chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+17322,"TestHarness ldut fpga chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+7563,"TestHarness ldut fpga chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7564,"TestHarness ldut fpga chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+6687,"TestHarness ldut fpga chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15628,"TestHarness ldut fpga chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+7565,"TestHarness ldut fpga chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+7566,"TestHarness ldut fpga chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+7567,"TestHarness ldut fpga chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+7568,"TestHarness ldut fpga chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+7569,"TestHarness ldut fpga chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+7570,"TestHarness ldut fpga chiplink sourceC enable", false,-1);
        tracep->declBus(c+7571,"TestHarness ldut fpga chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+7572,"TestHarness ldut fpga chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+7573,"TestHarness ldut fpga chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+7574,"TestHarness ldut fpga chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+7575,"TestHarness ldut fpga chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+7576,"TestHarness ldut fpga chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+7577,"TestHarness ldut fpga chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+7578,"TestHarness ldut fpga chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+7579,"TestHarness ldut fpga chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+7580,"TestHarness ldut fpga chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+7581,"TestHarness ldut fpga chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+7582,"TestHarness ldut fpga chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+7583,"TestHarness ldut fpga chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+7584,"TestHarness ldut fpga chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+7585,"TestHarness ldut fpga chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+7586,"TestHarness ldut fpga chiplink sourceC q_last", false,-1);
        tracep->declBit(c+7587,"TestHarness ldut fpga chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+7588,"TestHarness ldut fpga chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+7589,"TestHarness ldut fpga chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+7591,"TestHarness ldut fpga chiplink sourceC exists", false,-1);
        tracep->declBit(c+7592,"TestHarness ldut fpga chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+7593,"TestHarness ldut fpga chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+7594,"TestHarness ldut fpga chiplink sourceC q_release", false,-1);
        tracep->declBit(c+7595,"TestHarness ldut fpga chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+7596,"TestHarness ldut fpga chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+7597,"TestHarness ldut fpga chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+7599,"TestHarness ldut fpga chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+7600,"TestHarness ldut fpga chiplink sourceC stall", false,-1);
        tracep->declBit(c+7601,"TestHarness ldut fpga chiplink sourceC xmit", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+7562,"TestHarness ldut fpga chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+17322,"TestHarness ldut fpga chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+7563,"TestHarness ldut fpga chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7564,"TestHarness ldut fpga chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+6687,"TestHarness ldut fpga chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15628,"TestHarness ldut fpga chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+7602+i*1,"TestHarness ldut fpga chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+7610,"TestHarness ldut fpga chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7276,"TestHarness ldut fpga chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+7563,"TestHarness ldut fpga chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7564,"TestHarness ldut fpga chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+15660,"TestHarness ldut fpga chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+7611,"TestHarness ldut fpga chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+7612,"TestHarness ldut fpga chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+7613,"TestHarness ldut fpga chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+7614,"TestHarness ldut fpga chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+7615,"TestHarness ldut fpga chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+7616,"TestHarness ldut fpga chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+7617,"TestHarness ldut fpga chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+7618,"TestHarness ldut fpga chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+7619,"TestHarness ldut fpga chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+7620,"TestHarness ldut fpga chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15661,"TestHarness ldut fpga chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+15662,"TestHarness ldut fpga chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+7621,"TestHarness ldut fpga chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD reset", false,-1);
        tracep->declBit(c+18596,"TestHarness ldut fpga chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+17309,"TestHarness ldut fpga chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+6646,"TestHarness ldut fpga chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6647,"TestHarness ldut fpga chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6648,"TestHarness ldut fpga chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6649,"TestHarness ldut fpga chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+6650,"TestHarness ldut fpga chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+6651,"TestHarness ldut fpga chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6653,"TestHarness ldut fpga chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+18603,"TestHarness ldut fpga chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+17316,"TestHarness ldut fpga chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+16377,"TestHarness ldut fpga chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+7622,"TestHarness ldut fpga chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+18667,"TestHarness ldut fpga chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+7623,"TestHarness ldut fpga chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7624,"TestHarness ldut fpga chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+16377,"TestHarness ldut fpga chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+7625,"TestHarness ldut fpga chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+7626,"TestHarness ldut fpga chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+7627,"TestHarness ldut fpga chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+7628,"TestHarness ldut fpga chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+7629,"TestHarness ldut fpga chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+7630,"TestHarness ldut fpga chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+7631,"TestHarness ldut fpga chiplink sourceD enable", false,-1);
        tracep->declBus(c+7632,"TestHarness ldut fpga chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+7633,"TestHarness ldut fpga chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+7634,"TestHarness ldut fpga chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+7635,"TestHarness ldut fpga chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+7636,"TestHarness ldut fpga chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+7637,"TestHarness ldut fpga chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+7638,"TestHarness ldut fpga chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+7639,"TestHarness ldut fpga chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+7640,"TestHarness ldut fpga chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+7641,"TestHarness ldut fpga chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+7642,"TestHarness ldut fpga chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+7643,"TestHarness ldut fpga chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+7644,"TestHarness ldut fpga chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+7645,"TestHarness ldut fpga chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+7646,"TestHarness ldut fpga chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+7647,"TestHarness ldut fpga chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+7648,"TestHarness ldut fpga chiplink sourceD q_last", false,-1);
        tracep->declBit(c+7649,"TestHarness ldut fpga chiplink sourceD d_first", false,-1);
        tracep->declBus(c+7650,"TestHarness ldut fpga chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+7651,"TestHarness ldut fpga chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+7652,"TestHarness ldut fpga chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+7653,"TestHarness ldut fpga chiplink sourceD stall", false,-1);
        tracep->declBit(c+7654,"TestHarness ldut fpga chiplink sourceD xmit", false,-1);
        tracep->declBit(c+7137,"TestHarness ldut fpga chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+7622,"TestHarness ldut fpga chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+18667,"TestHarness ldut fpga chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+7623,"TestHarness ldut fpga chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+7624,"TestHarness ldut fpga chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+16377,"TestHarness ldut fpga chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+7655+i*1,"TestHarness ldut fpga chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+7687,"TestHarness ldut fpga chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+19446,"TestHarness ldut fpga chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+7623,"TestHarness ldut fpga chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+7624,"TestHarness ldut fpga chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+16502,"TestHarness ldut fpga chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+7688,"TestHarness ldut fpga chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+7689,"TestHarness ldut fpga chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+7691,"TestHarness ldut fpga chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+7692,"TestHarness ldut fpga chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+7693,"TestHarness ldut fpga chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+7694,"TestHarness ldut fpga chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+7695,"TestHarness ldut fpga chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+7696,"TestHarness ldut fpga chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+7697,"TestHarness ldut fpga chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+7698,"TestHarness ldut fpga chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+7699,"TestHarness ldut fpga chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+7700,"TestHarness ldut fpga chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+7701,"TestHarness ldut fpga chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+7702,"TestHarness ldut fpga chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+7703,"TestHarness ldut fpga chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+7704,"TestHarness ldut fpga chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+16503,"TestHarness ldut fpga chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+16504,"TestHarness ldut fpga chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+6669,"TestHarness ldut fpga chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+17312,"TestHarness ldut fpga chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+6670,"TestHarness ldut fpga chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+6669,"TestHarness ldut fpga chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+17312,"TestHarness ldut fpga chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+6693,"TestHarness ldut fpga chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+7705,"TestHarness ldut fpga chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx reset", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut fpga chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut fpga chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+6694,"TestHarness ldut fpga chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+6695,"TestHarness ldut fpga chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+6696,"TestHarness ldut fpga chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+6697,"TestHarness ldut fpga chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+6698,"TestHarness ldut fpga chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+6699,"TestHarness ldut fpga chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+6700,"TestHarness ldut fpga chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+6701,"TestHarness ldut fpga chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18305,"TestHarness ldut fpga chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+17662,"TestHarness ldut fpga chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6702,"TestHarness ldut fpga chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+6703,"TestHarness ldut fpga chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+6704,"TestHarness ldut fpga chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+6705,"TestHarness ldut fpga chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+6706,"TestHarness ldut fpga chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+6707,"TestHarness ldut fpga chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+6708,"TestHarness ldut fpga chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+6709,"TestHarness ldut fpga chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18306,"TestHarness ldut fpga chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+17663,"TestHarness ldut fpga chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+6710,"TestHarness ldut fpga chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+6711,"TestHarness ldut fpga chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+6712,"TestHarness ldut fpga chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+6713,"TestHarness ldut fpga chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+6714,"TestHarness ldut fpga chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+6715,"TestHarness ldut fpga chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+6716,"TestHarness ldut fpga chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+6717,"TestHarness ldut fpga chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18307,"TestHarness ldut fpga chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+17664,"TestHarness ldut fpga chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6718,"TestHarness ldut fpga chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+6719,"TestHarness ldut fpga chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+6720,"TestHarness ldut fpga chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+6721,"TestHarness ldut fpga chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+6722,"TestHarness ldut fpga chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+6723,"TestHarness ldut fpga chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+6724,"TestHarness ldut fpga chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+6725,"TestHarness ldut fpga chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18308,"TestHarness ldut fpga chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+17665,"TestHarness ldut fpga chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6726,"TestHarness ldut fpga chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+6727,"TestHarness ldut fpga chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+6728,"TestHarness ldut fpga chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+6729,"TestHarness ldut fpga chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+6730,"TestHarness ldut fpga chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+6731,"TestHarness ldut fpga chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+6732,"TestHarness ldut fpga chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+6733,"TestHarness ldut fpga chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18309,"TestHarness ldut fpga chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+17666,"TestHarness ldut fpga chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6734,"TestHarness ldut fpga chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6735,"TestHarness ldut fpga chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6736,"TestHarness ldut fpga chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6737,"TestHarness ldut fpga chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6738,"TestHarness ldut fpga chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6739,"TestHarness ldut fpga chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6740,"TestHarness ldut fpga chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6741,"TestHarness ldut fpga chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6742,"TestHarness ldut fpga chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6743,"TestHarness ldut fpga chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+7706,"TestHarness ldut fpga chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+7707,"TestHarness ldut fpga chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17670,"TestHarness ldut fpga chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+7709,"TestHarness ldut fpga chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+7710,"TestHarness ldut fpga chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+7711,"TestHarness ldut fpga chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+7712,"TestHarness ldut fpga chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17671,"TestHarness ldut fpga chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+7713,"TestHarness ldut fpga chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+7714,"TestHarness ldut fpga chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+7715,"TestHarness ldut fpga chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+7716,"TestHarness ldut fpga chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17672,"TestHarness ldut fpga chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+7717,"TestHarness ldut fpga chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+7718,"TestHarness ldut fpga chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+7719,"TestHarness ldut fpga chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+7720,"TestHarness ldut fpga chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17673,"TestHarness ldut fpga chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+7721,"TestHarness ldut fpga chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+7722,"TestHarness ldut fpga chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+7723,"TestHarness ldut fpga chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+7724,"TestHarness ldut fpga chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17674,"TestHarness ldut fpga chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+7725,"TestHarness ldut fpga chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+7726,"TestHarness ldut fpga chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+17670,"TestHarness ldut fpga chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+7709,"TestHarness ldut fpga chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+7710,"TestHarness ldut fpga chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+6694,"TestHarness ldut fpga chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6695,"TestHarness ldut fpga chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6696,"TestHarness ldut fpga chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6697,"TestHarness ldut fpga chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6698,"TestHarness ldut fpga chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6699,"TestHarness ldut fpga chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6700,"TestHarness ldut fpga chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6701,"TestHarness ldut fpga chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18305,"TestHarness ldut fpga chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17662,"TestHarness ldut fpga chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+17671,"TestHarness ldut fpga chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+7713,"TestHarness ldut fpga chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+7714,"TestHarness ldut fpga chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+6702,"TestHarness ldut fpga chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6703,"TestHarness ldut fpga chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6704,"TestHarness ldut fpga chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6705,"TestHarness ldut fpga chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6706,"TestHarness ldut fpga chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6707,"TestHarness ldut fpga chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6708,"TestHarness ldut fpga chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6709,"TestHarness ldut fpga chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18306,"TestHarness ldut fpga chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17663,"TestHarness ldut fpga chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+17672,"TestHarness ldut fpga chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+7717,"TestHarness ldut fpga chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+7718,"TestHarness ldut fpga chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+6710,"TestHarness ldut fpga chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6711,"TestHarness ldut fpga chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6712,"TestHarness ldut fpga chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6713,"TestHarness ldut fpga chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6714,"TestHarness ldut fpga chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6715,"TestHarness ldut fpga chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6716,"TestHarness ldut fpga chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6717,"TestHarness ldut fpga chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18307,"TestHarness ldut fpga chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17664,"TestHarness ldut fpga chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+17673,"TestHarness ldut fpga chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+7721,"TestHarness ldut fpga chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+7722,"TestHarness ldut fpga chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+6718,"TestHarness ldut fpga chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6719,"TestHarness ldut fpga chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6720,"TestHarness ldut fpga chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6721,"TestHarness ldut fpga chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6722,"TestHarness ldut fpga chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6723,"TestHarness ldut fpga chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6724,"TestHarness ldut fpga chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6725,"TestHarness ldut fpga chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18308,"TestHarness ldut fpga chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17665,"TestHarness ldut fpga chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+17674,"TestHarness ldut fpga chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+7725,"TestHarness ldut fpga chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+7726,"TestHarness ldut fpga chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+6726,"TestHarness ldut fpga chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6727,"TestHarness ldut fpga chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6728,"TestHarness ldut fpga chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6729,"TestHarness ldut fpga chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6730,"TestHarness ldut fpga chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6731,"TestHarness ldut fpga chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6732,"TestHarness ldut fpga chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6733,"TestHarness ldut fpga chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18309,"TestHarness ldut fpga chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17666,"TestHarness ldut fpga chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+17675,"TestHarness ldut fpga chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+7727,"TestHarness ldut fpga chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+7728,"TestHarness ldut fpga chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+7729,"TestHarness ldut fpga chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+7730,"TestHarness ldut fpga chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+7731,"TestHarness ldut fpga chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+6739,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6740,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6741,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6742,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6743,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+17676,"TestHarness ldut fpga chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+7732,"TestHarness ldut fpga chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+7733,"TestHarness ldut fpga chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+7734,"TestHarness ldut fpga chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+7735,"TestHarness ldut fpga chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+7736,"TestHarness ldut fpga chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+6734,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6735,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6736,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6737,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6738,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+7737,"TestHarness ldut fpga chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+7738,"TestHarness ldut fpga chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+7739,"TestHarness ldut fpga chiplink rx b2c_send", false,-1);
        tracep->declBus(c+7740,"TestHarness ldut fpga chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+7741,"TestHarness ldut fpga chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+7742,"TestHarness ldut fpga chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+7743,"TestHarness ldut fpga chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+7744,"TestHarness ldut fpga chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+7745,"TestHarness ldut fpga chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+7746,"TestHarness ldut fpga chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+7747,"TestHarness ldut fpga chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+7748,"TestHarness ldut fpga chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+7749,"TestHarness ldut fpga chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+7750,"TestHarness ldut fpga chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+7751,"TestHarness ldut fpga chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+7752,"TestHarness ldut fpga chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+7753,"TestHarness ldut fpga chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+7754,"TestHarness ldut fpga chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+7755,"TestHarness ldut fpga chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+7756,"TestHarness ldut fpga chiplink rx first", false,-1);
        tracep->declBit(c+7757,"TestHarness ldut fpga chiplink rx formatValid", false,-1);
        tracep->declBus(c+7758,"TestHarness ldut fpga chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+7759,"TestHarness ldut fpga chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+7727,"TestHarness ldut fpga chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+7728,"TestHarness ldut fpga chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+7729,"TestHarness ldut fpga chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+7730,"TestHarness ldut fpga chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+7731,"TestHarness ldut fpga chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+7732,"TestHarness ldut fpga chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+7733,"TestHarness ldut fpga chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+7734,"TestHarness ldut fpga chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+7735,"TestHarness ldut fpga chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+7736,"TestHarness ldut fpga chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+7760,"TestHarness ldut fpga chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+7761,"TestHarness ldut fpga chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+7762,"TestHarness ldut fpga chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+7763,"TestHarness ldut fpga chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+7764,"TestHarness ldut fpga chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+7765,"TestHarness ldut fpga chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+7766,"TestHarness ldut fpga chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+7767,"TestHarness ldut fpga chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+7768,"TestHarness ldut fpga chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+7769,"TestHarness ldut fpga chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+7770,"TestHarness ldut fpga chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+7771,"TestHarness ldut fpga chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+7772,"TestHarness ldut fpga chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+7773,"TestHarness ldut fpga chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+7774,"TestHarness ldut fpga chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+7775,"TestHarness ldut fpga chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+7776,"TestHarness ldut fpga chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+7777,"TestHarness ldut fpga chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+7778,"TestHarness ldut fpga chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+7779,"TestHarness ldut fpga chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+17677,"TestHarness ldut fpga chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+17678,"TestHarness ldut fpga chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+17679,"TestHarness ldut fpga chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+17680,"TestHarness ldut fpga chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+17681,"TestHarness ldut fpga chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+17682,"TestHarness ldut fpga chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+17683,"TestHarness ldut fpga chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+17684,"TestHarness ldut fpga chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+17685,"TestHarness ldut fpga chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+17686,"TestHarness ldut fpga chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+17675,"TestHarness ldut fpga chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+7780,"TestHarness ldut fpga chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+7781,"TestHarness ldut fpga chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+7782,"TestHarness ldut fpga chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+7783,"TestHarness ldut fpga chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+7784,"TestHarness ldut fpga chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+17676,"TestHarness ldut fpga chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+17687,"TestHarness ldut fpga chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+17688,"TestHarness ldut fpga chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+17689,"TestHarness ldut fpga chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+17690,"TestHarness ldut fpga chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+17691,"TestHarness ldut fpga chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqa reset", false,-1);
        tracep->declBit(c+7706,"TestHarness ldut fpga chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+7707,"TestHarness ldut fpga chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17670,"TestHarness ldut fpga chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+7709,"TestHarness ldut fpga chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+7710,"TestHarness ldut fpga chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+7706,"TestHarness ldut fpga chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+7707,"TestHarness ldut fpga chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17692,"TestHarness ldut fpga chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+7785,"TestHarness ldut fpga chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+7786,"TestHarness ldut fpga chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+17692,"TestHarness ldut fpga chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+7785,"TestHarness ldut fpga chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+7786,"TestHarness ldut fpga chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17670,"TestHarness ldut fpga chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+7709,"TestHarness ldut fpga chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+7710,"TestHarness ldut fpga chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+7706,"TestHarness ldut fpga chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+7707,"TestHarness ldut fpga chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17692,"TestHarness ldut fpga chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+7785,"TestHarness ldut fpga chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+7786,"TestHarness ldut fpga chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15869,"TestHarness ldut fpga chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17693,"TestHarness ldut fpga chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+7787,"TestHarness ldut fpga chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+7788,"TestHarness ldut fpga chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15870,"TestHarness ldut fpga chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+7788,"TestHarness ldut fpga chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+7789,"TestHarness ldut fpga chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+7790,"TestHarness ldut fpga chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+7791,"TestHarness ldut fpga chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+7792,"TestHarness ldut fpga chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+17694,"TestHarness ldut fpga chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+17695,"TestHarness ldut fpga chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+17696,"TestHarness ldut fpga chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+7793,"TestHarness ldut fpga chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+15871,"TestHarness ldut fpga chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+7794,"TestHarness ldut fpga chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+7795,"TestHarness ldut fpga chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+7796,"TestHarness ldut fpga chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+15869,"TestHarness ldut fpga chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17693,"TestHarness ldut fpga chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+7787,"TestHarness ldut fpga chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+7788,"TestHarness ldut fpga chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15870,"TestHarness ldut fpga chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15869,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17693,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+7787,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+7788,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15870,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+7788,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15870,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15869,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17693,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+7787,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+7797,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+7798,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+7799+i*1,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20381,"TestHarness ldut fpga chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+17692,"TestHarness ldut fpga chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+7785,"TestHarness ldut fpga chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+7786,"TestHarness ldut fpga chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17670,"TestHarness ldut fpga chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+7709,"TestHarness ldut fpga chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+7710,"TestHarness ldut fpga chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7831+i*1,"TestHarness ldut fpga chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+7710,"TestHarness ldut fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+7786,"TestHarness ldut fpga chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15872,"TestHarness ldut fpga chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+7709,"TestHarness ldut fpga chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+7832,"TestHarness ldut fpga chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+17697,"TestHarness ldut fpga chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+15873,"TestHarness ldut fpga chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqb reset", false,-1);
        tracep->declBit(c+7711,"TestHarness ldut fpga chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+7712,"TestHarness ldut fpga chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17671,"TestHarness ldut fpga chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+7713,"TestHarness ldut fpga chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+7714,"TestHarness ldut fpga chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+7711,"TestHarness ldut fpga chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+7712,"TestHarness ldut fpga chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17698,"TestHarness ldut fpga chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+7833,"TestHarness ldut fpga chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+7834,"TestHarness ldut fpga chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+17698,"TestHarness ldut fpga chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+7833,"TestHarness ldut fpga chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+7834,"TestHarness ldut fpga chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17671,"TestHarness ldut fpga chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+7713,"TestHarness ldut fpga chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+7714,"TestHarness ldut fpga chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+7711,"TestHarness ldut fpga chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+7712,"TestHarness ldut fpga chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17698,"TestHarness ldut fpga chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+7833,"TestHarness ldut fpga chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+7834,"TestHarness ldut fpga chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15874,"TestHarness ldut fpga chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17699,"TestHarness ldut fpga chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+7835,"TestHarness ldut fpga chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+7836,"TestHarness ldut fpga chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15875,"TestHarness ldut fpga chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+7836,"TestHarness ldut fpga chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+7837,"TestHarness ldut fpga chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+7838,"TestHarness ldut fpga chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+7839,"TestHarness ldut fpga chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+7840,"TestHarness ldut fpga chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+17700,"TestHarness ldut fpga chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+17701,"TestHarness ldut fpga chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+17702,"TestHarness ldut fpga chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+7841,"TestHarness ldut fpga chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+15876,"TestHarness ldut fpga chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+7842,"TestHarness ldut fpga chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+7843,"TestHarness ldut fpga chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+7844,"TestHarness ldut fpga chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+15874,"TestHarness ldut fpga chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17699,"TestHarness ldut fpga chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+7835,"TestHarness ldut fpga chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+7836,"TestHarness ldut fpga chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15875,"TestHarness ldut fpga chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15874,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17699,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+7835,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+7836,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15875,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+7836,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15875,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15874,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17699,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+7835,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+7845,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+7846,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+7847+i*1,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20382,"TestHarness ldut fpga chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+17698,"TestHarness ldut fpga chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+7833,"TestHarness ldut fpga chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+7834,"TestHarness ldut fpga chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17671,"TestHarness ldut fpga chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+7713,"TestHarness ldut fpga chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+7714,"TestHarness ldut fpga chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7879+i*1,"TestHarness ldut fpga chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+7714,"TestHarness ldut fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+7834,"TestHarness ldut fpga chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15877,"TestHarness ldut fpga chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+7713,"TestHarness ldut fpga chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+7880,"TestHarness ldut fpga chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+17703,"TestHarness ldut fpga chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+15878,"TestHarness ldut fpga chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqc reset", false,-1);
        tracep->declBit(c+7715,"TestHarness ldut fpga chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+7716,"TestHarness ldut fpga chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17672,"TestHarness ldut fpga chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+7717,"TestHarness ldut fpga chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+7718,"TestHarness ldut fpga chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+7715,"TestHarness ldut fpga chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+7716,"TestHarness ldut fpga chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17704,"TestHarness ldut fpga chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+7881,"TestHarness ldut fpga chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+7882,"TestHarness ldut fpga chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+17704,"TestHarness ldut fpga chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+7881,"TestHarness ldut fpga chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+7882,"TestHarness ldut fpga chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17672,"TestHarness ldut fpga chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+7717,"TestHarness ldut fpga chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+7718,"TestHarness ldut fpga chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+7715,"TestHarness ldut fpga chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+7716,"TestHarness ldut fpga chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17704,"TestHarness ldut fpga chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+7881,"TestHarness ldut fpga chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+7882,"TestHarness ldut fpga chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15879,"TestHarness ldut fpga chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17705,"TestHarness ldut fpga chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+7883,"TestHarness ldut fpga chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+7884,"TestHarness ldut fpga chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15880,"TestHarness ldut fpga chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+7884,"TestHarness ldut fpga chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+7885,"TestHarness ldut fpga chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+7886,"TestHarness ldut fpga chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+7887,"TestHarness ldut fpga chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+7888,"TestHarness ldut fpga chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+17706,"TestHarness ldut fpga chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+17707,"TestHarness ldut fpga chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+17708,"TestHarness ldut fpga chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+7889,"TestHarness ldut fpga chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+15881,"TestHarness ldut fpga chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+7890,"TestHarness ldut fpga chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+7891,"TestHarness ldut fpga chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+7892,"TestHarness ldut fpga chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+15879,"TestHarness ldut fpga chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17705,"TestHarness ldut fpga chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+7883,"TestHarness ldut fpga chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+7884,"TestHarness ldut fpga chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15880,"TestHarness ldut fpga chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15879,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17705,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+7883,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+7884,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15880,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+7884,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15880,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15879,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17705,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+7883,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+7893,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+7894,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+7895+i*1,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20383,"TestHarness ldut fpga chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+17704,"TestHarness ldut fpga chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+7881,"TestHarness ldut fpga chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+7882,"TestHarness ldut fpga chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17672,"TestHarness ldut fpga chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+7717,"TestHarness ldut fpga chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+7718,"TestHarness ldut fpga chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7927+i*1,"TestHarness ldut fpga chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+7718,"TestHarness ldut fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+7882,"TestHarness ldut fpga chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15882,"TestHarness ldut fpga chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+7717,"TestHarness ldut fpga chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+7928,"TestHarness ldut fpga chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+17709,"TestHarness ldut fpga chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+15883,"TestHarness ldut fpga chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqd reset", false,-1);
        tracep->declBit(c+7719,"TestHarness ldut fpga chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+7720,"TestHarness ldut fpga chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17673,"TestHarness ldut fpga chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+7721,"TestHarness ldut fpga chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+7722,"TestHarness ldut fpga chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+7719,"TestHarness ldut fpga chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+7720,"TestHarness ldut fpga chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17710,"TestHarness ldut fpga chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+7929,"TestHarness ldut fpga chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+7930,"TestHarness ldut fpga chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+17710,"TestHarness ldut fpga chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+7929,"TestHarness ldut fpga chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+7930,"TestHarness ldut fpga chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17673,"TestHarness ldut fpga chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+7721,"TestHarness ldut fpga chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+7722,"TestHarness ldut fpga chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+7719,"TestHarness ldut fpga chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+7720,"TestHarness ldut fpga chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17710,"TestHarness ldut fpga chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+7929,"TestHarness ldut fpga chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+7930,"TestHarness ldut fpga chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15884,"TestHarness ldut fpga chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17711,"TestHarness ldut fpga chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+7931,"TestHarness ldut fpga chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+7932,"TestHarness ldut fpga chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15885,"TestHarness ldut fpga chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+7932,"TestHarness ldut fpga chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+7933,"TestHarness ldut fpga chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+7934,"TestHarness ldut fpga chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+7935,"TestHarness ldut fpga chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+7936,"TestHarness ldut fpga chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+17712,"TestHarness ldut fpga chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+17713,"TestHarness ldut fpga chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+17714,"TestHarness ldut fpga chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+7937,"TestHarness ldut fpga chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+15886,"TestHarness ldut fpga chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+7938,"TestHarness ldut fpga chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+7939,"TestHarness ldut fpga chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+7940,"TestHarness ldut fpga chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+15884,"TestHarness ldut fpga chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17711,"TestHarness ldut fpga chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+7931,"TestHarness ldut fpga chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+7932,"TestHarness ldut fpga chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15885,"TestHarness ldut fpga chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15884,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17711,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+7931,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+7932,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15885,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+7932,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15885,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15884,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17711,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+7931,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+7941,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+7942,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+7943+i*1,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20384,"TestHarness ldut fpga chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+17710,"TestHarness ldut fpga chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+7929,"TestHarness ldut fpga chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+7930,"TestHarness ldut fpga chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17673,"TestHarness ldut fpga chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+7721,"TestHarness ldut fpga chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+7722,"TestHarness ldut fpga chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7975+i*1,"TestHarness ldut fpga chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+7722,"TestHarness ldut fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+7930,"TestHarness ldut fpga chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15887,"TestHarness ldut fpga chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+7721,"TestHarness ldut fpga chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+7976,"TestHarness ldut fpga chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+17715,"TestHarness ldut fpga chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+15888,"TestHarness ldut fpga chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqe reset", false,-1);
        tracep->declBit(c+7723,"TestHarness ldut fpga chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+7724,"TestHarness ldut fpga chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17674,"TestHarness ldut fpga chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+7725,"TestHarness ldut fpga chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+7726,"TestHarness ldut fpga chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+7723,"TestHarness ldut fpga chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+7724,"TestHarness ldut fpga chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17716,"TestHarness ldut fpga chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+7977,"TestHarness ldut fpga chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+7978,"TestHarness ldut fpga chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+17716,"TestHarness ldut fpga chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+7977,"TestHarness ldut fpga chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+7978,"TestHarness ldut fpga chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17674,"TestHarness ldut fpga chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+7725,"TestHarness ldut fpga chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+7726,"TestHarness ldut fpga chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+7723,"TestHarness ldut fpga chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+7724,"TestHarness ldut fpga chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17716,"TestHarness ldut fpga chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+7977,"TestHarness ldut fpga chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+7978,"TestHarness ldut fpga chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15889,"TestHarness ldut fpga chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17717,"TestHarness ldut fpga chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+7979,"TestHarness ldut fpga chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+7980,"TestHarness ldut fpga chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15890,"TestHarness ldut fpga chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+7980,"TestHarness ldut fpga chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+7981,"TestHarness ldut fpga chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+7982,"TestHarness ldut fpga chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+7983,"TestHarness ldut fpga chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+7984,"TestHarness ldut fpga chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+17718,"TestHarness ldut fpga chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+17719,"TestHarness ldut fpga chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+17720,"TestHarness ldut fpga chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+7985,"TestHarness ldut fpga chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+15891,"TestHarness ldut fpga chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+7986,"TestHarness ldut fpga chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+7987,"TestHarness ldut fpga chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+7988,"TestHarness ldut fpga chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+15889,"TestHarness ldut fpga chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17717,"TestHarness ldut fpga chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+7979,"TestHarness ldut fpga chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+7980,"TestHarness ldut fpga chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15890,"TestHarness ldut fpga chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15889,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17717,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+7979,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+7980,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15890,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+7980,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15890,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+7708,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15889,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17717,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+7979,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+7989,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+7990,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+7991+i*1,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20385,"TestHarness ldut fpga chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+17716,"TestHarness ldut fpga chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+7977,"TestHarness ldut fpga chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+7978,"TestHarness ldut fpga chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17674,"TestHarness ldut fpga chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+7725,"TestHarness ldut fpga chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+7726,"TestHarness ldut fpga chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8023+i*1,"TestHarness ldut fpga chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+7726,"TestHarness ldut fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+7978,"TestHarness ldut fpga chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15892,"TestHarness ldut fpga chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+7725,"TestHarness ldut fpga chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+8024,"TestHarness ldut fpga chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+17721,"TestHarness ldut fpga chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+15893,"TestHarness ldut fpga chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+17670,"TestHarness ldut fpga chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+7709,"TestHarness ldut fpga chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+7710,"TestHarness ldut fpga chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+6694,"TestHarness ldut fpga chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6695,"TestHarness ldut fpga chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6696,"TestHarness ldut fpga chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6697,"TestHarness ldut fpga chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6698,"TestHarness ldut fpga chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6699,"TestHarness ldut fpga chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6700,"TestHarness ldut fpga chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6701,"TestHarness ldut fpga chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18305,"TestHarness ldut fpga chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17662,"TestHarness ldut fpga chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18305,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17722,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17723,"TestHarness ldut fpga chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+6694,"TestHarness ldut fpga chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+6695,"TestHarness ldut fpga chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+6696,"TestHarness ldut fpga chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+6697,"TestHarness ldut fpga chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+6698,"TestHarness ldut fpga chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+6699,"TestHarness ldut fpga chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+6700,"TestHarness ldut fpga chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+6701,"TestHarness ldut fpga chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17723,"TestHarness ldut fpga chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+17724,"TestHarness ldut fpga chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17725,"TestHarness ldut fpga chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17726,"TestHarness ldut fpga chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+17722,"TestHarness ldut fpga chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+17727,"TestHarness ldut fpga chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+17728,"TestHarness ldut fpga chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+17662,"TestHarness ldut fpga chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18305,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17722,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18312,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17729,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18313,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17730,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18314,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17731,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18315,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17732,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17730,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17729,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17733,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17732,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17731,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17734,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18312,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17729,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17729,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17735,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17736,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18313,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17730,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17730,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17737,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17738,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18314,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17731,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17731,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17739,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17740,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18315,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17732,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17732,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17741,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17742,"TestHarness ldut fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19223,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19224,"TestHarness ldut fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19221,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19225,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19226,"TestHarness ldut fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19227,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19228,"TestHarness ldut fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+17723,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17723,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17723,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17723,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19222,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17723,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17723,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17743,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17744,"TestHarness ldut fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+17671,"TestHarness ldut fpga chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+7713,"TestHarness ldut fpga chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+7714,"TestHarness ldut fpga chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+6702,"TestHarness ldut fpga chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6703,"TestHarness ldut fpga chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6704,"TestHarness ldut fpga chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6705,"TestHarness ldut fpga chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6706,"TestHarness ldut fpga chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6707,"TestHarness ldut fpga chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6708,"TestHarness ldut fpga chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6709,"TestHarness ldut fpga chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18306,"TestHarness ldut fpga chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17663,"TestHarness ldut fpga chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18306,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17745,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+17746,"TestHarness ldut fpga chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+6702,"TestHarness ldut fpga chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+6703,"TestHarness ldut fpga chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+6704,"TestHarness ldut fpga chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+6705,"TestHarness ldut fpga chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+6706,"TestHarness ldut fpga chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+6707,"TestHarness ldut fpga chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+6708,"TestHarness ldut fpga chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+6709,"TestHarness ldut fpga chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+17746,"TestHarness ldut fpga chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+17747,"TestHarness ldut fpga chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17748,"TestHarness ldut fpga chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17749,"TestHarness ldut fpga chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+17745,"TestHarness ldut fpga chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+17750,"TestHarness ldut fpga chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+17751,"TestHarness ldut fpga chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+17663,"TestHarness ldut fpga chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18306,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17745,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18316,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17752,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18317,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17753,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18318,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17754,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18319,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17755,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17753,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17752,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17756,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17755,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17754,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17757,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18316,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17752,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17752,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17758,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17759,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18317,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17753,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17753,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17760,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17761,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18318,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17754,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17754,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17762,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17763,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18319,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17755,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17755,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17764,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17765,"TestHarness ldut fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19231,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19232,"TestHarness ldut fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19229,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19233,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19234,"TestHarness ldut fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19235,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19236,"TestHarness ldut fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+17746,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17746,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17746,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17746,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19230,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17746,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17746,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17766,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17767,"TestHarness ldut fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+17672,"TestHarness ldut fpga chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+7717,"TestHarness ldut fpga chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+7718,"TestHarness ldut fpga chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+6710,"TestHarness ldut fpga chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6711,"TestHarness ldut fpga chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6712,"TestHarness ldut fpga chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6713,"TestHarness ldut fpga chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6714,"TestHarness ldut fpga chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6715,"TestHarness ldut fpga chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6716,"TestHarness ldut fpga chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6717,"TestHarness ldut fpga chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18307,"TestHarness ldut fpga chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17664,"TestHarness ldut fpga chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18307,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17768,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17769,"TestHarness ldut fpga chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+6710,"TestHarness ldut fpga chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+6711,"TestHarness ldut fpga chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+6712,"TestHarness ldut fpga chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+6713,"TestHarness ldut fpga chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+6714,"TestHarness ldut fpga chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+6715,"TestHarness ldut fpga chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+6716,"TestHarness ldut fpga chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+6717,"TestHarness ldut fpga chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17769,"TestHarness ldut fpga chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+17770,"TestHarness ldut fpga chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17771,"TestHarness ldut fpga chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17772,"TestHarness ldut fpga chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+17768,"TestHarness ldut fpga chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+17773,"TestHarness ldut fpga chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+17774,"TestHarness ldut fpga chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+17664,"TestHarness ldut fpga chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18307,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17768,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18320,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17775,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18321,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17776,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18322,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17777,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18323,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17778,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17776,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17775,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17779,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17778,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17777,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17780,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18320,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17775,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17775,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17781,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17782,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18321,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17776,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17776,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17783,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17784,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18322,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17777,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17777,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17785,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17786,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18323,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17778,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17778,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17787,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17788,"TestHarness ldut fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19239,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19240,"TestHarness ldut fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19237,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19241,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19242,"TestHarness ldut fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19243,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19244,"TestHarness ldut fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+17769,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17769,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17769,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17769,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19238,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17769,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17769,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17789,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17790,"TestHarness ldut fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+17673,"TestHarness ldut fpga chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+7721,"TestHarness ldut fpga chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+7722,"TestHarness ldut fpga chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+6718,"TestHarness ldut fpga chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6719,"TestHarness ldut fpga chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6720,"TestHarness ldut fpga chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6721,"TestHarness ldut fpga chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6722,"TestHarness ldut fpga chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6723,"TestHarness ldut fpga chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6724,"TestHarness ldut fpga chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6725,"TestHarness ldut fpga chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18308,"TestHarness ldut fpga chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17665,"TestHarness ldut fpga chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18308,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17791,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17792,"TestHarness ldut fpga chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+6718,"TestHarness ldut fpga chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+6719,"TestHarness ldut fpga chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+6720,"TestHarness ldut fpga chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+6721,"TestHarness ldut fpga chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+6722,"TestHarness ldut fpga chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+6723,"TestHarness ldut fpga chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+6724,"TestHarness ldut fpga chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+6725,"TestHarness ldut fpga chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17792,"TestHarness ldut fpga chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+17793,"TestHarness ldut fpga chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17794,"TestHarness ldut fpga chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17795,"TestHarness ldut fpga chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+17791,"TestHarness ldut fpga chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+17796,"TestHarness ldut fpga chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+17797,"TestHarness ldut fpga chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+17665,"TestHarness ldut fpga chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18308,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17791,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18324,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17798,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18325,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17799,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18326,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17800,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18327,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17801,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17799,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17798,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17802,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17801,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17800,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17803,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18324,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17798,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17798,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17804,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17805,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18325,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17799,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17799,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17806,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17807,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18326,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17800,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17800,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17808,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17809,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18327,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17801,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17801,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17810,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17811,"TestHarness ldut fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19247,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19248,"TestHarness ldut fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19245,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19249,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19250,"TestHarness ldut fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19251,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19252,"TestHarness ldut fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+17792,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17792,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17792,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17792,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19246,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17792,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17792,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17812,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17813,"TestHarness ldut fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+17674,"TestHarness ldut fpga chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+7725,"TestHarness ldut fpga chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+7726,"TestHarness ldut fpga chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+6726,"TestHarness ldut fpga chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6727,"TestHarness ldut fpga chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6728,"TestHarness ldut fpga chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6729,"TestHarness ldut fpga chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6730,"TestHarness ldut fpga chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6731,"TestHarness ldut fpga chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6732,"TestHarness ldut fpga chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6733,"TestHarness ldut fpga chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18309,"TestHarness ldut fpga chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17666,"TestHarness ldut fpga chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18309,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17814,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17815,"TestHarness ldut fpga chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+6726,"TestHarness ldut fpga chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+6727,"TestHarness ldut fpga chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+6728,"TestHarness ldut fpga chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+6729,"TestHarness ldut fpga chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+6730,"TestHarness ldut fpga chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+6731,"TestHarness ldut fpga chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+6732,"TestHarness ldut fpga chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+6733,"TestHarness ldut fpga chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17815,"TestHarness ldut fpga chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+17816,"TestHarness ldut fpga chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17817,"TestHarness ldut fpga chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17818,"TestHarness ldut fpga chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+17814,"TestHarness ldut fpga chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+17819,"TestHarness ldut fpga chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+17820,"TestHarness ldut fpga chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+17666,"TestHarness ldut fpga chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18309,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17814,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18328,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17821,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18329,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17822,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18330,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17823,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18331,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17824,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17822,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17821,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17825,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17824,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17823,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17826,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18328,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17821,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17821,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17827,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17828,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18329,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17822,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17822,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17829,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17830,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18330,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17823,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17823,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17831,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17832,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18331,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17824,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17824,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17833,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17834,"TestHarness ldut fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19255,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19256,"TestHarness ldut fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19253,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19257,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19258,"TestHarness ldut fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19259,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19260,"TestHarness ldut fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+17815,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17815,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17815,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17815,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19254,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17815,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17815,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17835,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17836,"TestHarness ldut fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+17675,"TestHarness ldut fpga chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+7727,"TestHarness ldut fpga chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+7728,"TestHarness ldut fpga chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+7729,"TestHarness ldut fpga chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+7730,"TestHarness ldut fpga chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+7731,"TestHarness ldut fpga chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+6739,"TestHarness ldut fpga chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6740,"TestHarness ldut fpga chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6741,"TestHarness ldut fpga chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6742,"TestHarness ldut fpga chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6743,"TestHarness ldut fpga chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+17837,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17838,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+6739,"TestHarness ldut fpga chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6740,"TestHarness ldut fpga chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6741,"TestHarness ldut fpga chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6742,"TestHarness ldut fpga chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6743,"TestHarness ldut fpga chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+17838,"TestHarness ldut fpga chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+17839,"TestHarness ldut fpga chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+17840,"TestHarness ldut fpga chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+17837,"TestHarness ldut fpga chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+17841,"TestHarness ldut fpga chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+17837,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17837,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17837,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17837,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17842,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17843,"TestHarness ldut fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19381,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19382,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19380,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19383,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19384,"TestHarness ldut fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19262,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19263,"TestHarness ldut fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+17838,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17838,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17838,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17838,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19261,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17838,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17838,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17844,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17845,"TestHarness ldut fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+17676,"TestHarness ldut fpga chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+7732,"TestHarness ldut fpga chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+7733,"TestHarness ldut fpga chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+7734,"TestHarness ldut fpga chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+7735,"TestHarness ldut fpga chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+7736,"TestHarness ldut fpga chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+6734,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6735,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6736,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6737,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6738,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+17846,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17847,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+6734,"TestHarness ldut fpga chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6735,"TestHarness ldut fpga chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6736,"TestHarness ldut fpga chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6737,"TestHarness ldut fpga chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6738,"TestHarness ldut fpga chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+17847,"TestHarness ldut fpga chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+17848,"TestHarness ldut fpga chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+17849,"TestHarness ldut fpga chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+17846,"TestHarness ldut fpga chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+17850,"TestHarness ldut fpga chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+17846,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17846,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17846,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17846,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17851,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17852,"TestHarness ldut fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19386,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19387,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19385,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19388,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19389,"TestHarness ldut fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+842,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19265,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19266,"TestHarness ldut fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+17847,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17847,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17847,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17847,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19264,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17847,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17847,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17853,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17854,"TestHarness ldut fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut fpga chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+18602,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17313,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+6688,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+6694,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6695,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6696,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6697,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6698,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6699,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6700,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6701,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18305,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17662,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17662,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17323,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16506,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+6688,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19426,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17324,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17324,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17325,"TestHarness ldut fpga chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18668,"TestHarness ldut fpga chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18669,"TestHarness ldut fpga chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17323,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18670,"TestHarness ldut fpga chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17326,"TestHarness ldut fpga chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18305,"TestHarness ldut fpga chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17662,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17323,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17855,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17327,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17856,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17328,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17857,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17329,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17858,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17330,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17328,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17327,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17331,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17330,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17329,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17332,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17855,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17327,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17327,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17333,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17334,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17856,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17328,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17328,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17335,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17336,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17857,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17329,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17329,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17337,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17338,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17858,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17330,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17330,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17339,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17340,"TestHarness ldut fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16506,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+6688,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19426,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+6688,"TestHarness ldut fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19326,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19327,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19325,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19328,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19329,"TestHarness ldut fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17904,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17905,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17324,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17324,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17324,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17324,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17903,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17324,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17324,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17341,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17342,"TestHarness ldut fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+6689,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17314,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+6690,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+6702,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6703,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6704,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6705,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6706,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6707,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6708,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6709,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18306,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17663,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17663,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17343,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16265,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+6690,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17441,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17344,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17344,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17345,"TestHarness ldut fpga chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18332,"TestHarness ldut fpga chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18333,"TestHarness ldut fpga chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17343,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18334,"TestHarness ldut fpga chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17346,"TestHarness ldut fpga chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18306,"TestHarness ldut fpga chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17663,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17343,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17859,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17347,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17860,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17348,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17861,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17349,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17862,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17350,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17348,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17347,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17351,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17350,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17349,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17352,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17859,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17347,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17347,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17353,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17354,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17860,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17348,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17348,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17355,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17356,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17861,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17349,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17349,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17357,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17358,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17862,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17350,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17350,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17359,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17360,"TestHarness ldut fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16265,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+6690,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17441,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+6690,"TestHarness ldut fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19331,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19332,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19330,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19333,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19334,"TestHarness ldut fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17907,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17908,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17344,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17344,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17344,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17344,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17906,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17344,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17344,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17361,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17362,"TestHarness ldut fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+6691,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17315,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+6692,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+6710,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6711,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6712,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6713,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6714,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6715,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6716,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6717,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18307,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17664,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17664,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17363,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16266,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+6692,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17442,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17364,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17364,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17365,"TestHarness ldut fpga chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18335,"TestHarness ldut fpga chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18336,"TestHarness ldut fpga chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17363,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18337,"TestHarness ldut fpga chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17366,"TestHarness ldut fpga chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18307,"TestHarness ldut fpga chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17664,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17363,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17863,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17367,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17864,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17368,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17865,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17369,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17866,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17370,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17368,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17367,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17371,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17370,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17369,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17372,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17863,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17367,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17367,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17373,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17374,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17864,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17368,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17368,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17375,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17376,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17865,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17369,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17369,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17377,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17378,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17866,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17370,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17370,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17379,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17380,"TestHarness ldut fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16266,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+6692,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17442,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+6692,"TestHarness ldut fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19336,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19337,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19335,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19338,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19339,"TestHarness ldut fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17910,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17911,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17364,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17364,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17364,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17364,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17909,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17364,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17364,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17381,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17382,"TestHarness ldut fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+18603,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17316,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+6718,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6719,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6720,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6721,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6722,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6723,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6724,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6725,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18308,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17665,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17665,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17383,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16507,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19427,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17384,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17384,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17385,"TestHarness ldut fpga chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18671,"TestHarness ldut fpga chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18672,"TestHarness ldut fpga chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17383,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18673,"TestHarness ldut fpga chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17386,"TestHarness ldut fpga chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18308,"TestHarness ldut fpga chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17665,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17383,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17867,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17387,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17868,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17388,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17869,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17389,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17870,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17390,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17388,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17387,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17391,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17390,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17389,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17392,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17867,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17387,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17387,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17393,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17868,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17388,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17388,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17396,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17869,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17389,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17389,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17397,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17398,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17870,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17390,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17390,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17399,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17400,"TestHarness ldut fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16507,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19427,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19341,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19342,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19340,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19343,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19344,"TestHarness ldut fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17913,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17914,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17384,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17384,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17384,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17384,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17912,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17384,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17384,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17401,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17402,"TestHarness ldut fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+6669,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17312,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+6693,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+6726,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6727,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6728,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6729,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6730,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6731,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6732,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6733,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18309,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17666,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17666,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17403,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16267,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+6693,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17443,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17404,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17404,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17405,"TestHarness ldut fpga chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18338,"TestHarness ldut fpga chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18339,"TestHarness ldut fpga chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17403,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18340,"TestHarness ldut fpga chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17406,"TestHarness ldut fpga chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18309,"TestHarness ldut fpga chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17666,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17403,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17871,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17407,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17872,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17408,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17873,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17409,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17874,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17410,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17408,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17407,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17411,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17410,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17409,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17412,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17871,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17407,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17407,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17413,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17414,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17872,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17408,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17408,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17415,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17416,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17873,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17409,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17409,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17417,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17418,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17874,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17410,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17410,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17419,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17420,"TestHarness ldut fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16267,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+6693,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17443,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+6693,"TestHarness ldut fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19346,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19347,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19345,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19348,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19349,"TestHarness ldut fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17916,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17917,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17404,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17404,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17404,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17404,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17915,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17404,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17404,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17421,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17422,"TestHarness ldut fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut fpga chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut fpga chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut fpga chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+6671,"TestHarness ldut fpga chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+6672,"TestHarness ldut fpga chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+6673,"TestHarness ldut fpga chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+6674,"TestHarness ldut fpga chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+6675,"TestHarness ldut fpga chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+6676,"TestHarness ldut fpga chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+6677,"TestHarness ldut fpga chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+6678,"TestHarness ldut fpga chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+6679,"TestHarness ldut fpga chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+6680,"TestHarness ldut fpga chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+6681,"TestHarness ldut fpga chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+6682,"TestHarness ldut fpga chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+18601,"TestHarness ldut fpga chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+6683,"TestHarness ldut fpga chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+6684,"TestHarness ldut fpga chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+16376,"TestHarness ldut fpga chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+6734,"TestHarness ldut fpga chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6735,"TestHarness ldut fpga chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6736,"TestHarness ldut fpga chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6737,"TestHarness ldut fpga chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6738,"TestHarness ldut fpga chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6739,"TestHarness ldut fpga chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6740,"TestHarness ldut fpga chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6741,"TestHarness ldut fpga chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6742,"TestHarness ldut fpga chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6743,"TestHarness ldut fpga chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18341,"TestHarness ldut fpga chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+8025,"TestHarness ldut fpga chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+8026,"TestHarness ldut fpga chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+8027,"TestHarness ldut fpga chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+8028,"TestHarness ldut fpga chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+8029,"TestHarness ldut fpga chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+6734,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6735,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6736,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6737,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6738,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18342,"TestHarness ldut fpga chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+8030,"TestHarness ldut fpga chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+8031,"TestHarness ldut fpga chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+8032,"TestHarness ldut fpga chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+8033,"TestHarness ldut fpga chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+8034,"TestHarness ldut fpga chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+6739,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6740,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6741,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6742,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6743,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+6671,"TestHarness ldut fpga chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+6672,"TestHarness ldut fpga chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6673,"TestHarness ldut fpga chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+6674,"TestHarness ldut fpga chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8035,"TestHarness ldut fpga chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+8036,"TestHarness ldut fpga chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+8037,"TestHarness ldut fpga chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8038,"TestHarness ldut fpga chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+8039,"TestHarness ldut fpga chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+6675,"TestHarness ldut fpga chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+6676,"TestHarness ldut fpga chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6677,"TestHarness ldut fpga chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+19452,"TestHarness ldut fpga chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8040,"TestHarness ldut fpga chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+8041,"TestHarness ldut fpga chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+8042,"TestHarness ldut fpga chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8043,"TestHarness ldut fpga chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+8044,"TestHarness ldut fpga chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+6678,"TestHarness ldut fpga chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+6679,"TestHarness ldut fpga chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6680,"TestHarness ldut fpga chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+19452,"TestHarness ldut fpga chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8045,"TestHarness ldut fpga chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+8046,"TestHarness ldut fpga chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+8047,"TestHarness ldut fpga chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8048,"TestHarness ldut fpga chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+8049,"TestHarness ldut fpga chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+6681,"TestHarness ldut fpga chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+6682,"TestHarness ldut fpga chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+18601,"TestHarness ldut fpga chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6683,"TestHarness ldut fpga chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+6684,"TestHarness ldut fpga chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8050,"TestHarness ldut fpga chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+8051,"TestHarness ldut fpga chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+8052,"TestHarness ldut fpga chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8053,"TestHarness ldut fpga chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+8054,"TestHarness ldut fpga chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+8055,"TestHarness ldut fpga chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+16376,"TestHarness ldut fpga chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+19453,"TestHarness ldut fpga chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8056,"TestHarness ldut fpga chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+8057,"TestHarness ldut fpga chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+8058,"TestHarness ldut fpga chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8059,"TestHarness ldut fpga chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+8060,"TestHarness ldut fpga chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+8061,"TestHarness ldut fpga chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+8062,"TestHarness ldut fpga chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+8037,"TestHarness ldut fpga chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8038,"TestHarness ldut fpga chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+8039,"TestHarness ldut fpga chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8063,"TestHarness ldut fpga chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+8064,"TestHarness ldut fpga chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+8065,"TestHarness ldut fpga chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8066,"TestHarness ldut fpga chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+8067,"TestHarness ldut fpga chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+8068,"TestHarness ldut fpga chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+8069,"TestHarness ldut fpga chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+8042,"TestHarness ldut fpga chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8043,"TestHarness ldut fpga chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+8044,"TestHarness ldut fpga chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8070,"TestHarness ldut fpga chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+8071,"TestHarness ldut fpga chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+8072,"TestHarness ldut fpga chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8073,"TestHarness ldut fpga chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+8074,"TestHarness ldut fpga chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+8075,"TestHarness ldut fpga chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+8076,"TestHarness ldut fpga chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+8047,"TestHarness ldut fpga chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8048,"TestHarness ldut fpga chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+8049,"TestHarness ldut fpga chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8077,"TestHarness ldut fpga chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+8078,"TestHarness ldut fpga chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+8079,"TestHarness ldut fpga chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8080,"TestHarness ldut fpga chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+8081,"TestHarness ldut fpga chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+8082,"TestHarness ldut fpga chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+8083,"TestHarness ldut fpga chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+8052,"TestHarness ldut fpga chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8053,"TestHarness ldut fpga chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+8054,"TestHarness ldut fpga chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8084,"TestHarness ldut fpga chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+8085,"TestHarness ldut fpga chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+8086,"TestHarness ldut fpga chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8087,"TestHarness ldut fpga chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+8088,"TestHarness ldut fpga chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+8089,"TestHarness ldut fpga chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+8090,"TestHarness ldut fpga chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+8058,"TestHarness ldut fpga chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8059,"TestHarness ldut fpga chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+8060,"TestHarness ldut fpga chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8091,"TestHarness ldut fpga chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+8092,"TestHarness ldut fpga chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+8093,"TestHarness ldut fpga chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8094,"TestHarness ldut fpga chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+8095,"TestHarness ldut fpga chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+8096,"TestHarness ldut fpga chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+8097,"TestHarness ldut fpga chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+19453,"TestHarness ldut fpga chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8098,"TestHarness ldut fpga chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+8099,"TestHarness ldut fpga chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+8100,"TestHarness ldut fpga chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8101,"TestHarness ldut fpga chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+8102,"TestHarness ldut fpga chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19397,"TestHarness ldut fpga chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+8103,"TestHarness ldut fpga chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+8104,"TestHarness ldut fpga chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+8105,"TestHarness ldut fpga chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+8106,"TestHarness ldut fpga chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+8107,"TestHarness ldut fpga chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+8108,"TestHarness ldut fpga chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+8109,"TestHarness ldut fpga chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+8110,"TestHarness ldut fpga chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+8111,"TestHarness ldut fpga chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+8112,"TestHarness ldut fpga chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+8113,"TestHarness ldut fpga chiplink tx ioX_first", false,-1);
        tracep->declBus(c+8114,"TestHarness ldut fpga chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+8115,"TestHarness ldut fpga chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+8116,"TestHarness ldut fpga chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+8117,"TestHarness ldut fpga chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+8118,"TestHarness ldut fpga chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+8119,"TestHarness ldut fpga chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+8120,"TestHarness ldut fpga chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+8121,"TestHarness ldut fpga chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+8122,"TestHarness ldut fpga chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+8123,"TestHarness ldut fpga chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+8124,"TestHarness ldut fpga chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+8125,"TestHarness ldut fpga chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+8126,"TestHarness ldut fpga chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+8127,"TestHarness ldut fpga chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+8128,"TestHarness ldut fpga chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+8129,"TestHarness ldut fpga chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+8130,"TestHarness ldut fpga chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+8131,"TestHarness ldut fpga chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+8132,"TestHarness ldut fpga chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+8133,"TestHarness ldut fpga chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+8134,"TestHarness ldut fpga chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+8135,"TestHarness ldut fpga chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+8136,"TestHarness ldut fpga chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+8137,"TestHarness ldut fpga chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+8138,"TestHarness ldut fpga chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+8139,"TestHarness ldut fpga chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+8140,"TestHarness ldut fpga chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+8141,"TestHarness ldut fpga chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+8142,"TestHarness ldut fpga chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+8143,"TestHarness ldut fpga chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+8144,"TestHarness ldut fpga chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+8145,"TestHarness ldut fpga chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+8146,"TestHarness ldut fpga chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+8147,"TestHarness ldut fpga chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+8148,"TestHarness ldut fpga chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+8149,"TestHarness ldut fpga chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+8150,"TestHarness ldut fpga chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+8151,"TestHarness ldut fpga chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+8152,"TestHarness ldut fpga chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+8153,"TestHarness ldut fpga chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+8154,"TestHarness ldut fpga chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+8155,"TestHarness ldut fpga chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+8156,"TestHarness ldut fpga chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+8157,"TestHarness ldut fpga chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+8158,"TestHarness ldut fpga chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+8159,"TestHarness ldut fpga chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+8160,"TestHarness ldut fpga chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+8161,"TestHarness ldut fpga chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+8162,"TestHarness ldut fpga chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+8163,"TestHarness ldut fpga chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+8164,"TestHarness ldut fpga chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+8165,"TestHarness ldut fpga chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+8166,"TestHarness ldut fpga chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+8167,"TestHarness ldut fpga chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+8168,"TestHarness ldut fpga chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+8169,"TestHarness ldut fpga chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+8170,"TestHarness ldut fpga chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+8171,"TestHarness ldut fpga chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+8172,"TestHarness ldut fpga chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+8173,"TestHarness ldut fpga chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+8174,"TestHarness ldut fpga chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+8175,"TestHarness ldut fpga chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+8176,"TestHarness ldut fpga chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+8177,"TestHarness ldut fpga chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+8178,"TestHarness ldut fpga chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+8179,"TestHarness ldut fpga chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+8180,"TestHarness ldut fpga chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+8181,"TestHarness ldut fpga chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+8182,"TestHarness ldut fpga chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+8183,"TestHarness ldut fpga chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+8184,"TestHarness ldut fpga chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+8185,"TestHarness ldut fpga chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+8186,"TestHarness ldut fpga chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+8187,"TestHarness ldut fpga chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+8188,"TestHarness ldut fpga chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+8189,"TestHarness ldut fpga chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+8190,"TestHarness ldut fpga chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+8191,"TestHarness ldut fpga chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+8192,"TestHarness ldut fpga chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+8193,"TestHarness ldut fpga chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+8194,"TestHarness ldut fpga chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+8195,"TestHarness ldut fpga chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+8196,"TestHarness ldut fpga chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+8197,"TestHarness ldut fpga chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+8198,"TestHarness ldut fpga chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+8199,"TestHarness ldut fpga chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+8200,"TestHarness ldut fpga chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+8201,"TestHarness ldut fpga chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+8202,"TestHarness ldut fpga chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+8203,"TestHarness ldut fpga chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+8204,"TestHarness ldut fpga chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+8205,"TestHarness ldut fpga chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+8206,"TestHarness ldut fpga chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+8207,"TestHarness ldut fpga chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+8208,"TestHarness ldut fpga chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+8209,"TestHarness ldut fpga chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+8210,"TestHarness ldut fpga chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+8211,"TestHarness ldut fpga chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+18343,"TestHarness ldut fpga chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+18344,"TestHarness ldut fpga chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18345,"TestHarness ldut fpga chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18346,"TestHarness ldut fpga chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18347,"TestHarness ldut fpga chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+8212,"TestHarness ldut fpga chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+8213,"TestHarness ldut fpga chiplink tx forceXmit", false,-1);
        tracep->declBit(c+8214,"TestHarness ldut fpga chiplink tx allowReturn", false,-1);
        tracep->declBit(c+8215,"TestHarness ldut fpga chiplink tx f_valid", false,-1);
        tracep->declBus(c+8216,"TestHarness ldut fpga chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+8101,"TestHarness ldut fpga chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+8217,"TestHarness ldut fpga chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+8218,"TestHarness ldut fpga chiplink tx first", false,-1);
        tracep->declBus(c+8219,"TestHarness ldut fpga chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+8220,"TestHarness ldut fpga chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+8221,"TestHarness ldut fpga chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+8222,"TestHarness ldut fpga chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+8223,"TestHarness ldut fpga chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+8224,"TestHarness ldut fpga chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+8225,"TestHarness ldut fpga chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+8226,"TestHarness ldut fpga chiplink tx f_ready", false,-1);
        tracep->declBus(c+8227,"TestHarness ldut fpga chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+8228,"TestHarness ldut fpga chiplink tx send", false,-1);
        tracep->declBit(c+8229,"TestHarness ldut fpga chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut fpga chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+8230,"TestHarness ldut fpga chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+8231,"TestHarness ldut fpga chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+8232,"TestHarness ldut fpga chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+8233,"TestHarness ldut fpga chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+8234,"TestHarness ldut fpga chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+8235,"TestHarness ldut fpga chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+8236,"TestHarness ldut fpga chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+1120,"TestHarness ldut fpga chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+18348,"TestHarness ldut fpga chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+18349,"TestHarness ldut fpga chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+18350,"TestHarness ldut fpga chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+18351,"TestHarness ldut fpga chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+18352,"TestHarness ldut fpga chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18341,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+8025,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+8026,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+8027,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+8028,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+8029,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+6734,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6735,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6736,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6737,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6738,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+17423,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+8237,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+8241,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+17444,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18353,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18353,"TestHarness ldut fpga chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+18354,"TestHarness ldut fpga chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18355,"TestHarness ldut fpga chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+17423,"TestHarness ldut fpga chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+8245,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+8247,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+17424,"TestHarness ldut fpga chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+17423,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17423,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17423,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17423,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17425,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17426,"TestHarness ldut fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+8237,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+8241,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+17444,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+8241,"TestHarness ldut fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19352,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19353,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19350,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19354,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19355,"TestHarness ldut fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19356,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19357,"TestHarness ldut fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18353,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18353,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18353,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18353,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19351,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18353,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18353,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18356,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18357,"TestHarness ldut fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18342,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+8030,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+8031,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+8032,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+8033,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+8034,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+6739,"TestHarness ldut fpga chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6740,"TestHarness ldut fpga chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6741,"TestHarness ldut fpga chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6742,"TestHarness ldut fpga chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6743,"TestHarness ldut fpga chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+17427,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+8249,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+8253,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+17445,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18358,"TestHarness ldut fpga chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18358,"TestHarness ldut fpga chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+18359,"TestHarness ldut fpga chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18360,"TestHarness ldut fpga chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+17427,"TestHarness ldut fpga chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+8257,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+8259,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+17428,"TestHarness ldut fpga chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+17427,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17427,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17427,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17427,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17429,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17430,"TestHarness ldut fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+8249,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+8253,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+17445,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+8253,"TestHarness ldut fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19360,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19361,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19358,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19362,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19363,"TestHarness ldut fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+843,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19364,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19365,"TestHarness ldut fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18358,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18358,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18358,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18358,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19359,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18358,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18358,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18361,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18362,"TestHarness ldut fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+6671,"TestHarness ldut fpga chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+6672,"TestHarness ldut fpga chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6673,"TestHarness ldut fpga chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+6674,"TestHarness ldut fpga chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8035,"TestHarness ldut fpga chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+8036,"TestHarness ldut fpga chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+8037,"TestHarness ldut fpga chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8038,"TestHarness ldut fpga chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+8039,"TestHarness ldut fpga chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8036,"TestHarness ldut fpga chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+8261,"TestHarness ldut fpga chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+8037,"TestHarness ldut fpga chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8038,"TestHarness ldut fpga chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+8039,"TestHarness ldut fpga chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+8262,"TestHarness ldut fpga chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+8263,"TestHarness ldut fpga chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+8264,"TestHarness ldut fpga chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+18674,"TestHarness ldut fpga chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+18675,"TestHarness ldut fpga chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+6675,"TestHarness ldut fpga chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+6676,"TestHarness ldut fpga chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6677,"TestHarness ldut fpga chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+19452,"TestHarness ldut fpga chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8040,"TestHarness ldut fpga chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+8041,"TestHarness ldut fpga chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+8042,"TestHarness ldut fpga chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8043,"TestHarness ldut fpga chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+8044,"TestHarness ldut fpga chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8041,"TestHarness ldut fpga chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+8265,"TestHarness ldut fpga chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+8042,"TestHarness ldut fpga chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8043,"TestHarness ldut fpga chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+8044,"TestHarness ldut fpga chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20386,"TestHarness ldut fpga chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20387,"TestHarness ldut fpga chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+20388,"TestHarness ldut fpga chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+8266,"TestHarness ldut fpga chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+6678,"TestHarness ldut fpga chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+6679,"TestHarness ldut fpga chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6680,"TestHarness ldut fpga chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+19452,"TestHarness ldut fpga chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8045,"TestHarness ldut fpga chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+8046,"TestHarness ldut fpga chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+8047,"TestHarness ldut fpga chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8048,"TestHarness ldut fpga chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+8049,"TestHarness ldut fpga chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8046,"TestHarness ldut fpga chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+8267,"TestHarness ldut fpga chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+8047,"TestHarness ldut fpga chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8048,"TestHarness ldut fpga chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+8049,"TestHarness ldut fpga chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20389,"TestHarness ldut fpga chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20390,"TestHarness ldut fpga chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+20391,"TestHarness ldut fpga chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+8268,"TestHarness ldut fpga chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+6681,"TestHarness ldut fpga chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+6682,"TestHarness ldut fpga chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+18601,"TestHarness ldut fpga chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6683,"TestHarness ldut fpga chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+6684,"TestHarness ldut fpga chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8050,"TestHarness ldut fpga chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+8051,"TestHarness ldut fpga chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+8052,"TestHarness ldut fpga chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8053,"TestHarness ldut fpga chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+8054,"TestHarness ldut fpga chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8051,"TestHarness ldut fpga chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+8269,"TestHarness ldut fpga chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+8052,"TestHarness ldut fpga chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8053,"TestHarness ldut fpga chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+8054,"TestHarness ldut fpga chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+8270,"TestHarness ldut fpga chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+8271,"TestHarness ldut fpga chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+8272,"TestHarness ldut fpga chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+8273,"TestHarness ldut fpga chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+8274,"TestHarness ldut fpga chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+8055,"TestHarness ldut fpga chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+16376,"TestHarness ldut fpga chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+19453,"TestHarness ldut fpga chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8056,"TestHarness ldut fpga chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+8057,"TestHarness ldut fpga chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+8058,"TestHarness ldut fpga chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8059,"TestHarness ldut fpga chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+8060,"TestHarness ldut fpga chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8057,"TestHarness ldut fpga chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+8275,"TestHarness ldut fpga chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+8058,"TestHarness ldut fpga chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8059,"TestHarness ldut fpga chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+8060,"TestHarness ldut fpga chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20392,"TestHarness ldut fpga chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20393,"TestHarness ldut fpga chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+20394,"TestHarness ldut fpga chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+8276,"TestHarness ldut fpga chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+8061,"TestHarness ldut fpga chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+8062,"TestHarness ldut fpga chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+8037,"TestHarness ldut fpga chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8038,"TestHarness ldut fpga chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+8039,"TestHarness ldut fpga chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8063,"TestHarness ldut fpga chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+8064,"TestHarness ldut fpga chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+8065,"TestHarness ldut fpga chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8066,"TestHarness ldut fpga chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+8067,"TestHarness ldut fpga chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8064,"TestHarness ldut fpga chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+8277,"TestHarness ldut fpga chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+8065,"TestHarness ldut fpga chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8066,"TestHarness ldut fpga chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+8067,"TestHarness ldut fpga chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+8278,"TestHarness ldut fpga chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+8279,"TestHarness ldut fpga chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+8280,"TestHarness ldut fpga chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+8281,"TestHarness ldut fpga chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+8282,"TestHarness ldut fpga chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+8068,"TestHarness ldut fpga chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+8069,"TestHarness ldut fpga chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+8042,"TestHarness ldut fpga chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8043,"TestHarness ldut fpga chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+8044,"TestHarness ldut fpga chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8070,"TestHarness ldut fpga chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+8071,"TestHarness ldut fpga chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+8072,"TestHarness ldut fpga chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8073,"TestHarness ldut fpga chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+8074,"TestHarness ldut fpga chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8071,"TestHarness ldut fpga chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+8283,"TestHarness ldut fpga chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+8072,"TestHarness ldut fpga chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8073,"TestHarness ldut fpga chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+8074,"TestHarness ldut fpga chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+8284,"TestHarness ldut fpga chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+8285,"TestHarness ldut fpga chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+8286,"TestHarness ldut fpga chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+8287,"TestHarness ldut fpga chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+8288,"TestHarness ldut fpga chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+8075,"TestHarness ldut fpga chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+8076,"TestHarness ldut fpga chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+8047,"TestHarness ldut fpga chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8048,"TestHarness ldut fpga chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+8049,"TestHarness ldut fpga chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8077,"TestHarness ldut fpga chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+8078,"TestHarness ldut fpga chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+8079,"TestHarness ldut fpga chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8080,"TestHarness ldut fpga chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+8081,"TestHarness ldut fpga chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8078,"TestHarness ldut fpga chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+8289,"TestHarness ldut fpga chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+8079,"TestHarness ldut fpga chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8080,"TestHarness ldut fpga chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+8081,"TestHarness ldut fpga chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+8290,"TestHarness ldut fpga chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+8291,"TestHarness ldut fpga chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+8292,"TestHarness ldut fpga chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+8293,"TestHarness ldut fpga chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+8294,"TestHarness ldut fpga chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+8082,"TestHarness ldut fpga chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+8083,"TestHarness ldut fpga chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+8052,"TestHarness ldut fpga chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8053,"TestHarness ldut fpga chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+8054,"TestHarness ldut fpga chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8084,"TestHarness ldut fpga chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+8085,"TestHarness ldut fpga chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+8086,"TestHarness ldut fpga chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8087,"TestHarness ldut fpga chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+8088,"TestHarness ldut fpga chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8085,"TestHarness ldut fpga chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+8295,"TestHarness ldut fpga chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+8086,"TestHarness ldut fpga chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8087,"TestHarness ldut fpga chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+8088,"TestHarness ldut fpga chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+8296,"TestHarness ldut fpga chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+8297,"TestHarness ldut fpga chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+8298,"TestHarness ldut fpga chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+8299,"TestHarness ldut fpga chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+8300,"TestHarness ldut fpga chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+8089,"TestHarness ldut fpga chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+8090,"TestHarness ldut fpga chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+8058,"TestHarness ldut fpga chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8059,"TestHarness ldut fpga chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+8060,"TestHarness ldut fpga chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8091,"TestHarness ldut fpga chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+8092,"TestHarness ldut fpga chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+8093,"TestHarness ldut fpga chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8094,"TestHarness ldut fpga chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+8095,"TestHarness ldut fpga chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8092,"TestHarness ldut fpga chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+8301,"TestHarness ldut fpga chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+8093,"TestHarness ldut fpga chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8094,"TestHarness ldut fpga chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+8095,"TestHarness ldut fpga chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+8302,"TestHarness ldut fpga chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+8303,"TestHarness ldut fpga chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+8304,"TestHarness ldut fpga chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+8305,"TestHarness ldut fpga chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+8306,"TestHarness ldut fpga chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+8096,"TestHarness ldut fpga chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+8097,"TestHarness ldut fpga chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+19453,"TestHarness ldut fpga chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8098,"TestHarness ldut fpga chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+8099,"TestHarness ldut fpga chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+8100,"TestHarness ldut fpga chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+8101,"TestHarness ldut fpga chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+8102,"TestHarness ldut fpga chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+8099,"TestHarness ldut fpga chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+8307,"TestHarness ldut fpga chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+8100,"TestHarness ldut fpga chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+8101,"TestHarness ldut fpga chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+8102,"TestHarness ldut fpga chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+8308,"TestHarness ldut fpga chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+8309,"TestHarness ldut fpga chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+8310,"TestHarness ldut fpga chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+8311,"TestHarness ldut fpga chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+8312,"TestHarness ldut fpga chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut fpga chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut fpga chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+17669,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+17875,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+17875,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+17875,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+17875,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+17875,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+17876,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+17877,"TestHarness ldut fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+17317,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+17431,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+17431,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+17431,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+17431,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+17431,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+17432,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+17433,"TestHarness ldut fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank reset", false,-1);
        tracep->declBit(c+16272,"TestHarness ldut fpga axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+18464,"TestHarness ldut fpga axi4yank auto_in_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4yank auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4yank auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+1123,"TestHarness ldut fpga axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga axi4yank auto_in_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut fpga axi4yank auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+6086,"TestHarness ldut fpga axi4yank auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6087,"TestHarness ldut fpga axi4yank auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6088,"TestHarness ldut fpga axi4yank auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16273,"TestHarness ldut fpga axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+18468,"TestHarness ldut fpga axi4yank auto_in_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4yank auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4yank auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+1129,"TestHarness ldut fpga axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga axi4yank auto_in_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut fpga axi4yank auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+6089,"TestHarness ldut fpga axi4yank auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6090,"TestHarness ldut fpga axi4yank auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6091,"TestHarness ldut fpga axi4yank auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+1135,"TestHarness ldut fpga axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut fpga axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut fpga axi4yank auto_out_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4yank auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4yank auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut fpga axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga axi4yank auto_out_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut fpga axi4yank auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut fpga axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut fpga axi4yank auto_out_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4yank auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4yank auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut fpga axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga axi4yank auto_out_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut fpga axi4yank auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut fpga axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+8313,"TestHarness ldut fpga axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+18676,"TestHarness ldut fpga axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8314,"TestHarness ldut fpga axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+8315,"TestHarness ldut fpga axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+8316,"TestHarness ldut fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8317,"TestHarness ldut fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8318,"TestHarness ldut fpga axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+8319,"TestHarness ldut fpga axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+18677,"TestHarness ldut fpga axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8320,"TestHarness ldut fpga axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+8321,"TestHarness ldut fpga axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+8322,"TestHarness ldut fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8323,"TestHarness ldut fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8324,"TestHarness ldut fpga axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+8325,"TestHarness ldut fpga axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+18678,"TestHarness ldut fpga axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8326,"TestHarness ldut fpga axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+8327,"TestHarness ldut fpga axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+8328,"TestHarness ldut fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8329,"TestHarness ldut fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8330,"TestHarness ldut fpga axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+8331,"TestHarness ldut fpga axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+18679,"TestHarness ldut fpga axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8332,"TestHarness ldut fpga axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+8333,"TestHarness ldut fpga axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+8334,"TestHarness ldut fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8335,"TestHarness ldut fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8336,"TestHarness ldut fpga axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+8337,"TestHarness ldut fpga axi4yank QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+18680,"TestHarness ldut fpga axi4yank QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8338,"TestHarness ldut fpga axi4yank QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+8339,"TestHarness ldut fpga axi4yank QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+8340,"TestHarness ldut fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8341,"TestHarness ldut fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8342,"TestHarness ldut fpga axi4yank QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+8343,"TestHarness ldut fpga axi4yank QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+18681,"TestHarness ldut fpga axi4yank QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8344,"TestHarness ldut fpga axi4yank QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+8345,"TestHarness ldut fpga axi4yank QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+8346,"TestHarness ldut fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8347,"TestHarness ldut fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8348,"TestHarness ldut fpga axi4yank QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+8349,"TestHarness ldut fpga axi4yank QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+18682,"TestHarness ldut fpga axi4yank QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8350,"TestHarness ldut fpga axi4yank QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+8351,"TestHarness ldut fpga axi4yank QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+8352,"TestHarness ldut fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8353,"TestHarness ldut fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8354,"TestHarness ldut fpga axi4yank QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+8355,"TestHarness ldut fpga axi4yank QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+18683,"TestHarness ldut fpga axi4yank QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8356,"TestHarness ldut fpga axi4yank QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+8357,"TestHarness ldut fpga axi4yank QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+8358,"TestHarness ldut fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8359,"TestHarness ldut fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8360,"TestHarness ldut fpga axi4yank QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+8361,"TestHarness ldut fpga axi4yank QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+18684,"TestHarness ldut fpga axi4yank QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8362,"TestHarness ldut fpga axi4yank QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+8363,"TestHarness ldut fpga axi4yank QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+8364,"TestHarness ldut fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8365,"TestHarness ldut fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8366,"TestHarness ldut fpga axi4yank QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+8367,"TestHarness ldut fpga axi4yank QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+18685,"TestHarness ldut fpga axi4yank QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8368,"TestHarness ldut fpga axi4yank QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+8369,"TestHarness ldut fpga axi4yank QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+8370,"TestHarness ldut fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8371,"TestHarness ldut fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8372,"TestHarness ldut fpga axi4yank QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+8373,"TestHarness ldut fpga axi4yank QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+18686,"TestHarness ldut fpga axi4yank QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8374,"TestHarness ldut fpga axi4yank QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+8375,"TestHarness ldut fpga axi4yank QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+8376,"TestHarness ldut fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8377,"TestHarness ldut fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8378,"TestHarness ldut fpga axi4yank QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+8379,"TestHarness ldut fpga axi4yank QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+18687,"TestHarness ldut fpga axi4yank QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8380,"TestHarness ldut fpga axi4yank QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+8381,"TestHarness ldut fpga axi4yank QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+8382,"TestHarness ldut fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8383,"TestHarness ldut fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8384,"TestHarness ldut fpga axi4yank QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+8385,"TestHarness ldut fpga axi4yank QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+18688,"TestHarness ldut fpga axi4yank QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8386,"TestHarness ldut fpga axi4yank QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+8387,"TestHarness ldut fpga axi4yank QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+8388,"TestHarness ldut fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8389,"TestHarness ldut fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8390,"TestHarness ldut fpga axi4yank QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+8391,"TestHarness ldut fpga axi4yank QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+18689,"TestHarness ldut fpga axi4yank QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8392,"TestHarness ldut fpga axi4yank QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+8393,"TestHarness ldut fpga axi4yank QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+8394,"TestHarness ldut fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8395,"TestHarness ldut fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8396,"TestHarness ldut fpga axi4yank QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+8397,"TestHarness ldut fpga axi4yank QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+18690,"TestHarness ldut fpga axi4yank QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8398,"TestHarness ldut fpga axi4yank QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+8399,"TestHarness ldut fpga axi4yank QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+8400,"TestHarness ldut fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8401,"TestHarness ldut fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8402,"TestHarness ldut fpga axi4yank QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+8403,"TestHarness ldut fpga axi4yank QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+18691,"TestHarness ldut fpga axi4yank QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8404,"TestHarness ldut fpga axi4yank QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+8405,"TestHarness ldut fpga axi4yank QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+8406,"TestHarness ldut fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8407,"TestHarness ldut fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8408,"TestHarness ldut fpga axi4yank QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+8409,"TestHarness ldut fpga axi4yank QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+18692,"TestHarness ldut fpga axi4yank QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8410,"TestHarness ldut fpga axi4yank QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+8411,"TestHarness ldut fpga axi4yank QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+8412,"TestHarness ldut fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8413,"TestHarness ldut fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8414,"TestHarness ldut fpga axi4yank QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+8415,"TestHarness ldut fpga axi4yank QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+18693,"TestHarness ldut fpga axi4yank QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8416,"TestHarness ldut fpga axi4yank QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+8417,"TestHarness ldut fpga axi4yank QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+8418,"TestHarness ldut fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8419,"TestHarness ldut fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8420,"TestHarness ldut fpga axi4yank QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+8421,"TestHarness ldut fpga axi4yank QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+18694,"TestHarness ldut fpga axi4yank QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8422,"TestHarness ldut fpga axi4yank QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+8423,"TestHarness ldut fpga axi4yank QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+8424,"TestHarness ldut fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8425,"TestHarness ldut fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8426,"TestHarness ldut fpga axi4yank QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+8427,"TestHarness ldut fpga axi4yank QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+18695,"TestHarness ldut fpga axi4yank QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8428,"TestHarness ldut fpga axi4yank QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+8429,"TestHarness ldut fpga axi4yank QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+8430,"TestHarness ldut fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8431,"TestHarness ldut fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8432,"TestHarness ldut fpga axi4yank QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+8433,"TestHarness ldut fpga axi4yank QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+18696,"TestHarness ldut fpga axi4yank QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8434,"TestHarness ldut fpga axi4yank QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+8435,"TestHarness ldut fpga axi4yank QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+8436,"TestHarness ldut fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8437,"TestHarness ldut fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8438,"TestHarness ldut fpga axi4yank QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+8439,"TestHarness ldut fpga axi4yank QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+18697,"TestHarness ldut fpga axi4yank QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8440,"TestHarness ldut fpga axi4yank QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+8441,"TestHarness ldut fpga axi4yank QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+8442,"TestHarness ldut fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8443,"TestHarness ldut fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8444,"TestHarness ldut fpga axi4yank QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+8445,"TestHarness ldut fpga axi4yank QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+18698,"TestHarness ldut fpga axi4yank QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8446,"TestHarness ldut fpga axi4yank QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+8447,"TestHarness ldut fpga axi4yank QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+8448,"TestHarness ldut fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8449,"TestHarness ldut fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8450,"TestHarness ldut fpga axi4yank QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+8451,"TestHarness ldut fpga axi4yank QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+18699,"TestHarness ldut fpga axi4yank QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8452,"TestHarness ldut fpga axi4yank QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+8453,"TestHarness ldut fpga axi4yank QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+8454,"TestHarness ldut fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8455,"TestHarness ldut fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8456,"TestHarness ldut fpga axi4yank QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+8457,"TestHarness ldut fpga axi4yank QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+18700,"TestHarness ldut fpga axi4yank QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8458,"TestHarness ldut fpga axi4yank QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+8459,"TestHarness ldut fpga axi4yank QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+8460,"TestHarness ldut fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8461,"TestHarness ldut fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8462,"TestHarness ldut fpga axi4yank QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+8463,"TestHarness ldut fpga axi4yank QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+18701,"TestHarness ldut fpga axi4yank QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8464,"TestHarness ldut fpga axi4yank QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+8465,"TestHarness ldut fpga axi4yank QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+8466,"TestHarness ldut fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8467,"TestHarness ldut fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8468,"TestHarness ldut fpga axi4yank QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+8469,"TestHarness ldut fpga axi4yank QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+18702,"TestHarness ldut fpga axi4yank QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8470,"TestHarness ldut fpga axi4yank QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+8471,"TestHarness ldut fpga axi4yank QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+8472,"TestHarness ldut fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8473,"TestHarness ldut fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8474,"TestHarness ldut fpga axi4yank QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+8475,"TestHarness ldut fpga axi4yank QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+18703,"TestHarness ldut fpga axi4yank QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8476,"TestHarness ldut fpga axi4yank QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+8477,"TestHarness ldut fpga axi4yank QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+8478,"TestHarness ldut fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8479,"TestHarness ldut fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8480,"TestHarness ldut fpga axi4yank QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+8481,"TestHarness ldut fpga axi4yank QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+18704,"TestHarness ldut fpga axi4yank QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8482,"TestHarness ldut fpga axi4yank QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+8483,"TestHarness ldut fpga axi4yank QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+8484,"TestHarness ldut fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8485,"TestHarness ldut fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8486,"TestHarness ldut fpga axi4yank QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+8487,"TestHarness ldut fpga axi4yank QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+18705,"TestHarness ldut fpga axi4yank QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8488,"TestHarness ldut fpga axi4yank QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+8489,"TestHarness ldut fpga axi4yank QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+8490,"TestHarness ldut fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8491,"TestHarness ldut fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8492,"TestHarness ldut fpga axi4yank QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+8493,"TestHarness ldut fpga axi4yank QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+18706,"TestHarness ldut fpga axi4yank QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8494,"TestHarness ldut fpga axi4yank QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+8495,"TestHarness ldut fpga axi4yank QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+8496,"TestHarness ldut fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8497,"TestHarness ldut fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8498,"TestHarness ldut fpga axi4yank QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+8499,"TestHarness ldut fpga axi4yank QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+18707,"TestHarness ldut fpga axi4yank QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8500,"TestHarness ldut fpga axi4yank QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+8501,"TestHarness ldut fpga axi4yank QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+8502,"TestHarness ldut fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8503,"TestHarness ldut fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8504,"TestHarness ldut fpga axi4yank QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+18708,"TestHarness ldut fpga axi4yank arsel_0", false,-1);
        tracep->declBit(c+18709,"TestHarness ldut fpga axi4yank arsel_1", false,-1);
        tracep->declBit(c+18710,"TestHarness ldut fpga axi4yank arsel_2", false,-1);
        tracep->declBit(c+18711,"TestHarness ldut fpga axi4yank arsel_3", false,-1);
        tracep->declBit(c+18712,"TestHarness ldut fpga axi4yank arsel_4", false,-1);
        tracep->declBit(c+18713,"TestHarness ldut fpga axi4yank arsel_5", false,-1);
        tracep->declBit(c+18714,"TestHarness ldut fpga axi4yank arsel_6", false,-1);
        tracep->declBit(c+18715,"TestHarness ldut fpga axi4yank arsel_7", false,-1);
        tracep->declBit(c+18716,"TestHarness ldut fpga axi4yank arsel_8", false,-1);
        tracep->declBit(c+18717,"TestHarness ldut fpga axi4yank arsel_9", false,-1);
        tracep->declBit(c+18718,"TestHarness ldut fpga axi4yank arsel_10", false,-1);
        tracep->declBit(c+18719,"TestHarness ldut fpga axi4yank arsel_11", false,-1);
        tracep->declBit(c+18720,"TestHarness ldut fpga axi4yank arsel_12", false,-1);
        tracep->declBit(c+18721,"TestHarness ldut fpga axi4yank arsel_13", false,-1);
        tracep->declBit(c+18722,"TestHarness ldut fpga axi4yank arsel_14", false,-1);
        tracep->declBit(c+18723,"TestHarness ldut fpga axi4yank arsel_15", false,-1);
        tracep->declBit(c+8505,"TestHarness ldut fpga axi4yank rsel_0", false,-1);
        tracep->declBit(c+8506,"TestHarness ldut fpga axi4yank rsel_1", false,-1);
        tracep->declBit(c+8507,"TestHarness ldut fpga axi4yank rsel_2", false,-1);
        tracep->declBit(c+8508,"TestHarness ldut fpga axi4yank rsel_3", false,-1);
        tracep->declBit(c+8509,"TestHarness ldut fpga axi4yank rsel_4", false,-1);
        tracep->declBit(c+8510,"TestHarness ldut fpga axi4yank rsel_5", false,-1);
        tracep->declBit(c+8511,"TestHarness ldut fpga axi4yank rsel_6", false,-1);
        tracep->declBit(c+8512,"TestHarness ldut fpga axi4yank rsel_7", false,-1);
        tracep->declBit(c+8513,"TestHarness ldut fpga axi4yank rsel_8", false,-1);
        tracep->declBit(c+8514,"TestHarness ldut fpga axi4yank rsel_9", false,-1);
        tracep->declBit(c+8515,"TestHarness ldut fpga axi4yank rsel_10", false,-1);
        tracep->declBit(c+8516,"TestHarness ldut fpga axi4yank rsel_11", false,-1);
        tracep->declBit(c+8517,"TestHarness ldut fpga axi4yank rsel_12", false,-1);
        tracep->declBit(c+8518,"TestHarness ldut fpga axi4yank rsel_13", false,-1);
        tracep->declBit(c+8519,"TestHarness ldut fpga axi4yank rsel_14", false,-1);
        tracep->declBit(c+8520,"TestHarness ldut fpga axi4yank rsel_15", false,-1);
        tracep->declBit(c+18708,"TestHarness ldut fpga axi4yank awsel_0", false,-1);
        tracep->declBit(c+18709,"TestHarness ldut fpga axi4yank awsel_1", false,-1);
        tracep->declBit(c+18710,"TestHarness ldut fpga axi4yank awsel_2", false,-1);
        tracep->declBit(c+18711,"TestHarness ldut fpga axi4yank awsel_3", false,-1);
        tracep->declBit(c+18712,"TestHarness ldut fpga axi4yank awsel_4", false,-1);
        tracep->declBit(c+18713,"TestHarness ldut fpga axi4yank awsel_5", false,-1);
        tracep->declBit(c+18714,"TestHarness ldut fpga axi4yank awsel_6", false,-1);
        tracep->declBit(c+18715,"TestHarness ldut fpga axi4yank awsel_7", false,-1);
        tracep->declBit(c+18716,"TestHarness ldut fpga axi4yank awsel_8", false,-1);
        tracep->declBit(c+18717,"TestHarness ldut fpga axi4yank awsel_9", false,-1);
        tracep->declBit(c+18718,"TestHarness ldut fpga axi4yank awsel_10", false,-1);
        tracep->declBit(c+18719,"TestHarness ldut fpga axi4yank awsel_11", false,-1);
        tracep->declBit(c+18720,"TestHarness ldut fpga axi4yank awsel_12", false,-1);
        tracep->declBit(c+18721,"TestHarness ldut fpga axi4yank awsel_13", false,-1);
        tracep->declBit(c+18722,"TestHarness ldut fpga axi4yank awsel_14", false,-1);
        tracep->declBit(c+18723,"TestHarness ldut fpga axi4yank awsel_15", false,-1);
        tracep->declBit(c+8521,"TestHarness ldut fpga axi4yank bsel_0", false,-1);
        tracep->declBit(c+8522,"TestHarness ldut fpga axi4yank bsel_1", false,-1);
        tracep->declBit(c+8523,"TestHarness ldut fpga axi4yank bsel_2", false,-1);
        tracep->declBit(c+8524,"TestHarness ldut fpga axi4yank bsel_3", false,-1);
        tracep->declBit(c+8525,"TestHarness ldut fpga axi4yank bsel_4", false,-1);
        tracep->declBit(c+8526,"TestHarness ldut fpga axi4yank bsel_5", false,-1);
        tracep->declBit(c+8527,"TestHarness ldut fpga axi4yank bsel_6", false,-1);
        tracep->declBit(c+8528,"TestHarness ldut fpga axi4yank bsel_7", false,-1);
        tracep->declBit(c+8529,"TestHarness ldut fpga axi4yank bsel_8", false,-1);
        tracep->declBit(c+8530,"TestHarness ldut fpga axi4yank bsel_9", false,-1);
        tracep->declBit(c+8531,"TestHarness ldut fpga axi4yank bsel_10", false,-1);
        tracep->declBit(c+8532,"TestHarness ldut fpga axi4yank bsel_11", false,-1);
        tracep->declBit(c+8533,"TestHarness ldut fpga axi4yank bsel_12", false,-1);
        tracep->declBit(c+8534,"TestHarness ldut fpga axi4yank bsel_13", false,-1);
        tracep->declBit(c+8535,"TestHarness ldut fpga axi4yank bsel_14", false,-1);
        tracep->declBit(c+8536,"TestHarness ldut fpga axi4yank bsel_15", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+8313,"TestHarness ldut fpga axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+18676,"TestHarness ldut fpga axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8314,"TestHarness ldut fpga axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+8315,"TestHarness ldut fpga axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+8316,"TestHarness ldut fpga axi4yank QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8317,"TestHarness ldut fpga axi4yank QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8318,"TestHarness ldut fpga axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8537+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8316,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8554,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8555,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16508,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8556+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8317,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8554,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8555,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16508,"TestHarness ldut fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+8573+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8318,"TestHarness ldut fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8554,"TestHarness ldut fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+8555,"TestHarness ldut fpga axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16508,"TestHarness ldut fpga axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+8555,"TestHarness ldut fpga axi4yank QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+8554,"TestHarness ldut fpga axi4yank QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+8590,"TestHarness ldut fpga axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+8591,"TestHarness ldut fpga axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+8592,"TestHarness ldut fpga axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+8593,"TestHarness ldut fpga axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+18724,"TestHarness ldut fpga axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+8594,"TestHarness ldut fpga axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+8595,"TestHarness ldut fpga axi4yank QueueCompatibility wrap", false,-1);
        tracep->declBit(c+8596,"TestHarness ldut fpga axi4yank QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+8319,"TestHarness ldut fpga axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+18677,"TestHarness ldut fpga axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8320,"TestHarness ldut fpga axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+8321,"TestHarness ldut fpga axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+8322,"TestHarness ldut fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8323,"TestHarness ldut fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8324,"TestHarness ldut fpga axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8597+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8322,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8614,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8615,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16509,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8616+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8323,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8614,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8615,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16509,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+8633+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8324,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8614,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+8615,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16509,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+8615,"TestHarness ldut fpga axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+8614,"TestHarness ldut fpga axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+8650,"TestHarness ldut fpga axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+8651,"TestHarness ldut fpga axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+8652,"TestHarness ldut fpga axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+8653,"TestHarness ldut fpga axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+18725,"TestHarness ldut fpga axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+8654,"TestHarness ldut fpga axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+8655,"TestHarness ldut fpga axi4yank QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+8656,"TestHarness ldut fpga axi4yank QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+8325,"TestHarness ldut fpga axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+18678,"TestHarness ldut fpga axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8326,"TestHarness ldut fpga axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+8327,"TestHarness ldut fpga axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+8328,"TestHarness ldut fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8329,"TestHarness ldut fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8330,"TestHarness ldut fpga axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8657+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8328,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8674,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8675,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16510,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8676+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8329,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8674,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8675,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16510,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+8693+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8330,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8674,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+8675,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16510,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+8675,"TestHarness ldut fpga axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+8674,"TestHarness ldut fpga axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+8710,"TestHarness ldut fpga axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+8711,"TestHarness ldut fpga axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+8712,"TestHarness ldut fpga axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+8713,"TestHarness ldut fpga axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+18726,"TestHarness ldut fpga axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+8714,"TestHarness ldut fpga axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+8715,"TestHarness ldut fpga axi4yank QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+8716,"TestHarness ldut fpga axi4yank QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+8331,"TestHarness ldut fpga axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+18679,"TestHarness ldut fpga axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8332,"TestHarness ldut fpga axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+8333,"TestHarness ldut fpga axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+8334,"TestHarness ldut fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8335,"TestHarness ldut fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8336,"TestHarness ldut fpga axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8717+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8334,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8734,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8735,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16511,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8736+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8335,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8734,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8735,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16511,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+8753+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8336,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8734,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+8735,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16511,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+8735,"TestHarness ldut fpga axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+8734,"TestHarness ldut fpga axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+8770,"TestHarness ldut fpga axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+8771,"TestHarness ldut fpga axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+8772,"TestHarness ldut fpga axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+8773,"TestHarness ldut fpga axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+18727,"TestHarness ldut fpga axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+8774,"TestHarness ldut fpga axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+8775,"TestHarness ldut fpga axi4yank QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+8776,"TestHarness ldut fpga axi4yank QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+8337,"TestHarness ldut fpga axi4yank QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+18680,"TestHarness ldut fpga axi4yank QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8338,"TestHarness ldut fpga axi4yank QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+8339,"TestHarness ldut fpga axi4yank QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+8340,"TestHarness ldut fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8341,"TestHarness ldut fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8342,"TestHarness ldut fpga axi4yank QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8777+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8340,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8794,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8795,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16512,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8796+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8341,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8794,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8795,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16512,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+8813+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8342,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8794,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+8795,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16512,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+8795,"TestHarness ldut fpga axi4yank QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+8794,"TestHarness ldut fpga axi4yank QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+8830,"TestHarness ldut fpga axi4yank QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+8831,"TestHarness ldut fpga axi4yank QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+8832,"TestHarness ldut fpga axi4yank QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+8833,"TestHarness ldut fpga axi4yank QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+18728,"TestHarness ldut fpga axi4yank QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+8834,"TestHarness ldut fpga axi4yank QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+8835,"TestHarness ldut fpga axi4yank QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+8836,"TestHarness ldut fpga axi4yank QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+8343,"TestHarness ldut fpga axi4yank QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+18681,"TestHarness ldut fpga axi4yank QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8344,"TestHarness ldut fpga axi4yank QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+8345,"TestHarness ldut fpga axi4yank QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+8346,"TestHarness ldut fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8347,"TestHarness ldut fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8348,"TestHarness ldut fpga axi4yank QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8837+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8346,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8854,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8855,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16513,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8856+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8347,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8854,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8855,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16513,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+8873+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8348,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8854,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+8855,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16513,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+8855,"TestHarness ldut fpga axi4yank QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+8854,"TestHarness ldut fpga axi4yank QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+8890,"TestHarness ldut fpga axi4yank QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+8891,"TestHarness ldut fpga axi4yank QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+8892,"TestHarness ldut fpga axi4yank QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+8893,"TestHarness ldut fpga axi4yank QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+18729,"TestHarness ldut fpga axi4yank QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+8894,"TestHarness ldut fpga axi4yank QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+8895,"TestHarness ldut fpga axi4yank QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+8896,"TestHarness ldut fpga axi4yank QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+8349,"TestHarness ldut fpga axi4yank QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+18682,"TestHarness ldut fpga axi4yank QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8350,"TestHarness ldut fpga axi4yank QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+8351,"TestHarness ldut fpga axi4yank QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+8352,"TestHarness ldut fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8353,"TestHarness ldut fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8354,"TestHarness ldut fpga axi4yank QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8897+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8352,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8914,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+8915,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16514,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8916+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8353,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8914,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+8915,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16514,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+8933+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8354,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8914,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+8915,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16514,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+8915,"TestHarness ldut fpga axi4yank QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+8914,"TestHarness ldut fpga axi4yank QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+8950,"TestHarness ldut fpga axi4yank QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+8951,"TestHarness ldut fpga axi4yank QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+8952,"TestHarness ldut fpga axi4yank QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+8953,"TestHarness ldut fpga axi4yank QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+18730,"TestHarness ldut fpga axi4yank QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+8954,"TestHarness ldut fpga axi4yank QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+8955,"TestHarness ldut fpga axi4yank QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+8956,"TestHarness ldut fpga axi4yank QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+8355,"TestHarness ldut fpga axi4yank QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+18683,"TestHarness ldut fpga axi4yank QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8356,"TestHarness ldut fpga axi4yank QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+8357,"TestHarness ldut fpga axi4yank QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+8358,"TestHarness ldut fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8359,"TestHarness ldut fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8360,"TestHarness ldut fpga axi4yank QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8957+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8358,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16515,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8958+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8359,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16515,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8959+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8360,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16515,"TestHarness ldut fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8357,"TestHarness ldut fpga axi4yank QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+8355,"TestHarness ldut fpga axi4yank QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+18731,"TestHarness ldut fpga axi4yank QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+8960,"TestHarness ldut fpga axi4yank QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+8361,"TestHarness ldut fpga axi4yank QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+18684,"TestHarness ldut fpga axi4yank QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8362,"TestHarness ldut fpga axi4yank QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+8363,"TestHarness ldut fpga axi4yank QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+8364,"TestHarness ldut fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8365,"TestHarness ldut fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8366,"TestHarness ldut fpga axi4yank QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8961+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8364,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16516,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8962+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8365,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16516,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8963+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8366,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16516,"TestHarness ldut fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8363,"TestHarness ldut fpga axi4yank QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+8361,"TestHarness ldut fpga axi4yank QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+18732,"TestHarness ldut fpga axi4yank QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+8964,"TestHarness ldut fpga axi4yank QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+8367,"TestHarness ldut fpga axi4yank QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+18685,"TestHarness ldut fpga axi4yank QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8368,"TestHarness ldut fpga axi4yank QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+8369,"TestHarness ldut fpga axi4yank QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+8370,"TestHarness ldut fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8371,"TestHarness ldut fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8372,"TestHarness ldut fpga axi4yank QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8965+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8370,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16517,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8966+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8371,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16517,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8967+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8372,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16517,"TestHarness ldut fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8369,"TestHarness ldut fpga axi4yank QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+8367,"TestHarness ldut fpga axi4yank QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+18733,"TestHarness ldut fpga axi4yank QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+8968,"TestHarness ldut fpga axi4yank QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+8373,"TestHarness ldut fpga axi4yank QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+18686,"TestHarness ldut fpga axi4yank QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8374,"TestHarness ldut fpga axi4yank QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+8375,"TestHarness ldut fpga axi4yank QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+8376,"TestHarness ldut fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8377,"TestHarness ldut fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8378,"TestHarness ldut fpga axi4yank QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8969+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8376,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16518,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8970+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8377,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16518,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8971+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8378,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16518,"TestHarness ldut fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8375,"TestHarness ldut fpga axi4yank QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+8373,"TestHarness ldut fpga axi4yank QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+18734,"TestHarness ldut fpga axi4yank QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+8972,"TestHarness ldut fpga axi4yank QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+8379,"TestHarness ldut fpga axi4yank QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+18687,"TestHarness ldut fpga axi4yank QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8380,"TestHarness ldut fpga axi4yank QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+8381,"TestHarness ldut fpga axi4yank QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+8382,"TestHarness ldut fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8383,"TestHarness ldut fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8384,"TestHarness ldut fpga axi4yank QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8973+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8382,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16519,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8974+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8383,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16519,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8975+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8384,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16519,"TestHarness ldut fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8381,"TestHarness ldut fpga axi4yank QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+8379,"TestHarness ldut fpga axi4yank QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+18735,"TestHarness ldut fpga axi4yank QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+8976,"TestHarness ldut fpga axi4yank QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+8385,"TestHarness ldut fpga axi4yank QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+18688,"TestHarness ldut fpga axi4yank QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8386,"TestHarness ldut fpga axi4yank QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+8387,"TestHarness ldut fpga axi4yank QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+8388,"TestHarness ldut fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8389,"TestHarness ldut fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8390,"TestHarness ldut fpga axi4yank QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8977+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8388,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16520,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8978+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8389,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16520,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8979+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8390,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16520,"TestHarness ldut fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8387,"TestHarness ldut fpga axi4yank QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+8385,"TestHarness ldut fpga axi4yank QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+18736,"TestHarness ldut fpga axi4yank QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+8980,"TestHarness ldut fpga axi4yank QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+8391,"TestHarness ldut fpga axi4yank QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+18689,"TestHarness ldut fpga axi4yank QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8392,"TestHarness ldut fpga axi4yank QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+8393,"TestHarness ldut fpga axi4yank QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+8394,"TestHarness ldut fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8395,"TestHarness ldut fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8396,"TestHarness ldut fpga axi4yank QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8981+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8394,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16521,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8982+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8395,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16521,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8983+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8396,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16521,"TestHarness ldut fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8393,"TestHarness ldut fpga axi4yank QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+8391,"TestHarness ldut fpga axi4yank QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+18737,"TestHarness ldut fpga axi4yank QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+8984,"TestHarness ldut fpga axi4yank QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+8397,"TestHarness ldut fpga axi4yank QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+18690,"TestHarness ldut fpga axi4yank QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8398,"TestHarness ldut fpga axi4yank QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+8399,"TestHarness ldut fpga axi4yank QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+8400,"TestHarness ldut fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8401,"TestHarness ldut fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8402,"TestHarness ldut fpga axi4yank QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8985+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8400,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16522,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8986+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8401,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16522,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8987+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8402,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16522,"TestHarness ldut fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8399,"TestHarness ldut fpga axi4yank QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+8397,"TestHarness ldut fpga axi4yank QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+18738,"TestHarness ldut fpga axi4yank QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+8988,"TestHarness ldut fpga axi4yank QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+8403,"TestHarness ldut fpga axi4yank QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+18691,"TestHarness ldut fpga axi4yank QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8404,"TestHarness ldut fpga axi4yank QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+8405,"TestHarness ldut fpga axi4yank QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+8406,"TestHarness ldut fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8407,"TestHarness ldut fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8408,"TestHarness ldut fpga axi4yank QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8989+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8406,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16523,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8990+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8407,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16523,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8991+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8408,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16523,"TestHarness ldut fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8405,"TestHarness ldut fpga axi4yank QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+8403,"TestHarness ldut fpga axi4yank QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+18739,"TestHarness ldut fpga axi4yank QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+8992,"TestHarness ldut fpga axi4yank QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+8409,"TestHarness ldut fpga axi4yank QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+18692,"TestHarness ldut fpga axi4yank QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8410,"TestHarness ldut fpga axi4yank QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+8411,"TestHarness ldut fpga axi4yank QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+8412,"TestHarness ldut fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8413,"TestHarness ldut fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8414,"TestHarness ldut fpga axi4yank QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+8993+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8412,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9010,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9011,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16524,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9012+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8413,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9010,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9011,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16524,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+9029+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8414,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9010,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9011,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16524,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9011,"TestHarness ldut fpga axi4yank QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9010,"TestHarness ldut fpga axi4yank QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9046,"TestHarness ldut fpga axi4yank QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+9047,"TestHarness ldut fpga axi4yank QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+9048,"TestHarness ldut fpga axi4yank QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+9049,"TestHarness ldut fpga axi4yank QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+18740,"TestHarness ldut fpga axi4yank QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+9050,"TestHarness ldut fpga axi4yank QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+9051,"TestHarness ldut fpga axi4yank QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+9052,"TestHarness ldut fpga axi4yank QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+8415,"TestHarness ldut fpga axi4yank QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+18693,"TestHarness ldut fpga axi4yank QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8416,"TestHarness ldut fpga axi4yank QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+8417,"TestHarness ldut fpga axi4yank QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+8418,"TestHarness ldut fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8419,"TestHarness ldut fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8420,"TestHarness ldut fpga axi4yank QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9053+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8418,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9070,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9071,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16525,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9072+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8419,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9070,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9071,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16525,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+9089+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8420,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9070,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9071,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16525,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9071,"TestHarness ldut fpga axi4yank QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9070,"TestHarness ldut fpga axi4yank QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9106,"TestHarness ldut fpga axi4yank QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+9107,"TestHarness ldut fpga axi4yank QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+9108,"TestHarness ldut fpga axi4yank QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+9109,"TestHarness ldut fpga axi4yank QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+18741,"TestHarness ldut fpga axi4yank QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+9110,"TestHarness ldut fpga axi4yank QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+9111,"TestHarness ldut fpga axi4yank QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+9112,"TestHarness ldut fpga axi4yank QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+8421,"TestHarness ldut fpga axi4yank QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+18694,"TestHarness ldut fpga axi4yank QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8422,"TestHarness ldut fpga axi4yank QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+8423,"TestHarness ldut fpga axi4yank QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+8424,"TestHarness ldut fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8425,"TestHarness ldut fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8426,"TestHarness ldut fpga axi4yank QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9113+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8424,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9130,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9131,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16526,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9132+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8425,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9130,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9131,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16526,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+9149+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8426,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9130,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9131,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16526,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9131,"TestHarness ldut fpga axi4yank QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9130,"TestHarness ldut fpga axi4yank QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9166,"TestHarness ldut fpga axi4yank QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+9167,"TestHarness ldut fpga axi4yank QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+9168,"TestHarness ldut fpga axi4yank QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+9169,"TestHarness ldut fpga axi4yank QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+18742,"TestHarness ldut fpga axi4yank QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+9170,"TestHarness ldut fpga axi4yank QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+9171,"TestHarness ldut fpga axi4yank QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+9172,"TestHarness ldut fpga axi4yank QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+8427,"TestHarness ldut fpga axi4yank QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+18695,"TestHarness ldut fpga axi4yank QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8428,"TestHarness ldut fpga axi4yank QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+8429,"TestHarness ldut fpga axi4yank QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+8430,"TestHarness ldut fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8431,"TestHarness ldut fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8432,"TestHarness ldut fpga axi4yank QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9173+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8430,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9190,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9191,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16527,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9192+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8431,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9190,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9191,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16527,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+9209+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8432,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9190,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9191,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16527,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9191,"TestHarness ldut fpga axi4yank QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9190,"TestHarness ldut fpga axi4yank QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9226,"TestHarness ldut fpga axi4yank QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+9227,"TestHarness ldut fpga axi4yank QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+9228,"TestHarness ldut fpga axi4yank QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+9229,"TestHarness ldut fpga axi4yank QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+18743,"TestHarness ldut fpga axi4yank QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+9230,"TestHarness ldut fpga axi4yank QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+9231,"TestHarness ldut fpga axi4yank QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+9232,"TestHarness ldut fpga axi4yank QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+8433,"TestHarness ldut fpga axi4yank QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+18696,"TestHarness ldut fpga axi4yank QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8434,"TestHarness ldut fpga axi4yank QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+8435,"TestHarness ldut fpga axi4yank QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+8436,"TestHarness ldut fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8437,"TestHarness ldut fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8438,"TestHarness ldut fpga axi4yank QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9233+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8436,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9250,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9251,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16528,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9252+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8437,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9250,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9251,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16528,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+9269+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8438,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9250,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9251,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16528,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9251,"TestHarness ldut fpga axi4yank QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9250,"TestHarness ldut fpga axi4yank QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9286,"TestHarness ldut fpga axi4yank QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+9287,"TestHarness ldut fpga axi4yank QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+9288,"TestHarness ldut fpga axi4yank QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+9289,"TestHarness ldut fpga axi4yank QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+18744,"TestHarness ldut fpga axi4yank QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+9290,"TestHarness ldut fpga axi4yank QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+9291,"TestHarness ldut fpga axi4yank QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+9292,"TestHarness ldut fpga axi4yank QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+8439,"TestHarness ldut fpga axi4yank QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+18697,"TestHarness ldut fpga axi4yank QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8440,"TestHarness ldut fpga axi4yank QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+8441,"TestHarness ldut fpga axi4yank QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+8442,"TestHarness ldut fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8443,"TestHarness ldut fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8444,"TestHarness ldut fpga axi4yank QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9293+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8442,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9310,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9311,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16529,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9312+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8443,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9310,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9311,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16529,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+9329+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8444,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9310,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9311,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16529,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9311,"TestHarness ldut fpga axi4yank QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9310,"TestHarness ldut fpga axi4yank QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9346,"TestHarness ldut fpga axi4yank QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+9347,"TestHarness ldut fpga axi4yank QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+9348,"TestHarness ldut fpga axi4yank QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+9349,"TestHarness ldut fpga axi4yank QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+18745,"TestHarness ldut fpga axi4yank QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+9350,"TestHarness ldut fpga axi4yank QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+9351,"TestHarness ldut fpga axi4yank QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+9352,"TestHarness ldut fpga axi4yank QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+8445,"TestHarness ldut fpga axi4yank QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+18698,"TestHarness ldut fpga axi4yank QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8446,"TestHarness ldut fpga axi4yank QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+8447,"TestHarness ldut fpga axi4yank QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+8448,"TestHarness ldut fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8449,"TestHarness ldut fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8450,"TestHarness ldut fpga axi4yank QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9353+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8448,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9370,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9371,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16530,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9372+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8449,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9370,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9371,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16530,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+9389+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8450,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9370,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9371,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16530,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9371,"TestHarness ldut fpga axi4yank QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9370,"TestHarness ldut fpga axi4yank QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9406,"TestHarness ldut fpga axi4yank QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+9407,"TestHarness ldut fpga axi4yank QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+9408,"TestHarness ldut fpga axi4yank QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+9409,"TestHarness ldut fpga axi4yank QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+18746,"TestHarness ldut fpga axi4yank QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+9410,"TestHarness ldut fpga axi4yank QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+9411,"TestHarness ldut fpga axi4yank QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+9412,"TestHarness ldut fpga axi4yank QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+8451,"TestHarness ldut fpga axi4yank QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+18699,"TestHarness ldut fpga axi4yank QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8452,"TestHarness ldut fpga axi4yank QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+8453,"TestHarness ldut fpga axi4yank QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+8454,"TestHarness ldut fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8455,"TestHarness ldut fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8456,"TestHarness ldut fpga axi4yank QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9413+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8454,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16531,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9414+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8455,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16531,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9415+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8456,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16531,"TestHarness ldut fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8453,"TestHarness ldut fpga axi4yank QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+8451,"TestHarness ldut fpga axi4yank QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+18747,"TestHarness ldut fpga axi4yank QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+9416,"TestHarness ldut fpga axi4yank QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+8457,"TestHarness ldut fpga axi4yank QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+18700,"TestHarness ldut fpga axi4yank QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8458,"TestHarness ldut fpga axi4yank QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+8459,"TestHarness ldut fpga axi4yank QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+8460,"TestHarness ldut fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8461,"TestHarness ldut fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8462,"TestHarness ldut fpga axi4yank QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9417+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8460,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16532,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9418+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8461,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16532,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9419+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8462,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16532,"TestHarness ldut fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8459,"TestHarness ldut fpga axi4yank QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+8457,"TestHarness ldut fpga axi4yank QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+18748,"TestHarness ldut fpga axi4yank QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+9420,"TestHarness ldut fpga axi4yank QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+8463,"TestHarness ldut fpga axi4yank QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+18701,"TestHarness ldut fpga axi4yank QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8464,"TestHarness ldut fpga axi4yank QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+8465,"TestHarness ldut fpga axi4yank QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+8466,"TestHarness ldut fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8467,"TestHarness ldut fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8468,"TestHarness ldut fpga axi4yank QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9421+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8466,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16533,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9422+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8467,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16533,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9423+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8468,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16533,"TestHarness ldut fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8465,"TestHarness ldut fpga axi4yank QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+8463,"TestHarness ldut fpga axi4yank QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+18749,"TestHarness ldut fpga axi4yank QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+9424,"TestHarness ldut fpga axi4yank QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+8469,"TestHarness ldut fpga axi4yank QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+18702,"TestHarness ldut fpga axi4yank QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8470,"TestHarness ldut fpga axi4yank QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+8471,"TestHarness ldut fpga axi4yank QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+8472,"TestHarness ldut fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8473,"TestHarness ldut fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8474,"TestHarness ldut fpga axi4yank QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9425+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8472,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16534,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9426+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8473,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16534,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9427+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8474,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16534,"TestHarness ldut fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8471,"TestHarness ldut fpga axi4yank QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+8469,"TestHarness ldut fpga axi4yank QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+18750,"TestHarness ldut fpga axi4yank QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+9428,"TestHarness ldut fpga axi4yank QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+8475,"TestHarness ldut fpga axi4yank QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+18703,"TestHarness ldut fpga axi4yank QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8476,"TestHarness ldut fpga axi4yank QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+8477,"TestHarness ldut fpga axi4yank QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+8478,"TestHarness ldut fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8479,"TestHarness ldut fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8480,"TestHarness ldut fpga axi4yank QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9429+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8478,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16535,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9430+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8479,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16535,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9431+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8480,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16535,"TestHarness ldut fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8477,"TestHarness ldut fpga axi4yank QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+8475,"TestHarness ldut fpga axi4yank QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+18751,"TestHarness ldut fpga axi4yank QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+9432,"TestHarness ldut fpga axi4yank QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+8481,"TestHarness ldut fpga axi4yank QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+18704,"TestHarness ldut fpga axi4yank QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8482,"TestHarness ldut fpga axi4yank QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+8483,"TestHarness ldut fpga axi4yank QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+8484,"TestHarness ldut fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8485,"TestHarness ldut fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8486,"TestHarness ldut fpga axi4yank QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9433+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8484,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16536,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9434+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8485,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16536,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9435+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8486,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16536,"TestHarness ldut fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8483,"TestHarness ldut fpga axi4yank QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+8481,"TestHarness ldut fpga axi4yank QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+18752,"TestHarness ldut fpga axi4yank QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+9436,"TestHarness ldut fpga axi4yank QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+8487,"TestHarness ldut fpga axi4yank QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+18705,"TestHarness ldut fpga axi4yank QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8488,"TestHarness ldut fpga axi4yank QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+8489,"TestHarness ldut fpga axi4yank QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+8490,"TestHarness ldut fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8491,"TestHarness ldut fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8492,"TestHarness ldut fpga axi4yank QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9437+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8490,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16537,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9438+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8491,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16537,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9439+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8492,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16537,"TestHarness ldut fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8489,"TestHarness ldut fpga axi4yank QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+8487,"TestHarness ldut fpga axi4yank QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+18753,"TestHarness ldut fpga axi4yank QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+9440,"TestHarness ldut fpga axi4yank QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+8493,"TestHarness ldut fpga axi4yank QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+18706,"TestHarness ldut fpga axi4yank QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8494,"TestHarness ldut fpga axi4yank QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+8495,"TestHarness ldut fpga axi4yank QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+8496,"TestHarness ldut fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8497,"TestHarness ldut fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8498,"TestHarness ldut fpga axi4yank QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9441+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8496,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16538,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9442+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8497,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16538,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9443+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8498,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16538,"TestHarness ldut fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8495,"TestHarness ldut fpga axi4yank QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+8493,"TestHarness ldut fpga axi4yank QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+18754,"TestHarness ldut fpga axi4yank QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+9444,"TestHarness ldut fpga axi4yank QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+8499,"TestHarness ldut fpga axi4yank QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+18707,"TestHarness ldut fpga axi4yank QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+8500,"TestHarness ldut fpga axi4yank QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+8501,"TestHarness ldut fpga axi4yank QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+8502,"TestHarness ldut fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8503,"TestHarness ldut fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8504,"TestHarness ldut fpga axi4yank QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9445+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8502,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16539,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9446+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8503,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16539,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9447+i*1,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+8504,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16539,"TestHarness ldut fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8501,"TestHarness ldut fpga axi4yank QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+8499,"TestHarness ldut fpga axi4yank QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+18755,"TestHarness ldut fpga axi4yank QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+9448,"TestHarness ldut fpga axi4yank QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+16272,"TestHarness ldut fpga axi4index auto_in_awready", false,-1);
        tracep->declBit(c+18464,"TestHarness ldut fpga axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+18469,"TestHarness ldut fpga axi4index auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4index auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4index auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1123,"TestHarness ldut fpga axi4index auto_in_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga axi4index auto_in_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+6092,"TestHarness ldut fpga axi4index auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+6086,"TestHarness ldut fpga axi4index auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6087,"TestHarness ldut fpga axi4index auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16273,"TestHarness ldut fpga axi4index auto_in_arready", false,-1);
        tracep->declBit(c+18468,"TestHarness ldut fpga axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+18469,"TestHarness ldut fpga axi4index auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4index auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4index auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1129,"TestHarness ldut fpga axi4index auto_in_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+6093,"TestHarness ldut fpga axi4index auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+6089,"TestHarness ldut fpga axi4index auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6090,"TestHarness ldut fpga axi4index auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1135,"TestHarness ldut fpga axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+16272,"TestHarness ldut fpga axi4index auto_out_awready", false,-1);
        tracep->declBit(c+18464,"TestHarness ldut fpga axi4index auto_out_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4index auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4index auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4index auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4index auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+1123,"TestHarness ldut fpga axi4index auto_out_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga axi4index auto_out_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga axi4index auto_out_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut fpga axi4index auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+6086,"TestHarness ldut fpga axi4index auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6087,"TestHarness ldut fpga axi4index auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6088,"TestHarness ldut fpga axi4index auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16273,"TestHarness ldut fpga axi4index auto_out_arready", false,-1);
        tracep->declBit(c+18468,"TestHarness ldut fpga axi4index auto_out_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4index auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4index auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4index auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4index auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+1129,"TestHarness ldut fpga axi4index auto_out_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga axi4index auto_out_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut fpga axi4index auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+6089,"TestHarness ldut fpga axi4index auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6090,"TestHarness ldut fpga axi4index auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6091,"TestHarness ldut fpga axi4index auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+1135,"TestHarness ldut fpga axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4 reset", false,-1);
        tracep->declBit(c+18441,"TestHarness ldut fpga tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+18442,"TestHarness ldut fpga tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6044,"TestHarness ldut fpga tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+6045,"TestHarness ldut fpga tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+6046,"TestHarness ldut fpga tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6047,"TestHarness ldut fpga tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6048,"TestHarness ldut fpga tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6049,"TestHarness ldut fpga tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+1132,"TestHarness ldut fpga tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6050,"TestHarness ldut fpga tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16272,"TestHarness ldut fpga tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+18464,"TestHarness ldut fpga tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+18469,"TestHarness ldut fpga tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1123,"TestHarness ldut fpga tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+6092,"TestHarness ldut fpga tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+6086,"TestHarness ldut fpga tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6087,"TestHarness ldut fpga tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16273,"TestHarness ldut fpga tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+18468,"TestHarness ldut fpga tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+18469,"TestHarness ldut fpga tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1129,"TestHarness ldut fpga tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+6093,"TestHarness ldut fpga tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+6089,"TestHarness ldut fpga tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6090,"TestHarness ldut fpga tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1135,"TestHarness ldut fpga tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+18756,"TestHarness ldut fpga tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18442,"TestHarness ldut fpga tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6044,"TestHarness ldut fpga tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+9449,"TestHarness ldut fpga tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+6046,"TestHarness ldut fpga tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9450,"TestHarness ldut fpga tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9451,"TestHarness ldut fpga tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+9452,"TestHarness ldut fpga tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9453,"TestHarness ldut fpga tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+9454,"TestHarness ldut fpga tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+18757,"TestHarness ldut fpga tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+18433,"TestHarness ldut fpga tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18758,"TestHarness ldut fpga tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+1123,"TestHarness ldut fpga tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+9455,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+18759,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+18760,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18761,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18762,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18763,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18556,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+18764,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+18765,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+18469,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18766,"TestHarness ldut fpga tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+18556,"TestHarness ldut fpga tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+9456,"TestHarness ldut fpga tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+9457,"TestHarness ldut fpga tl2axi4 idle_6", false,-1);
        tracep->declBit(c+9458,"TestHarness ldut fpga tl2axi4 write_6", false,-1);
        tracep->declBit(c+16540,"TestHarness ldut fpga tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+18767,"TestHarness ldut fpga tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+9459,"TestHarness ldut fpga tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+9460,"TestHarness ldut fpga tl2axi4 idle_5", false,-1);
        tracep->declBit(c+9461,"TestHarness ldut fpga tl2axi4 write_5", false,-1);
        tracep->declBit(c+16541,"TestHarness ldut fpga tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+18768,"TestHarness ldut fpga tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+9462,"TestHarness ldut fpga tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+9463,"TestHarness ldut fpga tl2axi4 idle_4", false,-1);
        tracep->declBit(c+9464,"TestHarness ldut fpga tl2axi4 write_4", false,-1);
        tracep->declBit(c+16542,"TestHarness ldut fpga tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+18769,"TestHarness ldut fpga tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+9465,"TestHarness ldut fpga tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+9466,"TestHarness ldut fpga tl2axi4 idle_3", false,-1);
        tracep->declBit(c+9467,"TestHarness ldut fpga tl2axi4 write_3", false,-1);
        tracep->declBit(c+16543,"TestHarness ldut fpga tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+18770,"TestHarness ldut fpga tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+9468,"TestHarness ldut fpga tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+9469,"TestHarness ldut fpga tl2axi4 idle_2", false,-1);
        tracep->declBit(c+9470,"TestHarness ldut fpga tl2axi4 write_2", false,-1);
        tracep->declBit(c+16544,"TestHarness ldut fpga tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+18771,"TestHarness ldut fpga tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+9471,"TestHarness ldut fpga tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+9472,"TestHarness ldut fpga tl2axi4 idle_1", false,-1);
        tracep->declBit(c+9473,"TestHarness ldut fpga tl2axi4 write_1", false,-1);
        tracep->declBit(c+16545,"TestHarness ldut fpga tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+18772,"TestHarness ldut fpga tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+9474,"TestHarness ldut fpga tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+9475,"TestHarness ldut fpga tl2axi4 idle", false,-1);
        tracep->declBit(c+9476,"TestHarness ldut fpga tl2axi4 write", false,-1);
        tracep->declBit(c+16546,"TestHarness ldut fpga tl2axi4 mismatch", false,-1);
        tracep->declBit(c+18773,"TestHarness ldut fpga tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+9477,"TestHarness ldut fpga tl2axi4 count_23", false,-1);
        tracep->declBit(c+9478,"TestHarness ldut fpga tl2axi4 idle_22", false,-1);
        tracep->declBit(c+9479,"TestHarness ldut fpga tl2axi4 count_22", false,-1);
        tracep->declBit(c+9480,"TestHarness ldut fpga tl2axi4 idle_21", false,-1);
        tracep->declBit(c+9481,"TestHarness ldut fpga tl2axi4 count_21", false,-1);
        tracep->declBit(c+9482,"TestHarness ldut fpga tl2axi4 idle_20", false,-1);
        tracep->declBit(c+9483,"TestHarness ldut fpga tl2axi4 count_20", false,-1);
        tracep->declBit(c+9484,"TestHarness ldut fpga tl2axi4 idle_19", false,-1);
        tracep->declBit(c+9485,"TestHarness ldut fpga tl2axi4 count_19", false,-1);
        tracep->declBit(c+9486,"TestHarness ldut fpga tl2axi4 idle_18", false,-1);
        tracep->declBit(c+9487,"TestHarness ldut fpga tl2axi4 count_18", false,-1);
        tracep->declBit(c+9488,"TestHarness ldut fpga tl2axi4 idle_17", false,-1);
        tracep->declBit(c+9489,"TestHarness ldut fpga tl2axi4 count_17", false,-1);
        tracep->declBit(c+9490,"TestHarness ldut fpga tl2axi4 idle_16", false,-1);
        tracep->declBit(c+9491,"TestHarness ldut fpga tl2axi4 count_16", false,-1);
        tracep->declBit(c+9492,"TestHarness ldut fpga tl2axi4 idle_15", false,-1);
        tracep->declBit(c+9493,"TestHarness ldut fpga tl2axi4 count_15", false,-1);
        tracep->declBit(c+9494,"TestHarness ldut fpga tl2axi4 idle_14", false,-1);
        tracep->declBit(c+9495,"TestHarness ldut fpga tl2axi4 count_14", false,-1);
        tracep->declBit(c+9496,"TestHarness ldut fpga tl2axi4 idle_13", false,-1);
        tracep->declBit(c+9497,"TestHarness ldut fpga tl2axi4 count_13", false,-1);
        tracep->declBit(c+9498,"TestHarness ldut fpga tl2axi4 idle_12", false,-1);
        tracep->declBit(c+9499,"TestHarness ldut fpga tl2axi4 count_12", false,-1);
        tracep->declBit(c+9500,"TestHarness ldut fpga tl2axi4 idle_11", false,-1);
        tracep->declBit(c+9501,"TestHarness ldut fpga tl2axi4 count_11", false,-1);
        tracep->declBit(c+9502,"TestHarness ldut fpga tl2axi4 idle_10", false,-1);
        tracep->declBit(c+9503,"TestHarness ldut fpga tl2axi4 count_10", false,-1);
        tracep->declBit(c+9504,"TestHarness ldut fpga tl2axi4 idle_9", false,-1);
        tracep->declBit(c+9505,"TestHarness ldut fpga tl2axi4 count_9", false,-1);
        tracep->declBit(c+9506,"TestHarness ldut fpga tl2axi4 idle_8", false,-1);
        tracep->declBit(c+9507,"TestHarness ldut fpga tl2axi4 count_8", false,-1);
        tracep->declBit(c+9508,"TestHarness ldut fpga tl2axi4 idle_7", false,-1);
        tracep->declBus(c+9509,"TestHarness ldut fpga tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+9510,"TestHarness ldut fpga tl2axi4 a_first", false,-1);
        tracep->declBit(c+18774,"TestHarness ldut fpga tl2axi4 stall", false,-1);
        tracep->declBit(c+9511,"TestHarness ldut fpga tl2axi4 doneAW", false,-1);
        tracep->declBit(c+9455,"TestHarness ldut fpga tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+9454,"TestHarness ldut fpga tl2axi4 out_wready", false,-1);
        tracep->declBit(c+18775,"TestHarness ldut fpga tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+18776,"TestHarness ldut fpga tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+18777,"TestHarness ldut fpga tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+9512,"TestHarness ldut fpga tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+16547,"TestHarness ldut fpga tl2axi4 a_last", false,-1);
        tracep->declBit(c+18766,"TestHarness ldut fpga tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+18765,"TestHarness ldut fpga tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+18778,"TestHarness ldut fpga tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+18779,"TestHarness ldut fpga tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+9513,"TestHarness ldut fpga tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+9514,"TestHarness ldut fpga tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+9515,"TestHarness ldut fpga tl2axi4 r_wins", false,-1);
        tracep->declBit(c+9516,"TestHarness ldut fpga tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+9517,"TestHarness ldut fpga tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+9518,"TestHarness ldut fpga tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+9519,"TestHarness ldut fpga tl2axi4 r_first", false,-1);
        tracep->declBit(c+9520,"TestHarness ldut fpga tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+9521,"TestHarness ldut fpga tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+9522,"TestHarness ldut fpga tl2axi4 b_denied", false,-1);
        tracep->declBit(c+9523,"TestHarness ldut fpga tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+9524,"TestHarness ldut fpga tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+9525,"TestHarness ldut fpga tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+18780,"TestHarness ldut fpga tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+18781,"TestHarness ldut fpga tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+18782,"TestHarness ldut fpga tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+18783,"TestHarness ldut fpga tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+18784,"TestHarness ldut fpga tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+18785,"TestHarness ldut fpga tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+18786,"TestHarness ldut fpga tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+18787,"TestHarness ldut fpga tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+18788,"TestHarness ldut fpga tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+18789,"TestHarness ldut fpga tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+18790,"TestHarness ldut fpga tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+18791,"TestHarness ldut fpga tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+18792,"TestHarness ldut fpga tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+18793,"TestHarness ldut fpga tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+18794,"TestHarness ldut fpga tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+18795,"TestHarness ldut fpga tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+18796,"TestHarness ldut fpga tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+18797,"TestHarness ldut fpga tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+18798,"TestHarness ldut fpga tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+18799,"TestHarness ldut fpga tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+18800,"TestHarness ldut fpga tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+18801,"TestHarness ldut fpga tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+18802,"TestHarness ldut fpga tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+9526,"TestHarness ldut fpga tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+9527,"TestHarness ldut fpga tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+9528,"TestHarness ldut fpga tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+9529,"TestHarness ldut fpga tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+9530,"TestHarness ldut fpga tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+9531,"TestHarness ldut fpga tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+9532,"TestHarness ldut fpga tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+9533,"TestHarness ldut fpga tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+9534,"TestHarness ldut fpga tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+9535,"TestHarness ldut fpga tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+9536,"TestHarness ldut fpga tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+9537,"TestHarness ldut fpga tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+9538,"TestHarness ldut fpga tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+9539,"TestHarness ldut fpga tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+9540,"TestHarness ldut fpga tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+9541,"TestHarness ldut fpga tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+9542,"TestHarness ldut fpga tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+9543,"TestHarness ldut fpga tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+9544,"TestHarness ldut fpga tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+9545,"TestHarness ldut fpga tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+9546,"TestHarness ldut fpga tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+9547,"TestHarness ldut fpga tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+9548,"TestHarness ldut fpga tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+9549,"TestHarness ldut fpga tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+9550,"TestHarness ldut fpga tl2axi4 d_last", false,-1);
        tracep->declBit(c+18803,"TestHarness ldut fpga tl2axi4 inc", false,-1);
        tracep->declBit(c+9551,"TestHarness ldut fpga tl2axi4 dec", false,-1);
        tracep->declBit(c+18804,"TestHarness ldut fpga tl2axi4 inc_1", false,-1);
        tracep->declBit(c+9552,"TestHarness ldut fpga tl2axi4 dec_1", false,-1);
        tracep->declBit(c+18805,"TestHarness ldut fpga tl2axi4 inc_2", false,-1);
        tracep->declBit(c+9553,"TestHarness ldut fpga tl2axi4 dec_2", false,-1);
        tracep->declBit(c+18806,"TestHarness ldut fpga tl2axi4 inc_3", false,-1);
        tracep->declBit(c+9554,"TestHarness ldut fpga tl2axi4 dec_3", false,-1);
        tracep->declBit(c+18807,"TestHarness ldut fpga tl2axi4 inc_4", false,-1);
        tracep->declBit(c+9555,"TestHarness ldut fpga tl2axi4 dec_4", false,-1);
        tracep->declBit(c+18808,"TestHarness ldut fpga tl2axi4 inc_5", false,-1);
        tracep->declBit(c+9556,"TestHarness ldut fpga tl2axi4 dec_5", false,-1);
        tracep->declBit(c+18809,"TestHarness ldut fpga tl2axi4 inc_6", false,-1);
        tracep->declBit(c+9557,"TestHarness ldut fpga tl2axi4 dec_6", false,-1);
        tracep->declBit(c+18810,"TestHarness ldut fpga tl2axi4 inc_7", false,-1);
        tracep->declBit(c+9558,"TestHarness ldut fpga tl2axi4 dec_7", false,-1);
        tracep->declBit(c+18811,"TestHarness ldut fpga tl2axi4 inc_8", false,-1);
        tracep->declBit(c+9559,"TestHarness ldut fpga tl2axi4 dec_8", false,-1);
        tracep->declBit(c+18812,"TestHarness ldut fpga tl2axi4 inc_9", false,-1);
        tracep->declBit(c+9560,"TestHarness ldut fpga tl2axi4 dec_9", false,-1);
        tracep->declBit(c+18813,"TestHarness ldut fpga tl2axi4 inc_10", false,-1);
        tracep->declBit(c+9561,"TestHarness ldut fpga tl2axi4 dec_10", false,-1);
        tracep->declBit(c+18814,"TestHarness ldut fpga tl2axi4 inc_11", false,-1);
        tracep->declBit(c+9562,"TestHarness ldut fpga tl2axi4 dec_11", false,-1);
        tracep->declBit(c+18815,"TestHarness ldut fpga tl2axi4 inc_12", false,-1);
        tracep->declBit(c+9563,"TestHarness ldut fpga tl2axi4 dec_12", false,-1);
        tracep->declBit(c+18816,"TestHarness ldut fpga tl2axi4 inc_13", false,-1);
        tracep->declBit(c+9564,"TestHarness ldut fpga tl2axi4 dec_13", false,-1);
        tracep->declBit(c+18817,"TestHarness ldut fpga tl2axi4 inc_14", false,-1);
        tracep->declBit(c+9565,"TestHarness ldut fpga tl2axi4 dec_14", false,-1);
        tracep->declBit(c+18818,"TestHarness ldut fpga tl2axi4 inc_15", false,-1);
        tracep->declBit(c+9566,"TestHarness ldut fpga tl2axi4 dec_15", false,-1);
        tracep->declBit(c+18819,"TestHarness ldut fpga tl2axi4 inc_16", false,-1);
        tracep->declBit(c+9567,"TestHarness ldut fpga tl2axi4 dec_16", false,-1);
        tracep->declBit(c+18820,"TestHarness ldut fpga tl2axi4 inc_17", false,-1);
        tracep->declBit(c+9568,"TestHarness ldut fpga tl2axi4 dec_17", false,-1);
        tracep->declBit(c+18821,"TestHarness ldut fpga tl2axi4 inc_18", false,-1);
        tracep->declBit(c+9569,"TestHarness ldut fpga tl2axi4 dec_18", false,-1);
        tracep->declBit(c+18822,"TestHarness ldut fpga tl2axi4 inc_19", false,-1);
        tracep->declBit(c+9570,"TestHarness ldut fpga tl2axi4 dec_19", false,-1);
        tracep->declBit(c+18823,"TestHarness ldut fpga tl2axi4 inc_20", false,-1);
        tracep->declBit(c+9571,"TestHarness ldut fpga tl2axi4 dec_20", false,-1);
        tracep->declBit(c+18824,"TestHarness ldut fpga tl2axi4 inc_21", false,-1);
        tracep->declBit(c+9572,"TestHarness ldut fpga tl2axi4 dec_21", false,-1);
        tracep->declBit(c+18825,"TestHarness ldut fpga tl2axi4 inc_22", false,-1);
        tracep->declBit(c+9573,"TestHarness ldut fpga tl2axi4 dec_22", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+18756,"TestHarness ldut fpga tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18442,"TestHarness ldut fpga tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6044,"TestHarness ldut fpga tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+9449,"TestHarness ldut fpga tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+6046,"TestHarness ldut fpga tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9450,"TestHarness ldut fpga tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9451,"TestHarness ldut fpga tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+9452,"TestHarness ldut fpga tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9453,"TestHarness ldut fpga tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+52,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+53,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18515,"TestHarness ldut fpga tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+18826,"TestHarness ldut fpga tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18827,"TestHarness ldut fpga tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+18828,"TestHarness ldut fpga tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18829,"TestHarness ldut fpga tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18830,"TestHarness ldut fpga tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+18521,"TestHarness ldut fpga tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+18522,"TestHarness ldut fpga tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+18831,"TestHarness ldut fpga tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+18832,"TestHarness ldut fpga tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18833,"TestHarness ldut fpga tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+18526,"TestHarness ldut fpga tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18527,"TestHarness ldut fpga tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18834,"TestHarness ldut fpga tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18835,"TestHarness ldut fpga tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18836,"TestHarness ldut fpga tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18837,"TestHarness ldut fpga tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18838,"TestHarness ldut fpga tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18839,"TestHarness ldut fpga tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18840,"TestHarness ldut fpga tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18841,"TestHarness ldut fpga tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+18536,"TestHarness ldut fpga tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18537,"TestHarness ldut fpga tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18842,"TestHarness ldut fpga tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18843,"TestHarness ldut fpga tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18844,"TestHarness ldut fpga tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18845,"TestHarness ldut fpga tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18846,"TestHarness ldut fpga tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18847,"TestHarness ldut fpga tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18848,"TestHarness ldut fpga tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18849,"TestHarness ldut fpga tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18850,"TestHarness ldut fpga tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18851,"TestHarness ldut fpga tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18852,"TestHarness ldut fpga tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18853,"TestHarness ldut fpga tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18854,"TestHarness ldut fpga tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18855,"TestHarness ldut fpga tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18856,"TestHarness ldut fpga tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18857,"TestHarness ldut fpga tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18858,"TestHarness ldut fpga tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+9574,"TestHarness ldut fpga tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+18776,"TestHarness ldut fpga tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18556,"TestHarness ldut fpga tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9575,"TestHarness ldut fpga tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+9576,"TestHarness ldut fpga tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9577,"TestHarness ldut fpga tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+9578,"TestHarness ldut fpga tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9579,"TestHarness ldut fpga tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+9580,"TestHarness ldut fpga tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+9581,"TestHarness ldut fpga tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+9582,"TestHarness ldut fpga tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+9583,"TestHarness ldut fpga tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+6215,"TestHarness ldut fpga tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9584,"TestHarness ldut fpga tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+9585,"TestHarness ldut fpga tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9586,"TestHarness ldut fpga tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+9587,"TestHarness ldut fpga tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9588,"TestHarness ldut fpga tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9589,"TestHarness ldut fpga tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+9590,"TestHarness ldut fpga tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+9591,"TestHarness ldut fpga tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+9595,"TestHarness ldut fpga tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+9611,"TestHarness ldut fpga tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+9627,"TestHarness ldut fpga tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9628,"TestHarness ldut fpga tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9629,"TestHarness ldut fpga tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+9630,"TestHarness ldut fpga tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9631,"TestHarness ldut fpga tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9632,"TestHarness ldut fpga tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+18859,"TestHarness ldut fpga tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16548,"TestHarness ldut fpga tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16549,"TestHarness ldut fpga tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16550,"TestHarness ldut fpga tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+9633,"TestHarness ldut fpga tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+9637,"TestHarness ldut fpga tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16554,"TestHarness ldut fpga tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9641,"TestHarness ldut fpga tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9642,"TestHarness ldut fpga tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16555,"TestHarness ldut fpga tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+9643,"TestHarness ldut fpga tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16571,"TestHarness ldut fpga tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+9659,"TestHarness ldut fpga tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+9660,"TestHarness ldut fpga tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+9664,"TestHarness ldut fpga tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+9680,"TestHarness ldut fpga tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+9681,"TestHarness ldut fpga tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+9682,"TestHarness ldut fpga tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+9683,"TestHarness ldut fpga tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+9687,"TestHarness ldut fpga tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+9688,"TestHarness ldut fpga tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+9704,"TestHarness ldut fpga tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+52,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+52,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+53,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+53,"TestHarness ldut fpga tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4 deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4 deq reset", false,-1);
        tracep->declBit(c+9454,"TestHarness ldut fpga tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+18757,"TestHarness ldut fpga tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+18433,"TestHarness ldut fpga tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18758,"TestHarness ldut fpga tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+1123,"TestHarness ldut fpga tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+9705+i*2,"TestHarness ldut fpga tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+9707,"TestHarness ldut fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18433,"TestHarness ldut fpga tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16587,"TestHarness ldut fpga tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9709+i*1,"TestHarness ldut fpga tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+9710,"TestHarness ldut fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16587,"TestHarness ldut fpga tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9711+i*1,"TestHarness ldut fpga tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+9712,"TestHarness ldut fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18758,"TestHarness ldut fpga tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16587,"TestHarness ldut fpga tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+9713,"TestHarness ldut fpga tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+9454,"TestHarness ldut fpga tl2axi4 deq empty", false,-1);
        tracep->declBit(c+16587,"TestHarness ldut fpga tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+16588,"TestHarness ldut fpga tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+9455,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+18759,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+18760,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18761,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18762,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18763,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18556,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+18764,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+18765,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+18469,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18766,"TestHarness ldut fpga tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9714+i*1,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+9715,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18760,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9716+i*1,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+9717,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18431,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9718+i*1,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+9719,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18761,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9720+i*1,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9721,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18762,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9722+i*1,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+9723,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19435,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9724+i*1,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9725,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18763,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9726+i*1,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9727,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9728+i*1,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+9729,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18556,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"TestHarness ldut fpga tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+9730,"TestHarness ldut fpga tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+9455,"TestHarness ldut fpga tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+16589,"TestHarness ldut fpga tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+16590,"TestHarness ldut fpga tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf reset", false,-1);
        tracep->declBit(c+6094,"TestHarness ldut fpga axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+18470,"TestHarness ldut fpga axi4buf auto_in_awvalid", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+6100,"TestHarness ldut fpga axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+18472,"TestHarness ldut fpga axi4buf auto_in_arvalid", false,-1);
        tracep->declBit(c+6101,"TestHarness ldut fpga axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+6094,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18470,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+9731,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+9732,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+9734,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+6100,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+18472,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+6101,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+6094,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+18470,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBit(c+9735,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+9736,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+9737,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+9738,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+18863,"TestHarness ldut fpga axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+9731,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+9732,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+9734,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+9739+i*2,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+9732,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9743,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9744,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16591,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9745+i*1,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+9734,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+9743,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+9744,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16591,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+9744,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+9743,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+9747,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+9748,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+9749,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+9750,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+18864,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20395+i*1,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20397+i*1,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+9751,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+9752,"TestHarness ldut fpga axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+6100,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+18472,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBit(c+9753,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+9754,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+9755,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+9756,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+18865,"TestHarness ldut fpga axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+6101,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20399+i*1,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+20401+i*2,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20405+i*1,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+20407+i*1,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+9757,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+9758,"TestHarness ldut fpga axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 reset", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6110,"TestHarness ldut fpga axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16278,"TestHarness ldut fpga axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+6101,"TestHarness ldut fpga axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+6094,"TestHarness ldut fpga axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+18470,"TestHarness ldut fpga axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+6100,"TestHarness ldut fpga axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+18472,"TestHarness ldut fpga axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBit(c+6101,"TestHarness ldut fpga axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+9759,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+18866,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9760,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+9761,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+9762,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9763,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9764,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+9765,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+18867,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9766,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+9767,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+9768,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9769,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9770,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+9771,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+18868,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9772,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+9773,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+9774,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9775,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9776,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+9777,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+18869,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9778,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+9779,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+9780,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9781,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9782,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+9783,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+18870,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9784,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+9785,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+9786,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9787,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9788,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+9789,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+18871,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9790,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+9791,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+9792,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9793,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9794,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+9795,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+18872,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9796,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+9797,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+9798,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9799,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9800,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+9801,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+18873,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9802,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+9803,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+9804,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9805,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9806,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+9807,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+18874,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9808,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+9809,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+9810,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9811,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9812,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+9813,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+18875,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9814,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+9815,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+9816,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9817,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9818,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+9819,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+18876,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9820,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+9821,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+9822,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9823,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9824,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+9825,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+18877,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9826,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+9827,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+9828,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9829,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9830,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+9831,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+18878,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9832,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+9833,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+9834,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9835,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9836,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+9837,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+18879,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9838,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+9839,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+9840,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9841,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9842,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+9843,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+18880,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9844,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+9845,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+9846,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9847,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9848,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+9849,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+18881,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9850,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+9851,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+9852,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9853,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9854,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+9855,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+18882,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9856,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+9857,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+9858,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9859,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9860,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+9861,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+18883,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9862,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+9863,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+9864,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9865,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9866,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+9867,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+18884,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9868,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+9869,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+9870,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9871,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9872,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+9873,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+18885,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9874,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+9875,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+9876,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9877,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9878,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+9879,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+18886,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9880,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+9881,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+9882,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9883,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9884,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+9885,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+18887,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9886,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+9887,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+9888,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9889,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9890,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+9891,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+18888,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9892,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+9893,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+9894,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9895,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9896,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+9897,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+18889,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9898,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+9899,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+9900,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9901,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9902,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+9903,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+18890,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9904,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+9905,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+9906,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9907,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9908,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+9909,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+18891,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9910,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+9911,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+9912,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9913,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9914,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+9915,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+18892,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9916,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+9917,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+9918,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9919,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9920,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+9921,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+18893,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9922,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+9923,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+9924,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9925,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9926,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+9927,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+18894,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9928,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+9929,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+9930,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9931,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9932,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+9933,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+18895,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9934,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+9935,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+9936,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9937,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9938,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+9939,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+18896,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9940,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+9941,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+9942,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9943,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9944,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+9945,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+18897,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9946,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+9947,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+9948,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9949,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9950,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+18898,"TestHarness ldut fpga axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+18899,"TestHarness ldut fpga axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+18900,"TestHarness ldut fpga axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+18901,"TestHarness ldut fpga axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+18902,"TestHarness ldut fpga axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+18903,"TestHarness ldut fpga axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+18904,"TestHarness ldut fpga axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+18905,"TestHarness ldut fpga axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+18906,"TestHarness ldut fpga axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+18907,"TestHarness ldut fpga axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+18908,"TestHarness ldut fpga axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+18909,"TestHarness ldut fpga axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+18910,"TestHarness ldut fpga axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+18911,"TestHarness ldut fpga axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+18912,"TestHarness ldut fpga axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+18913,"TestHarness ldut fpga axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+9951,"TestHarness ldut fpga axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+9952,"TestHarness ldut fpga axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+9953,"TestHarness ldut fpga axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+9954,"TestHarness ldut fpga axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+9955,"TestHarness ldut fpga axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+9956,"TestHarness ldut fpga axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+9957,"TestHarness ldut fpga axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+9958,"TestHarness ldut fpga axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+9959,"TestHarness ldut fpga axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+9960,"TestHarness ldut fpga axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+9961,"TestHarness ldut fpga axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+9962,"TestHarness ldut fpga axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+9963,"TestHarness ldut fpga axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+9964,"TestHarness ldut fpga axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+9965,"TestHarness ldut fpga axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+9966,"TestHarness ldut fpga axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+18898,"TestHarness ldut fpga axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+18899,"TestHarness ldut fpga axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+18900,"TestHarness ldut fpga axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+18901,"TestHarness ldut fpga axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+18902,"TestHarness ldut fpga axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+18903,"TestHarness ldut fpga axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+18904,"TestHarness ldut fpga axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+18905,"TestHarness ldut fpga axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+18906,"TestHarness ldut fpga axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+18907,"TestHarness ldut fpga axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+18908,"TestHarness ldut fpga axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+18909,"TestHarness ldut fpga axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+18910,"TestHarness ldut fpga axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+18911,"TestHarness ldut fpga axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+18912,"TestHarness ldut fpga axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+18913,"TestHarness ldut fpga axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+9967,"TestHarness ldut fpga axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+9968,"TestHarness ldut fpga axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+9969,"TestHarness ldut fpga axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+9970,"TestHarness ldut fpga axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+9971,"TestHarness ldut fpga axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+9972,"TestHarness ldut fpga axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+9973,"TestHarness ldut fpga axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+9974,"TestHarness ldut fpga axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+9975,"TestHarness ldut fpga axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+9976,"TestHarness ldut fpga axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+9977,"TestHarness ldut fpga axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+9978,"TestHarness ldut fpga axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+9979,"TestHarness ldut fpga axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+9980,"TestHarness ldut fpga axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+9981,"TestHarness ldut fpga axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+9982,"TestHarness ldut fpga axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+9759,"TestHarness ldut fpga axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+18866,"TestHarness ldut fpga axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9760,"TestHarness ldut fpga axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+9761,"TestHarness ldut fpga axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+9762,"TestHarness ldut fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9763,"TestHarness ldut fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9764,"TestHarness ldut fpga axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+9983+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9762,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10000,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10001,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16592,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10002+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9763,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10000,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10001,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16592,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10019+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9764,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10000,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10001,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16592,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10001,"TestHarness ldut fpga axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10000,"TestHarness ldut fpga axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10036,"TestHarness ldut fpga axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+10037,"TestHarness ldut fpga axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+10038,"TestHarness ldut fpga axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+10039,"TestHarness ldut fpga axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+18914,"TestHarness ldut fpga axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+10040,"TestHarness ldut fpga axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+10041,"TestHarness ldut fpga axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+10042,"TestHarness ldut fpga axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+9765,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+18867,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9766,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+9767,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+9768,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9769,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9770,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10043+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9768,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10060,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10061,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16593,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10062+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9769,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10060,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10061,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16593,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10079+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9770,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10060,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10061,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16593,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10061,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10060,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10096,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+10097,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+10098,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+10099,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+18915,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+10100,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+10101,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+10102,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+9771,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+18868,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9772,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+9773,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+9774,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9775,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9776,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10103+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9774,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10120,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10121,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16594,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10122+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9775,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10120,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10121,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16594,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10139+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9776,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10120,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10121,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16594,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10121,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10120,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10156,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+10157,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+10158,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+10159,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+18916,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+10160,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+10161,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+10162,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+9777,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+18869,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9778,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+9779,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+9780,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9781,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9782,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10163+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9780,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10180,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10181,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16595,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10182+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9781,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10180,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10181,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16595,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10199+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9782,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10180,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10181,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16595,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10181,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10180,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10216,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+10217,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+10218,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+10219,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+18917,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+10220,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+10221,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+10222,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+9783,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+18870,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9784,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+9785,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+9786,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9787,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9788,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10223+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9786,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10240,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10241,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16596,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10242+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9787,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10240,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10241,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16596,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10259+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9788,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10240,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10241,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16596,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10241,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10240,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10276,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+10277,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+10278,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+10279,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+18918,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+10280,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+10281,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+10282,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+9789,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+18871,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9790,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+9791,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+9792,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9793,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9794,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10283+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9792,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10300,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10301,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16597,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10302+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9793,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10300,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10301,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16597,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10319+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9794,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10300,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10301,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16597,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10301,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10300,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10336,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+10337,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+10338,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+10339,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+18919,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+10340,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+10341,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+10342,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+9795,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+18872,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9796,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+9797,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+9798,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9799,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9800,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10343+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9798,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10360,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10361,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16598,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10362+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9799,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10360,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10361,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16598,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10379+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9800,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10360,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10361,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16598,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10361,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10360,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10396,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+10397,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+10398,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+10399,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+18920,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+10400,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+10401,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+10402,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+9801,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+18873,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9802,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+9803,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+9804,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9805,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9806,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10403+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9804,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16599,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10404+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9805,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16599,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10405+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9806,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16599,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9803,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+9801,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+18921,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+10406,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+9807,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+18874,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9808,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+9809,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+9810,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9811,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9812,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10407+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9810,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16600,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10408+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9811,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16600,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10409+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9812,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16600,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9809,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+9807,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+18922,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+10410,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+9813,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+18875,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9814,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+9815,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+9816,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9817,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9818,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10411+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9816,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16601,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10412+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9817,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16601,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10413+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9818,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16601,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9815,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+9813,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+18923,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+10414,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+9819,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+18876,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9820,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+9821,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+9822,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9823,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9824,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10415+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9822,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16602,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10416+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9823,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16602,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10417+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9824,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16602,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9821,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+9819,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+18924,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+10418,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+9825,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+18877,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9826,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+9827,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+9828,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9829,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9830,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10419+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9828,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16603,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10420+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9829,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16603,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10421+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9830,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16603,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9827,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+9825,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+18925,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+10422,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+9831,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+18878,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9832,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+9833,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+9834,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9835,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9836,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10423+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9834,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16604,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10424+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9835,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16604,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10425+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9836,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16604,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9833,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+9831,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+18926,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+10426,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+9837,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+18879,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9838,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+9839,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+9840,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9841,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9842,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10427+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9840,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16605,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10428+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9841,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16605,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10429+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9842,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16605,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9839,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+9837,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+18927,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+10430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+9843,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+18880,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9844,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+9845,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+9846,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9847,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9848,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10431+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9846,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16606,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10432+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9847,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16606,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10433+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9848,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16606,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9845,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+9843,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+18928,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+10434,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+9849,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+18881,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9850,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+9851,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+9852,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9853,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9854,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10435+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9852,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16607,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10436+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9853,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16607,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10437+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9854,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16607,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9851,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+9849,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+18929,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+10438,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+9855,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+18882,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9856,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+9857,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+9858,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9859,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9860,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10439+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9858,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10456,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10457,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16608,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10458+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9859,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10456,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10457,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16608,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10475+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9860,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10456,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10457,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16608,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10457,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10456,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10492,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+10493,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+10494,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+10495,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+18930,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+10496,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+10497,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+10498,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+9861,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+18883,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9862,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+9863,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+9864,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9865,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9866,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10499+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9864,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10516,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10517,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16609,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10518+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9865,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10516,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10517,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16609,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10535+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9866,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10516,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10517,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16609,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10517,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10516,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10552,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+10553,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+10554,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+10555,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+18931,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+10556,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+10557,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+10558,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+9867,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+18884,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9868,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+9869,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+9870,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9871,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9872,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10559+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9870,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10576,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10577,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16610,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10578+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9871,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10576,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10577,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16610,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10595+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9872,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10576,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10577,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16610,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10577,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10576,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10612,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+10613,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+10614,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+10615,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+18932,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+10616,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+10617,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+10618,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+9873,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+18885,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9874,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+9875,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+9876,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9877,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9878,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10619+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9876,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10636,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10637,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16611,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10638+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9877,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10636,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10637,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16611,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10655+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9878,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10636,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10637,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16611,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10637,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10636,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10672,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+10673,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+10674,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+10675,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+18933,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+10676,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+10677,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+10678,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+9879,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+18886,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9880,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+9881,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+9882,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9883,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9884,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10679+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9882,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10696,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10697,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16612,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10698+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9883,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10696,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10697,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16612,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10715+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9884,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10696,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10697,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16612,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10697,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10696,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10732,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+10733,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+10734,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+10735,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+18934,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+10736,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+10737,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+10738,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+9885,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+18887,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9886,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+9887,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+9888,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9889,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9890,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10739+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9888,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10756,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10757,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16613,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10758+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9889,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10756,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10757,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16613,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10775+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9890,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10756,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10757,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16613,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10757,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10756,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10792,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+10793,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+10794,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+10795,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+18935,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+10796,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+10797,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+10798,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+9891,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+18888,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9892,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+9893,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+9894,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9895,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9896,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10799+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9894,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10816,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10817,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16614,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10818+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9895,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10816,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10817,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16614,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10835+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9896,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10816,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10817,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16614,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10817,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10816,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10852,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+10853,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+10854,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+10855,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+18936,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+10856,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+10857,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+10858,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+9897,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+18889,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9898,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+9899,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+9900,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9901,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9902,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10859+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9900,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16615,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10860+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9901,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16615,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10861+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9902,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16615,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9899,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+9897,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+18937,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+10862,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+9903,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+18890,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9904,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+9905,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+9906,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9907,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9908,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10863+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9906,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16616,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10864+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9907,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16616,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10865+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9908,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16616,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9905,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+9903,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+18938,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+10866,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+9909,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+18891,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9910,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+9911,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+9912,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9913,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9914,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10867+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9912,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16617,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10868+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9913,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16617,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10869+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9914,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16617,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9911,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+9909,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+18939,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+10870,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+9915,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+18892,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9916,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+9917,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+9918,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9919,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9920,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10871+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9918,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16618,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10872+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9919,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16618,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10873+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9920,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16618,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9917,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+9915,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+18940,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+10874,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+9921,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+18893,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9922,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+9923,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+9924,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9925,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9926,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10875+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9924,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16619,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10876+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9925,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16619,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10877+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9926,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16619,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9923,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+9921,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+18941,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+10878,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+9927,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+18894,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9928,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+9929,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+9930,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9931,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9932,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10879+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9930,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16620,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10880+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9931,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16620,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10881+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9932,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16620,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9929,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+9927,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+18942,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+10882,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+9933,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+18895,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9934,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+9935,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+9936,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9937,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9938,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10883+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9936,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16621,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10884+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9937,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16621,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10885+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9938,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16621,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9935,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+9933,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+18943,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+10886,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+9939,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+18896,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9940,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+9941,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+9942,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9943,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9944,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10887+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9942,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16622,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10888+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9943,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16622,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10889+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9944,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16622,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9941,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+9939,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+18944,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+10890,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+9945,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+18897,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+9946,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+9947,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+9948,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9949,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9950,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10891+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9948,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16623,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10892+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9949,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16623,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10893+i*1,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9950,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16623,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9947,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+9945,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+18945,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+10894,"TestHarness ldut fpga axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint reset", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga axi4deint auto_in_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga axi4deint auto_in_awvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4deint auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4deint auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4deint auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4deint auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4deint auto_in_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4deint auto_in_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4deint auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4deint auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4deint auto_in_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4deint auto_in_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4deint auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4deint auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga axi4deint auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga axi4deint auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6110,"TestHarness ldut fpga axi4deint auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16278,"TestHarness ldut fpga axi4deint auto_in_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga axi4deint auto_in_arvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4deint auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4deint auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4deint auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4deint auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+6114,"TestHarness ldut fpga axi4deint auto_in_rready", false,-1);
        tracep->declBit(c+6115,"TestHarness ldut fpga axi4deint auto_in_rvalid", false,-1);
        tracep->declBus(c+6116,"TestHarness ldut fpga axi4deint auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+6041,"TestHarness ldut fpga axi4deint auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+6117,"TestHarness ldut fpga axi4deint auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+6118,"TestHarness ldut fpga axi4deint auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6119,"TestHarness ldut fpga axi4deint auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6120,"TestHarness ldut fpga axi4deint auto_in_recho_extra_id", false,-1);
    }
}

void VysyxSoCFull::traceInitSub3(void* userp, VerilatedVcd* tracep) {
    VysyxSoCFull__Syms* __restrict vlSymsp = static_cast<VysyxSoCFull__Syms*>(userp);
    VysyxSoCFull* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+6121,"TestHarness ldut fpga axi4deint auto_in_rlast", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga axi4deint auto_out_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga axi4deint auto_out_awvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4deint auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4deint auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4deint auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4deint auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4deint auto_out_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4deint auto_out_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4deint auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4deint auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4deint auto_out_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4deint auto_out_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4deint auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4deint auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga axi4deint auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga axi4deint auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6110,"TestHarness ldut fpga axi4deint auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16278,"TestHarness ldut fpga axi4deint auto_out_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga axi4deint auto_out_arvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4deint auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4deint auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4deint auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4deint auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+6101,"TestHarness ldut fpga axi4deint auto_out_rready", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4deint auto_out_rvalid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_0_reset", false,-1);
        tracep->declBit(c+10895,"TestHarness ldut fpga axi4deint qs_queue_0_io_enq_ready", false,-1);
        tracep->declBit(c+10896,"TestHarness ldut fpga axi4deint qs_queue_0_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_0_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_0_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_0_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_0_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_0_io_enq_bits_last", false,-1);
        tracep->declBit(c+10897,"TestHarness ldut fpga axi4deint qs_queue_0_io_deq_ready", false,-1);
        tracep->declBit(c+10898,"TestHarness ldut fpga axi4deint qs_queue_0_io_deq_valid", false,-1);
        tracep->declBus(c+10899,"TestHarness ldut fpga axi4deint qs_queue_0_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10900,"TestHarness ldut fpga axi4deint qs_queue_0_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10902,"TestHarness ldut fpga axi4deint qs_queue_0_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10903,"TestHarness ldut fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10904,"TestHarness ldut fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10905,"TestHarness ldut fpga axi4deint qs_queue_0_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10906,"TestHarness ldut fpga axi4deint qs_queue_0_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_1_reset", false,-1);
        tracep->declBit(c+10907,"TestHarness ldut fpga axi4deint qs_queue_1_io_enq_ready", false,-1);
        tracep->declBit(c+10908,"TestHarness ldut fpga axi4deint qs_queue_1_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_1_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_1_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_1_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_1_io_enq_bits_last", false,-1);
        tracep->declBit(c+10909,"TestHarness ldut fpga axi4deint qs_queue_1_io_deq_ready", false,-1);
        tracep->declBit(c+10910,"TestHarness ldut fpga axi4deint qs_queue_1_io_deq_valid", false,-1);
        tracep->declBus(c+10911,"TestHarness ldut fpga axi4deint qs_queue_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10912,"TestHarness ldut fpga axi4deint qs_queue_1_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10914,"TestHarness ldut fpga axi4deint qs_queue_1_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10915,"TestHarness ldut fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10916,"TestHarness ldut fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10917,"TestHarness ldut fpga axi4deint qs_queue_1_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10918,"TestHarness ldut fpga axi4deint qs_queue_1_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_2_reset", false,-1);
        tracep->declBit(c+10919,"TestHarness ldut fpga axi4deint qs_queue_2_io_enq_ready", false,-1);
        tracep->declBit(c+10920,"TestHarness ldut fpga axi4deint qs_queue_2_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_2_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_2_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_2_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_2_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_2_io_enq_bits_last", false,-1);
        tracep->declBit(c+10921,"TestHarness ldut fpga axi4deint qs_queue_2_io_deq_ready", false,-1);
        tracep->declBit(c+10922,"TestHarness ldut fpga axi4deint qs_queue_2_io_deq_valid", false,-1);
        tracep->declBus(c+10923,"TestHarness ldut fpga axi4deint qs_queue_2_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10924,"TestHarness ldut fpga axi4deint qs_queue_2_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10926,"TestHarness ldut fpga axi4deint qs_queue_2_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10927,"TestHarness ldut fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10928,"TestHarness ldut fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10929,"TestHarness ldut fpga axi4deint qs_queue_2_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10930,"TestHarness ldut fpga axi4deint qs_queue_2_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_3_reset", false,-1);
        tracep->declBit(c+10931,"TestHarness ldut fpga axi4deint qs_queue_3_io_enq_ready", false,-1);
        tracep->declBit(c+10932,"TestHarness ldut fpga axi4deint qs_queue_3_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_3_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_3_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_3_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_3_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_3_io_enq_bits_last", false,-1);
        tracep->declBit(c+10933,"TestHarness ldut fpga axi4deint qs_queue_3_io_deq_ready", false,-1);
        tracep->declBit(c+10934,"TestHarness ldut fpga axi4deint qs_queue_3_io_deq_valid", false,-1);
        tracep->declBus(c+10935,"TestHarness ldut fpga axi4deint qs_queue_3_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10936,"TestHarness ldut fpga axi4deint qs_queue_3_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10938,"TestHarness ldut fpga axi4deint qs_queue_3_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10939,"TestHarness ldut fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10940,"TestHarness ldut fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10941,"TestHarness ldut fpga axi4deint qs_queue_3_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10942,"TestHarness ldut fpga axi4deint qs_queue_3_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_4_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_4_reset", false,-1);
        tracep->declBit(c+10943,"TestHarness ldut fpga axi4deint qs_queue_4_io_enq_ready", false,-1);
        tracep->declBit(c+10944,"TestHarness ldut fpga axi4deint qs_queue_4_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_4_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_4_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_4_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_4_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_4_io_enq_bits_last", false,-1);
        tracep->declBit(c+10945,"TestHarness ldut fpga axi4deint qs_queue_4_io_deq_ready", false,-1);
        tracep->declBit(c+10946,"TestHarness ldut fpga axi4deint qs_queue_4_io_deq_valid", false,-1);
        tracep->declBus(c+10947,"TestHarness ldut fpga axi4deint qs_queue_4_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10948,"TestHarness ldut fpga axi4deint qs_queue_4_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10950,"TestHarness ldut fpga axi4deint qs_queue_4_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10951,"TestHarness ldut fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10952,"TestHarness ldut fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10953,"TestHarness ldut fpga axi4deint qs_queue_4_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10954,"TestHarness ldut fpga axi4deint qs_queue_4_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_5_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_5_reset", false,-1);
        tracep->declBit(c+10955,"TestHarness ldut fpga axi4deint qs_queue_5_io_enq_ready", false,-1);
        tracep->declBit(c+10956,"TestHarness ldut fpga axi4deint qs_queue_5_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_5_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_5_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_5_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_5_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_5_io_enq_bits_last", false,-1);
        tracep->declBit(c+10957,"TestHarness ldut fpga axi4deint qs_queue_5_io_deq_ready", false,-1);
        tracep->declBit(c+10958,"TestHarness ldut fpga axi4deint qs_queue_5_io_deq_valid", false,-1);
        tracep->declBus(c+10959,"TestHarness ldut fpga axi4deint qs_queue_5_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10960,"TestHarness ldut fpga axi4deint qs_queue_5_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10962,"TestHarness ldut fpga axi4deint qs_queue_5_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10963,"TestHarness ldut fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10964,"TestHarness ldut fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10965,"TestHarness ldut fpga axi4deint qs_queue_5_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10966,"TestHarness ldut fpga axi4deint qs_queue_5_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_6_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_6_reset", false,-1);
        tracep->declBit(c+10967,"TestHarness ldut fpga axi4deint qs_queue_6_io_enq_ready", false,-1);
        tracep->declBit(c+10968,"TestHarness ldut fpga axi4deint qs_queue_6_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_6_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_6_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_6_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_6_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_6_io_enq_bits_last", false,-1);
        tracep->declBit(c+10969,"TestHarness ldut fpga axi4deint qs_queue_6_io_deq_ready", false,-1);
        tracep->declBit(c+10970,"TestHarness ldut fpga axi4deint qs_queue_6_io_deq_valid", false,-1);
        tracep->declBus(c+10971,"TestHarness ldut fpga axi4deint qs_queue_6_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10972,"TestHarness ldut fpga axi4deint qs_queue_6_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10974,"TestHarness ldut fpga axi4deint qs_queue_6_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10975,"TestHarness ldut fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10976,"TestHarness ldut fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10977,"TestHarness ldut fpga axi4deint qs_queue_6_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10978,"TestHarness ldut fpga axi4deint qs_queue_6_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_7_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_7_reset", false,-1);
        tracep->declBit(c+10979,"TestHarness ldut fpga axi4deint qs_queue_7_io_enq_ready", false,-1);
        tracep->declBit(c+10980,"TestHarness ldut fpga axi4deint qs_queue_7_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_7_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_7_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_7_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_7_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_7_io_enq_bits_last", false,-1);
        tracep->declBit(c+10981,"TestHarness ldut fpga axi4deint qs_queue_7_io_deq_ready", false,-1);
        tracep->declBit(c+10982,"TestHarness ldut fpga axi4deint qs_queue_7_io_deq_valid", false,-1);
        tracep->declBus(c+10983,"TestHarness ldut fpga axi4deint qs_queue_7_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10984,"TestHarness ldut fpga axi4deint qs_queue_7_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10986,"TestHarness ldut fpga axi4deint qs_queue_7_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10987,"TestHarness ldut fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10988,"TestHarness ldut fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10989,"TestHarness ldut fpga axi4deint qs_queue_7_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10990,"TestHarness ldut fpga axi4deint qs_queue_7_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_8_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_8_reset", false,-1);
        tracep->declBit(c+10991,"TestHarness ldut fpga axi4deint qs_queue_8_io_enq_ready", false,-1);
        tracep->declBit(c+10992,"TestHarness ldut fpga axi4deint qs_queue_8_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_8_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_8_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_8_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_8_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_8_io_enq_bits_last", false,-1);
        tracep->declBit(c+10993,"TestHarness ldut fpga axi4deint qs_queue_8_io_deq_ready", false,-1);
        tracep->declBit(c+10994,"TestHarness ldut fpga axi4deint qs_queue_8_io_deq_valid", false,-1);
        tracep->declBus(c+10995,"TestHarness ldut fpga axi4deint qs_queue_8_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10996,"TestHarness ldut fpga axi4deint qs_queue_8_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10998,"TestHarness ldut fpga axi4deint qs_queue_8_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10999,"TestHarness ldut fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11000,"TestHarness ldut fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11001,"TestHarness ldut fpga axi4deint qs_queue_8_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11002,"TestHarness ldut fpga axi4deint qs_queue_8_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_9_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_9_reset", false,-1);
        tracep->declBit(c+11003,"TestHarness ldut fpga axi4deint qs_queue_9_io_enq_ready", false,-1);
        tracep->declBit(c+11004,"TestHarness ldut fpga axi4deint qs_queue_9_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_9_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_9_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_9_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_9_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_9_io_enq_bits_last", false,-1);
        tracep->declBit(c+11005,"TestHarness ldut fpga axi4deint qs_queue_9_io_deq_ready", false,-1);
        tracep->declBit(c+11006,"TestHarness ldut fpga axi4deint qs_queue_9_io_deq_valid", false,-1);
        tracep->declBus(c+11007,"TestHarness ldut fpga axi4deint qs_queue_9_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11008,"TestHarness ldut fpga axi4deint qs_queue_9_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11010,"TestHarness ldut fpga axi4deint qs_queue_9_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11011,"TestHarness ldut fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11012,"TestHarness ldut fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11013,"TestHarness ldut fpga axi4deint qs_queue_9_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11014,"TestHarness ldut fpga axi4deint qs_queue_9_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_10_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_10_reset", false,-1);
        tracep->declBit(c+11015,"TestHarness ldut fpga axi4deint qs_queue_10_io_enq_ready", false,-1);
        tracep->declBit(c+11016,"TestHarness ldut fpga axi4deint qs_queue_10_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_10_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_10_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_10_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_10_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_10_io_enq_bits_last", false,-1);
        tracep->declBit(c+11017,"TestHarness ldut fpga axi4deint qs_queue_10_io_deq_ready", false,-1);
        tracep->declBit(c+11018,"TestHarness ldut fpga axi4deint qs_queue_10_io_deq_valid", false,-1);
        tracep->declBus(c+11019,"TestHarness ldut fpga axi4deint qs_queue_10_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11020,"TestHarness ldut fpga axi4deint qs_queue_10_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11022,"TestHarness ldut fpga axi4deint qs_queue_10_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11023,"TestHarness ldut fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11024,"TestHarness ldut fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11025,"TestHarness ldut fpga axi4deint qs_queue_10_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11026,"TestHarness ldut fpga axi4deint qs_queue_10_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_11_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_11_reset", false,-1);
        tracep->declBit(c+11027,"TestHarness ldut fpga axi4deint qs_queue_11_io_enq_ready", false,-1);
        tracep->declBit(c+11028,"TestHarness ldut fpga axi4deint qs_queue_11_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_11_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_11_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_11_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_11_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_11_io_enq_bits_last", false,-1);
        tracep->declBit(c+11029,"TestHarness ldut fpga axi4deint qs_queue_11_io_deq_ready", false,-1);
        tracep->declBit(c+11030,"TestHarness ldut fpga axi4deint qs_queue_11_io_deq_valid", false,-1);
        tracep->declBus(c+11031,"TestHarness ldut fpga axi4deint qs_queue_11_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11032,"TestHarness ldut fpga axi4deint qs_queue_11_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11034,"TestHarness ldut fpga axi4deint qs_queue_11_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11035,"TestHarness ldut fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11036,"TestHarness ldut fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11037,"TestHarness ldut fpga axi4deint qs_queue_11_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11038,"TestHarness ldut fpga axi4deint qs_queue_11_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_12_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_12_reset", false,-1);
        tracep->declBit(c+11039,"TestHarness ldut fpga axi4deint qs_queue_12_io_enq_ready", false,-1);
        tracep->declBit(c+11040,"TestHarness ldut fpga axi4deint qs_queue_12_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_12_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_12_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_12_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_12_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_12_io_enq_bits_last", false,-1);
        tracep->declBit(c+11041,"TestHarness ldut fpga axi4deint qs_queue_12_io_deq_ready", false,-1);
        tracep->declBit(c+11042,"TestHarness ldut fpga axi4deint qs_queue_12_io_deq_valid", false,-1);
        tracep->declBus(c+11043,"TestHarness ldut fpga axi4deint qs_queue_12_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11044,"TestHarness ldut fpga axi4deint qs_queue_12_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11046,"TestHarness ldut fpga axi4deint qs_queue_12_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11047,"TestHarness ldut fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11048,"TestHarness ldut fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11049,"TestHarness ldut fpga axi4deint qs_queue_12_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11050,"TestHarness ldut fpga axi4deint qs_queue_12_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_13_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_13_reset", false,-1);
        tracep->declBit(c+11051,"TestHarness ldut fpga axi4deint qs_queue_13_io_enq_ready", false,-1);
        tracep->declBit(c+11052,"TestHarness ldut fpga axi4deint qs_queue_13_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_13_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_13_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_13_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_13_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_13_io_enq_bits_last", false,-1);
        tracep->declBit(c+11053,"TestHarness ldut fpga axi4deint qs_queue_13_io_deq_ready", false,-1);
        tracep->declBit(c+11054,"TestHarness ldut fpga axi4deint qs_queue_13_io_deq_valid", false,-1);
        tracep->declBus(c+11055,"TestHarness ldut fpga axi4deint qs_queue_13_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11056,"TestHarness ldut fpga axi4deint qs_queue_13_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11058,"TestHarness ldut fpga axi4deint qs_queue_13_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11059,"TestHarness ldut fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11060,"TestHarness ldut fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11061,"TestHarness ldut fpga axi4deint qs_queue_13_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11062,"TestHarness ldut fpga axi4deint qs_queue_13_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_14_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_14_reset", false,-1);
        tracep->declBit(c+11063,"TestHarness ldut fpga axi4deint qs_queue_14_io_enq_ready", false,-1);
        tracep->declBit(c+11064,"TestHarness ldut fpga axi4deint qs_queue_14_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_14_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_14_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_14_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_14_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_14_io_enq_bits_last", false,-1);
        tracep->declBit(c+11065,"TestHarness ldut fpga axi4deint qs_queue_14_io_deq_ready", false,-1);
        tracep->declBit(c+11066,"TestHarness ldut fpga axi4deint qs_queue_14_io_deq_valid", false,-1);
        tracep->declBus(c+11067,"TestHarness ldut fpga axi4deint qs_queue_14_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11068,"TestHarness ldut fpga axi4deint qs_queue_14_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11070,"TestHarness ldut fpga axi4deint qs_queue_14_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11071,"TestHarness ldut fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11072,"TestHarness ldut fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11073,"TestHarness ldut fpga axi4deint qs_queue_14_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11074,"TestHarness ldut fpga axi4deint qs_queue_14_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_15_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_15_reset", false,-1);
        tracep->declBit(c+11075,"TestHarness ldut fpga axi4deint qs_queue_15_io_enq_ready", false,-1);
        tracep->declBit(c+11076,"TestHarness ldut fpga axi4deint qs_queue_15_io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_15_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_15_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_15_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_15_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_15_io_enq_bits_last", false,-1);
        tracep->declBit(c+11077,"TestHarness ldut fpga axi4deint qs_queue_15_io_deq_ready", false,-1);
        tracep->declBit(c+11078,"TestHarness ldut fpga axi4deint qs_queue_15_io_deq_valid", false,-1);
        tracep->declBus(c+11079,"TestHarness ldut fpga axi4deint qs_queue_15_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11080,"TestHarness ldut fpga axi4deint qs_queue_15_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11082,"TestHarness ldut fpga axi4deint qs_queue_15_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11083,"TestHarness ldut fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11084,"TestHarness ldut fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11085,"TestHarness ldut fpga axi4deint qs_queue_15_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11086,"TestHarness ldut fpga axi4deint qs_queue_15_io_deq_bits_last", false,-1);
        tracep->declBit(c+6115,"TestHarness ldut fpga axi4deint locked", false,-1);
        tracep->declBus(c+11087,"TestHarness ldut fpga axi4deint deq_id", false,-1, 3,0);
        tracep->declBus(c+11088,"TestHarness ldut fpga axi4deint deq_OH", false,-1, 15,0);
        tracep->declBus(c+11089,"TestHarness ldut fpga axi4deint enq_OH", false,-1, 15,0);
        tracep->declBus(c+11090,"TestHarness ldut fpga axi4deint pending_count", false,-1, 3,0);
        tracep->declBit(c+11075,"TestHarness ldut fpga axi4deint enq_readys_15", false,-1);
        tracep->declBit(c+11063,"TestHarness ldut fpga axi4deint enq_readys_14", false,-1);
        tracep->declBit(c+11051,"TestHarness ldut fpga axi4deint enq_readys_13", false,-1);
        tracep->declBit(c+11039,"TestHarness ldut fpga axi4deint enq_readys_12", false,-1);
        tracep->declBit(c+11027,"TestHarness ldut fpga axi4deint enq_readys_11", false,-1);
        tracep->declBit(c+11015,"TestHarness ldut fpga axi4deint enq_readys_10", false,-1);
        tracep->declBit(c+11003,"TestHarness ldut fpga axi4deint enq_readys_9", false,-1);
        tracep->declBit(c+10991,"TestHarness ldut fpga axi4deint enq_readys_8", false,-1);
        tracep->declBit(c+10979,"TestHarness ldut fpga axi4deint enq_readys_7", false,-1);
        tracep->declBit(c+10967,"TestHarness ldut fpga axi4deint enq_readys_6", false,-1);
        tracep->declBit(c+10955,"TestHarness ldut fpga axi4deint enq_readys_5", false,-1);
        tracep->declBit(c+10943,"TestHarness ldut fpga axi4deint enq_readys_4", false,-1);
        tracep->declBit(c+10931,"TestHarness ldut fpga axi4deint enq_readys_3", false,-1);
        tracep->declBit(c+10919,"TestHarness ldut fpga axi4deint enq_readys_2", false,-1);
        tracep->declBit(c+10907,"TestHarness ldut fpga axi4deint enq_readys_1", false,-1);
        tracep->declBit(c+10895,"TestHarness ldut fpga axi4deint enq_readys_0", false,-1);
        tracep->declBit(c+11091,"TestHarness ldut fpga axi4deint bundleOut_0_rready", false,-1);
        tracep->declBit(c+11092,"TestHarness ldut fpga axi4deint pending_inc", false,-1);
        tracep->declBit(c+11086,"TestHarness ldut fpga axi4deint deq_bits_15_last", false,-1);
        tracep->declBit(c+11074,"TestHarness ldut fpga axi4deint deq_bits_14_last", false,-1);
        tracep->declBit(c+11062,"TestHarness ldut fpga axi4deint deq_bits_13_last", false,-1);
        tracep->declBit(c+11050,"TestHarness ldut fpga axi4deint deq_bits_12_last", false,-1);
        tracep->declBit(c+11038,"TestHarness ldut fpga axi4deint deq_bits_11_last", false,-1);
        tracep->declBit(c+11026,"TestHarness ldut fpga axi4deint deq_bits_10_last", false,-1);
        tracep->declBit(c+11014,"TestHarness ldut fpga axi4deint deq_bits_9_last", false,-1);
        tracep->declBit(c+11002,"TestHarness ldut fpga axi4deint deq_bits_8_last", false,-1);
        tracep->declBit(c+10990,"TestHarness ldut fpga axi4deint deq_bits_7_last", false,-1);
        tracep->declBit(c+10978,"TestHarness ldut fpga axi4deint deq_bits_6_last", false,-1);
        tracep->declBit(c+10966,"TestHarness ldut fpga axi4deint deq_bits_5_last", false,-1);
        tracep->declBit(c+10954,"TestHarness ldut fpga axi4deint deq_bits_4_last", false,-1);
        tracep->declBit(c+10942,"TestHarness ldut fpga axi4deint deq_bits_3_last", false,-1);
        tracep->declBit(c+10930,"TestHarness ldut fpga axi4deint deq_bits_2_last", false,-1);
        tracep->declBit(c+10918,"TestHarness ldut fpga axi4deint deq_bits_1_last", false,-1);
        tracep->declBit(c+10906,"TestHarness ldut fpga axi4deint deq_bits_0_last", false,-1);
        tracep->declBit(c+11093,"TestHarness ldut fpga axi4deint bundleIn_0_rlast", false,-1);
        tracep->declBit(c+11094,"TestHarness ldut fpga axi4deint pending_dec", false,-1);
        tracep->declBus(c+11095,"TestHarness ldut fpga axi4deint pending_next", false,-1, 3,0);
        tracep->declBit(c+11096,"TestHarness ldut fpga axi4deint pending_lo_lo_lo_lo", false,-1);
        tracep->declBus(c+11097,"TestHarness ldut fpga axi4deint pending_count_1", false,-1, 3,0);
        tracep->declBit(c+11098,"TestHarness ldut fpga axi4deint pending_inc_1", false,-1);
        tracep->declBit(c+11099,"TestHarness ldut fpga axi4deint pending_dec_1", false,-1);
        tracep->declBus(c+11100,"TestHarness ldut fpga axi4deint pending_next_1", false,-1, 3,0);
        tracep->declBit(c+11101,"TestHarness ldut fpga axi4deint pending_lo_lo_lo_hi", false,-1);
        tracep->declBus(c+11102,"TestHarness ldut fpga axi4deint pending_count_2", false,-1, 3,0);
        tracep->declBit(c+11103,"TestHarness ldut fpga axi4deint pending_inc_2", false,-1);
        tracep->declBit(c+11104,"TestHarness ldut fpga axi4deint pending_dec_2", false,-1);
        tracep->declBus(c+11105,"TestHarness ldut fpga axi4deint pending_next_2", false,-1, 3,0);
        tracep->declBit(c+11106,"TestHarness ldut fpga axi4deint pending_lo_lo_hi_lo", false,-1);
        tracep->declBus(c+11107,"TestHarness ldut fpga axi4deint pending_count_3", false,-1, 3,0);
        tracep->declBit(c+11108,"TestHarness ldut fpga axi4deint pending_inc_3", false,-1);
        tracep->declBit(c+11109,"TestHarness ldut fpga axi4deint pending_dec_3", false,-1);
        tracep->declBus(c+11110,"TestHarness ldut fpga axi4deint pending_next_3", false,-1, 3,0);
        tracep->declBit(c+11111,"TestHarness ldut fpga axi4deint pending_lo_lo_hi_hi", false,-1);
        tracep->declBus(c+11112,"TestHarness ldut fpga axi4deint pending_count_4", false,-1, 3,0);
        tracep->declBit(c+11113,"TestHarness ldut fpga axi4deint pending_inc_4", false,-1);
        tracep->declBit(c+11114,"TestHarness ldut fpga axi4deint pending_dec_4", false,-1);
        tracep->declBus(c+11115,"TestHarness ldut fpga axi4deint pending_next_4", false,-1, 3,0);
        tracep->declBit(c+11116,"TestHarness ldut fpga axi4deint pending_lo_hi_lo_lo", false,-1);
        tracep->declBus(c+11117,"TestHarness ldut fpga axi4deint pending_count_5", false,-1, 3,0);
        tracep->declBit(c+11118,"TestHarness ldut fpga axi4deint pending_inc_5", false,-1);
        tracep->declBit(c+11119,"TestHarness ldut fpga axi4deint pending_dec_5", false,-1);
        tracep->declBus(c+11120,"TestHarness ldut fpga axi4deint pending_next_5", false,-1, 3,0);
        tracep->declBit(c+11121,"TestHarness ldut fpga axi4deint pending_lo_hi_lo_hi", false,-1);
        tracep->declBus(c+11122,"TestHarness ldut fpga axi4deint pending_count_6", false,-1, 3,0);
        tracep->declBit(c+11123,"TestHarness ldut fpga axi4deint pending_inc_6", false,-1);
        tracep->declBit(c+11124,"TestHarness ldut fpga axi4deint pending_dec_6", false,-1);
        tracep->declBus(c+11125,"TestHarness ldut fpga axi4deint pending_next_6", false,-1, 3,0);
        tracep->declBit(c+11126,"TestHarness ldut fpga axi4deint pending_lo_hi_hi_lo", false,-1);
        tracep->declBus(c+11127,"TestHarness ldut fpga axi4deint pending_count_7", false,-1, 3,0);
        tracep->declBit(c+11128,"TestHarness ldut fpga axi4deint pending_inc_7", false,-1);
        tracep->declBit(c+11129,"TestHarness ldut fpga axi4deint pending_dec_7", false,-1);
        tracep->declBus(c+11130,"TestHarness ldut fpga axi4deint pending_next_7", false,-1, 3,0);
        tracep->declBit(c+11131,"TestHarness ldut fpga axi4deint pending_lo_hi_hi_hi", false,-1);
        tracep->declBus(c+11132,"TestHarness ldut fpga axi4deint pending_count_8", false,-1, 3,0);
        tracep->declBit(c+11133,"TestHarness ldut fpga axi4deint pending_inc_8", false,-1);
        tracep->declBit(c+11134,"TestHarness ldut fpga axi4deint pending_dec_8", false,-1);
        tracep->declBus(c+11135,"TestHarness ldut fpga axi4deint pending_next_8", false,-1, 3,0);
        tracep->declBit(c+11136,"TestHarness ldut fpga axi4deint pending_hi_lo_lo_lo", false,-1);
        tracep->declBus(c+11137,"TestHarness ldut fpga axi4deint pending_count_9", false,-1, 3,0);
        tracep->declBit(c+11138,"TestHarness ldut fpga axi4deint pending_inc_9", false,-1);
        tracep->declBit(c+11139,"TestHarness ldut fpga axi4deint pending_dec_9", false,-1);
        tracep->declBus(c+11140,"TestHarness ldut fpga axi4deint pending_next_9", false,-1, 3,0);
        tracep->declBit(c+11141,"TestHarness ldut fpga axi4deint pending_hi_lo_lo_hi", false,-1);
        tracep->declBus(c+11142,"TestHarness ldut fpga axi4deint pending_count_10", false,-1, 3,0);
        tracep->declBit(c+11143,"TestHarness ldut fpga axi4deint pending_inc_10", false,-1);
        tracep->declBit(c+11144,"TestHarness ldut fpga axi4deint pending_dec_10", false,-1);
        tracep->declBus(c+11145,"TestHarness ldut fpga axi4deint pending_next_10", false,-1, 3,0);
        tracep->declBit(c+11146,"TestHarness ldut fpga axi4deint pending_hi_lo_hi_lo", false,-1);
        tracep->declBus(c+11147,"TestHarness ldut fpga axi4deint pending_count_11", false,-1, 3,0);
        tracep->declBit(c+11148,"TestHarness ldut fpga axi4deint pending_inc_11", false,-1);
        tracep->declBit(c+11149,"TestHarness ldut fpga axi4deint pending_dec_11", false,-1);
        tracep->declBus(c+11150,"TestHarness ldut fpga axi4deint pending_next_11", false,-1, 3,0);
        tracep->declBit(c+11151,"TestHarness ldut fpga axi4deint pending_hi_lo_hi_hi", false,-1);
        tracep->declBus(c+11152,"TestHarness ldut fpga axi4deint pending_count_12", false,-1, 3,0);
        tracep->declBit(c+11153,"TestHarness ldut fpga axi4deint pending_inc_12", false,-1);
        tracep->declBit(c+11154,"TestHarness ldut fpga axi4deint pending_dec_12", false,-1);
        tracep->declBus(c+11155,"TestHarness ldut fpga axi4deint pending_next_12", false,-1, 3,0);
        tracep->declBit(c+11156,"TestHarness ldut fpga axi4deint pending_hi_hi_lo_lo", false,-1);
        tracep->declBus(c+11157,"TestHarness ldut fpga axi4deint pending_count_13", false,-1, 3,0);
        tracep->declBit(c+11158,"TestHarness ldut fpga axi4deint pending_inc_13", false,-1);
        tracep->declBit(c+11159,"TestHarness ldut fpga axi4deint pending_dec_13", false,-1);
        tracep->declBus(c+11160,"TestHarness ldut fpga axi4deint pending_next_13", false,-1, 3,0);
        tracep->declBit(c+11161,"TestHarness ldut fpga axi4deint pending_hi_hi_lo_hi", false,-1);
        tracep->declBus(c+11162,"TestHarness ldut fpga axi4deint pending_count_14", false,-1, 3,0);
        tracep->declBit(c+11163,"TestHarness ldut fpga axi4deint pending_inc_14", false,-1);
        tracep->declBit(c+11164,"TestHarness ldut fpga axi4deint pending_dec_14", false,-1);
        tracep->declBus(c+11165,"TestHarness ldut fpga axi4deint pending_next_14", false,-1, 3,0);
        tracep->declBit(c+11166,"TestHarness ldut fpga axi4deint pending_hi_hi_hi_lo", false,-1);
        tracep->declBus(c+11167,"TestHarness ldut fpga axi4deint pending_count_15", false,-1, 3,0);
        tracep->declBit(c+11168,"TestHarness ldut fpga axi4deint pending_inc_15", false,-1);
        tracep->declBit(c+11169,"TestHarness ldut fpga axi4deint pending_dec_15", false,-1);
        tracep->declBus(c+11170,"TestHarness ldut fpga axi4deint pending_next_15", false,-1, 3,0);
        tracep->declBit(c+11171,"TestHarness ldut fpga axi4deint pending_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+11172,"TestHarness ldut fpga axi4deint pending_lo", false,-1, 7,0);
        tracep->declBus(c+11173,"TestHarness ldut fpga axi4deint pending", false,-1, 15,0);
        tracep->declBus(c+11174,"TestHarness ldut fpga axi4deint winner", false,-1, 16,0);
        tracep->declBit(c+11175,"TestHarness ldut fpga axi4deint deq_id_hi", false,-1);
        tracep->declBus(c+11176,"TestHarness ldut fpga axi4deint deq_id_lo", false,-1, 15,0);
        tracep->declBit(c+11175,"TestHarness ldut fpga axi4deint deq_id_hi_1", false,-1);
        tracep->declBus(c+11177,"TestHarness ldut fpga axi4deint deq_id_hi_2", false,-1, 7,0);
        tracep->declBus(c+11178,"TestHarness ldut fpga axi4deint deq_id_lo_1", false,-1, 7,0);
        tracep->declBit(c+11179,"TestHarness ldut fpga axi4deint deq_id_hi_3", false,-1);
        tracep->declBus(c+11180,"TestHarness ldut fpga axi4deint deq_id_hi_4", false,-1, 3,0);
        tracep->declBus(c+11181,"TestHarness ldut fpga axi4deint deq_id_lo_2", false,-1, 3,0);
        tracep->declBit(c+11182,"TestHarness ldut fpga axi4deint deq_id_hi_5", false,-1);
        tracep->declBus(c+11183,"TestHarness ldut fpga axi4deint deq_id_hi_6", false,-1, 1,0);
        tracep->declBus(c+11184,"TestHarness ldut fpga axi4deint deq_id_lo_3", false,-1, 1,0);
        tracep->declBit(c+11185,"TestHarness ldut fpga axi4deint deq_id_hi_7", false,-1);
        tracep->declBit(c+11186,"TestHarness ldut fpga axi4deint deq_id_lo_4", false,-1);
        tracep->declBit(c+10905,"TestHarness ldut fpga axi4deint deq_bits_0_echo_extra_id", false,-1);
        tracep->declBit(c+10917,"TestHarness ldut fpga axi4deint deq_bits_1_echo_extra_id", false,-1);
        tracep->declBit(c+10929,"TestHarness ldut fpga axi4deint deq_bits_2_echo_extra_id", false,-1);
        tracep->declBit(c+10941,"TestHarness ldut fpga axi4deint deq_bits_3_echo_extra_id", false,-1);
        tracep->declBit(c+10953,"TestHarness ldut fpga axi4deint deq_bits_4_echo_extra_id", false,-1);
        tracep->declBit(c+10965,"TestHarness ldut fpga axi4deint deq_bits_5_echo_extra_id", false,-1);
        tracep->declBit(c+10977,"TestHarness ldut fpga axi4deint deq_bits_6_echo_extra_id", false,-1);
        tracep->declBit(c+10989,"TestHarness ldut fpga axi4deint deq_bits_7_echo_extra_id", false,-1);
        tracep->declBit(c+11001,"TestHarness ldut fpga axi4deint deq_bits_8_echo_extra_id", false,-1);
        tracep->declBit(c+11013,"TestHarness ldut fpga axi4deint deq_bits_9_echo_extra_id", false,-1);
        tracep->declBit(c+11025,"TestHarness ldut fpga axi4deint deq_bits_10_echo_extra_id", false,-1);
        tracep->declBit(c+11037,"TestHarness ldut fpga axi4deint deq_bits_11_echo_extra_id", false,-1);
        tracep->declBit(c+11049,"TestHarness ldut fpga axi4deint deq_bits_12_echo_extra_id", false,-1);
        tracep->declBit(c+11061,"TestHarness ldut fpga axi4deint deq_bits_13_echo_extra_id", false,-1);
        tracep->declBit(c+11073,"TestHarness ldut fpga axi4deint deq_bits_14_echo_extra_id", false,-1);
        tracep->declBit(c+11085,"TestHarness ldut fpga axi4deint deq_bits_15_echo_extra_id", false,-1);
        tracep->declBus(c+10904,"TestHarness ldut fpga axi4deint deq_bits_0_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+10916,"TestHarness ldut fpga axi4deint deq_bits_1_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+10928,"TestHarness ldut fpga axi4deint deq_bits_2_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+10940,"TestHarness ldut fpga axi4deint deq_bits_3_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+10952,"TestHarness ldut fpga axi4deint deq_bits_4_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+10964,"TestHarness ldut fpga axi4deint deq_bits_5_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+10976,"TestHarness ldut fpga axi4deint deq_bits_6_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+10988,"TestHarness ldut fpga axi4deint deq_bits_7_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+11000,"TestHarness ldut fpga axi4deint deq_bits_8_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+11012,"TestHarness ldut fpga axi4deint deq_bits_9_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+11024,"TestHarness ldut fpga axi4deint deq_bits_10_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+11036,"TestHarness ldut fpga axi4deint deq_bits_11_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+11048,"TestHarness ldut fpga axi4deint deq_bits_12_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+11060,"TestHarness ldut fpga axi4deint deq_bits_13_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+11072,"TestHarness ldut fpga axi4deint deq_bits_14_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+11084,"TestHarness ldut fpga axi4deint deq_bits_15_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+10903,"TestHarness ldut fpga axi4deint deq_bits_0_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10915,"TestHarness ldut fpga axi4deint deq_bits_1_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10927,"TestHarness ldut fpga axi4deint deq_bits_2_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10939,"TestHarness ldut fpga axi4deint deq_bits_3_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10951,"TestHarness ldut fpga axi4deint deq_bits_4_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10963,"TestHarness ldut fpga axi4deint deq_bits_5_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10975,"TestHarness ldut fpga axi4deint deq_bits_6_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10987,"TestHarness ldut fpga axi4deint deq_bits_7_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10999,"TestHarness ldut fpga axi4deint deq_bits_8_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11011,"TestHarness ldut fpga axi4deint deq_bits_9_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11023,"TestHarness ldut fpga axi4deint deq_bits_10_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11035,"TestHarness ldut fpga axi4deint deq_bits_11_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11047,"TestHarness ldut fpga axi4deint deq_bits_12_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11059,"TestHarness ldut fpga axi4deint deq_bits_13_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11071,"TestHarness ldut fpga axi4deint deq_bits_14_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11083,"TestHarness ldut fpga axi4deint deq_bits_15_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10902,"TestHarness ldut fpga axi4deint deq_bits_0_resp", false,-1, 1,0);
        tracep->declBus(c+10914,"TestHarness ldut fpga axi4deint deq_bits_1_resp", false,-1, 1,0);
        tracep->declBus(c+10926,"TestHarness ldut fpga axi4deint deq_bits_2_resp", false,-1, 1,0);
        tracep->declBus(c+10938,"TestHarness ldut fpga axi4deint deq_bits_3_resp", false,-1, 1,0);
        tracep->declBus(c+10950,"TestHarness ldut fpga axi4deint deq_bits_4_resp", false,-1, 1,0);
        tracep->declBus(c+10962,"TestHarness ldut fpga axi4deint deq_bits_5_resp", false,-1, 1,0);
        tracep->declBus(c+10974,"TestHarness ldut fpga axi4deint deq_bits_6_resp", false,-1, 1,0);
        tracep->declBus(c+10986,"TestHarness ldut fpga axi4deint deq_bits_7_resp", false,-1, 1,0);
        tracep->declBus(c+10998,"TestHarness ldut fpga axi4deint deq_bits_8_resp", false,-1, 1,0);
        tracep->declBus(c+11010,"TestHarness ldut fpga axi4deint deq_bits_9_resp", false,-1, 1,0);
        tracep->declBus(c+11022,"TestHarness ldut fpga axi4deint deq_bits_10_resp", false,-1, 1,0);
        tracep->declBus(c+11034,"TestHarness ldut fpga axi4deint deq_bits_11_resp", false,-1, 1,0);
        tracep->declBus(c+11046,"TestHarness ldut fpga axi4deint deq_bits_12_resp", false,-1, 1,0);
        tracep->declBus(c+11058,"TestHarness ldut fpga axi4deint deq_bits_13_resp", false,-1, 1,0);
        tracep->declBus(c+11070,"TestHarness ldut fpga axi4deint deq_bits_14_resp", false,-1, 1,0);
        tracep->declBus(c+11082,"TestHarness ldut fpga axi4deint deq_bits_15_resp", false,-1, 1,0);
        tracep->declQuad(c+10900,"TestHarness ldut fpga axi4deint deq_bits_0_data", false,-1, 63,0);
        tracep->declQuad(c+10912,"TestHarness ldut fpga axi4deint deq_bits_1_data", false,-1, 63,0);
        tracep->declQuad(c+10924,"TestHarness ldut fpga axi4deint deq_bits_2_data", false,-1, 63,0);
        tracep->declQuad(c+10936,"TestHarness ldut fpga axi4deint deq_bits_3_data", false,-1, 63,0);
        tracep->declQuad(c+10948,"TestHarness ldut fpga axi4deint deq_bits_4_data", false,-1, 63,0);
        tracep->declQuad(c+10960,"TestHarness ldut fpga axi4deint deq_bits_5_data", false,-1, 63,0);
        tracep->declQuad(c+10972,"TestHarness ldut fpga axi4deint deq_bits_6_data", false,-1, 63,0);
        tracep->declQuad(c+10984,"TestHarness ldut fpga axi4deint deq_bits_7_data", false,-1, 63,0);
        tracep->declQuad(c+10996,"TestHarness ldut fpga axi4deint deq_bits_8_data", false,-1, 63,0);
        tracep->declQuad(c+11008,"TestHarness ldut fpga axi4deint deq_bits_9_data", false,-1, 63,0);
        tracep->declQuad(c+11020,"TestHarness ldut fpga axi4deint deq_bits_10_data", false,-1, 63,0);
        tracep->declQuad(c+11032,"TestHarness ldut fpga axi4deint deq_bits_11_data", false,-1, 63,0);
        tracep->declQuad(c+11044,"TestHarness ldut fpga axi4deint deq_bits_12_data", false,-1, 63,0);
        tracep->declQuad(c+11056,"TestHarness ldut fpga axi4deint deq_bits_13_data", false,-1, 63,0);
        tracep->declQuad(c+11068,"TestHarness ldut fpga axi4deint deq_bits_14_data", false,-1, 63,0);
        tracep->declQuad(c+11080,"TestHarness ldut fpga axi4deint deq_bits_15_data", false,-1, 63,0);
        tracep->declBus(c+10899,"TestHarness ldut fpga axi4deint deq_bits_0_id", false,-1, 3,0);
        tracep->declBus(c+10911,"TestHarness ldut fpga axi4deint deq_bits_1_id", false,-1, 3,0);
        tracep->declBus(c+10923,"TestHarness ldut fpga axi4deint deq_bits_2_id", false,-1, 3,0);
        tracep->declBus(c+10935,"TestHarness ldut fpga axi4deint deq_bits_3_id", false,-1, 3,0);
        tracep->declBus(c+10947,"TestHarness ldut fpga axi4deint deq_bits_4_id", false,-1, 3,0);
        tracep->declBus(c+10959,"TestHarness ldut fpga axi4deint deq_bits_5_id", false,-1, 3,0);
        tracep->declBus(c+10971,"TestHarness ldut fpga axi4deint deq_bits_6_id", false,-1, 3,0);
        tracep->declBus(c+10983,"TestHarness ldut fpga axi4deint deq_bits_7_id", false,-1, 3,0);
        tracep->declBus(c+10995,"TestHarness ldut fpga axi4deint deq_bits_8_id", false,-1, 3,0);
        tracep->declBus(c+11007,"TestHarness ldut fpga axi4deint deq_bits_9_id", false,-1, 3,0);
        tracep->declBus(c+11019,"TestHarness ldut fpga axi4deint deq_bits_10_id", false,-1, 3,0);
        tracep->declBus(c+11031,"TestHarness ldut fpga axi4deint deq_bits_11_id", false,-1, 3,0);
        tracep->declBus(c+11043,"TestHarness ldut fpga axi4deint deq_bits_12_id", false,-1, 3,0);
        tracep->declBus(c+11055,"TestHarness ldut fpga axi4deint deq_bits_13_id", false,-1, 3,0);
        tracep->declBus(c+11067,"TestHarness ldut fpga axi4deint deq_bits_14_id", false,-1, 3,0);
        tracep->declBus(c+11079,"TestHarness ldut fpga axi4deint deq_bits_15_id", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_0 reset", false,-1);
        tracep->declBit(c+10895,"TestHarness ldut fpga axi4deint qs_queue_0 io_enq_ready", false,-1);
        tracep->declBit(c+10896,"TestHarness ldut fpga axi4deint qs_queue_0 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_0 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_0 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_0 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_0 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_0 io_enq_bits_last", false,-1);
        tracep->declBit(c+10897,"TestHarness ldut fpga axi4deint qs_queue_0 io_deq_ready", false,-1);
        tracep->declBit(c+10898,"TestHarness ldut fpga axi4deint qs_queue_0 io_deq_valid", false,-1);
        tracep->declBus(c+10899,"TestHarness ldut fpga axi4deint qs_queue_0 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10900,"TestHarness ldut fpga axi4deint qs_queue_0 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10902,"TestHarness ldut fpga axi4deint qs_queue_0 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10903,"TestHarness ldut fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10904,"TestHarness ldut fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10905,"TestHarness ldut fpga axi4deint qs_queue_0 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10906,"TestHarness ldut fpga axi4deint qs_queue_0 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11187+i*1,"TestHarness ldut fpga axi4deint qs_queue_0 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10899,"TestHarness ldut fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11195,"TestHarness ldut fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_0 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11196,"TestHarness ldut fpga axi4deint qs_queue_0 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_0 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11197,"TestHarness ldut fpga axi4deint qs_queue_0 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11198+i*2,"TestHarness ldut fpga axi4deint qs_queue_0 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10900,"TestHarness ldut fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11195,"TestHarness ldut fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_0 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11196,"TestHarness ldut fpga axi4deint qs_queue_0 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_0 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11197,"TestHarness ldut fpga axi4deint qs_queue_0 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11214+i*1,"TestHarness ldut fpga axi4deint qs_queue_0 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10902,"TestHarness ldut fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11195,"TestHarness ldut fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_0 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11196,"TestHarness ldut fpga axi4deint qs_queue_0 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_0 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11197,"TestHarness ldut fpga axi4deint qs_queue_0 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11222+i*1,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10903,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11195,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11196,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11197,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11230+i*1,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10904,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11195,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11196,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11197,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11238+i*1,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+10905,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11195,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11196,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11197,"TestHarness ldut fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11246+i*1,"TestHarness ldut fpga axi4deint qs_queue_0 ram_last", true,(i+0));}}
        tracep->declBit(c+10906,"TestHarness ldut fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11195,"TestHarness ldut fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_0 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11196,"TestHarness ldut fpga axi4deint qs_queue_0 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_0 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11197,"TestHarness ldut fpga axi4deint qs_queue_0 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11196,"TestHarness ldut fpga axi4deint qs_queue_0 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11195,"TestHarness ldut fpga axi4deint qs_queue_0 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11254,"TestHarness ldut fpga axi4deint qs_queue_0 maybe_full", false,-1);
        tracep->declBit(c+11255,"TestHarness ldut fpga axi4deint qs_queue_0 ptr_match", false,-1);
        tracep->declBit(c+11256,"TestHarness ldut fpga axi4deint qs_queue_0 empty", false,-1);
        tracep->declBit(c+11257,"TestHarness ldut fpga axi4deint qs_queue_0 full", false,-1);
        tracep->declBit(c+11258,"TestHarness ldut fpga axi4deint qs_queue_0 do_enq", false,-1);
        tracep->declBit(c+11259,"TestHarness ldut fpga axi4deint qs_queue_0 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_1 reset", false,-1);
        tracep->declBit(c+10907,"TestHarness ldut fpga axi4deint qs_queue_1 io_enq_ready", false,-1);
        tracep->declBit(c+10908,"TestHarness ldut fpga axi4deint qs_queue_1 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_1 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_1 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_1 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_1 io_enq_bits_last", false,-1);
        tracep->declBit(c+10909,"TestHarness ldut fpga axi4deint qs_queue_1 io_deq_ready", false,-1);
        tracep->declBit(c+10910,"TestHarness ldut fpga axi4deint qs_queue_1 io_deq_valid", false,-1);
        tracep->declBus(c+10911,"TestHarness ldut fpga axi4deint qs_queue_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10912,"TestHarness ldut fpga axi4deint qs_queue_1 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10914,"TestHarness ldut fpga axi4deint qs_queue_1 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10915,"TestHarness ldut fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10916,"TestHarness ldut fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10917,"TestHarness ldut fpga axi4deint qs_queue_1 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10918,"TestHarness ldut fpga axi4deint qs_queue_1 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11260+i*1,"TestHarness ldut fpga axi4deint qs_queue_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10911,"TestHarness ldut fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11268,"TestHarness ldut fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11269,"TestHarness ldut fpga axi4deint qs_queue_1 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11270,"TestHarness ldut fpga axi4deint qs_queue_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11271+i*2,"TestHarness ldut fpga axi4deint qs_queue_1 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10912,"TestHarness ldut fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11268,"TestHarness ldut fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_1 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11269,"TestHarness ldut fpga axi4deint qs_queue_1 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_1 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11270,"TestHarness ldut fpga axi4deint qs_queue_1 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11287+i*1,"TestHarness ldut fpga axi4deint qs_queue_1 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10914,"TestHarness ldut fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11268,"TestHarness ldut fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_1 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11269,"TestHarness ldut fpga axi4deint qs_queue_1 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_1 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11270,"TestHarness ldut fpga axi4deint qs_queue_1 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11295+i*1,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10915,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11268,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11269,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11270,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11303+i*1,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10916,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11268,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11269,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11270,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11311+i*1,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+10917,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11268,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11269,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11270,"TestHarness ldut fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11319+i*1,"TestHarness ldut fpga axi4deint qs_queue_1 ram_last", true,(i+0));}}
        tracep->declBit(c+10918,"TestHarness ldut fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11268,"TestHarness ldut fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_1 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11269,"TestHarness ldut fpga axi4deint qs_queue_1 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_1 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11270,"TestHarness ldut fpga axi4deint qs_queue_1 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11269,"TestHarness ldut fpga axi4deint qs_queue_1 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11268,"TestHarness ldut fpga axi4deint qs_queue_1 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11327,"TestHarness ldut fpga axi4deint qs_queue_1 maybe_full", false,-1);
        tracep->declBit(c+11328,"TestHarness ldut fpga axi4deint qs_queue_1 ptr_match", false,-1);
        tracep->declBit(c+11329,"TestHarness ldut fpga axi4deint qs_queue_1 empty", false,-1);
        tracep->declBit(c+11330,"TestHarness ldut fpga axi4deint qs_queue_1 full", false,-1);
        tracep->declBit(c+11331,"TestHarness ldut fpga axi4deint qs_queue_1 do_enq", false,-1);
        tracep->declBit(c+11332,"TestHarness ldut fpga axi4deint qs_queue_1 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_2 reset", false,-1);
        tracep->declBit(c+10919,"TestHarness ldut fpga axi4deint qs_queue_2 io_enq_ready", false,-1);
        tracep->declBit(c+10920,"TestHarness ldut fpga axi4deint qs_queue_2 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_2 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_2 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_2 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_2 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_2 io_enq_bits_last", false,-1);
        tracep->declBit(c+10921,"TestHarness ldut fpga axi4deint qs_queue_2 io_deq_ready", false,-1);
        tracep->declBit(c+10922,"TestHarness ldut fpga axi4deint qs_queue_2 io_deq_valid", false,-1);
        tracep->declBus(c+10923,"TestHarness ldut fpga axi4deint qs_queue_2 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10924,"TestHarness ldut fpga axi4deint qs_queue_2 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10926,"TestHarness ldut fpga axi4deint qs_queue_2 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10927,"TestHarness ldut fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10928,"TestHarness ldut fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10929,"TestHarness ldut fpga axi4deint qs_queue_2 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10930,"TestHarness ldut fpga axi4deint qs_queue_2 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11333+i*1,"TestHarness ldut fpga axi4deint qs_queue_2 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10923,"TestHarness ldut fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11341,"TestHarness ldut fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_2 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11342,"TestHarness ldut fpga axi4deint qs_queue_2 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_2 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11343,"TestHarness ldut fpga axi4deint qs_queue_2 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11344+i*2,"TestHarness ldut fpga axi4deint qs_queue_2 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10924,"TestHarness ldut fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11341,"TestHarness ldut fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_2 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11342,"TestHarness ldut fpga axi4deint qs_queue_2 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_2 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11343,"TestHarness ldut fpga axi4deint qs_queue_2 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11360+i*1,"TestHarness ldut fpga axi4deint qs_queue_2 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10926,"TestHarness ldut fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11341,"TestHarness ldut fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_2 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11342,"TestHarness ldut fpga axi4deint qs_queue_2 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_2 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11343,"TestHarness ldut fpga axi4deint qs_queue_2 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11368+i*1,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10927,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11341,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11342,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11343,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11376+i*1,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10928,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11341,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11342,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11343,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11384+i*1,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+10929,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11341,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11342,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11343,"TestHarness ldut fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11392+i*1,"TestHarness ldut fpga axi4deint qs_queue_2 ram_last", true,(i+0));}}
        tracep->declBit(c+10930,"TestHarness ldut fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11341,"TestHarness ldut fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_2 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11342,"TestHarness ldut fpga axi4deint qs_queue_2 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_2 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11343,"TestHarness ldut fpga axi4deint qs_queue_2 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11342,"TestHarness ldut fpga axi4deint qs_queue_2 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11341,"TestHarness ldut fpga axi4deint qs_queue_2 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11400,"TestHarness ldut fpga axi4deint qs_queue_2 maybe_full", false,-1);
        tracep->declBit(c+11401,"TestHarness ldut fpga axi4deint qs_queue_2 ptr_match", false,-1);
        tracep->declBit(c+11402,"TestHarness ldut fpga axi4deint qs_queue_2 empty", false,-1);
        tracep->declBit(c+11403,"TestHarness ldut fpga axi4deint qs_queue_2 full", false,-1);
        tracep->declBit(c+11404,"TestHarness ldut fpga axi4deint qs_queue_2 do_enq", false,-1);
        tracep->declBit(c+11405,"TestHarness ldut fpga axi4deint qs_queue_2 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_3 reset", false,-1);
        tracep->declBit(c+10931,"TestHarness ldut fpga axi4deint qs_queue_3 io_enq_ready", false,-1);
        tracep->declBit(c+10932,"TestHarness ldut fpga axi4deint qs_queue_3 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_3 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_3 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_3 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_3 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_3 io_enq_bits_last", false,-1);
        tracep->declBit(c+10933,"TestHarness ldut fpga axi4deint qs_queue_3 io_deq_ready", false,-1);
        tracep->declBit(c+10934,"TestHarness ldut fpga axi4deint qs_queue_3 io_deq_valid", false,-1);
        tracep->declBus(c+10935,"TestHarness ldut fpga axi4deint qs_queue_3 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10936,"TestHarness ldut fpga axi4deint qs_queue_3 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10938,"TestHarness ldut fpga axi4deint qs_queue_3 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10939,"TestHarness ldut fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10940,"TestHarness ldut fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10941,"TestHarness ldut fpga axi4deint qs_queue_3 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10942,"TestHarness ldut fpga axi4deint qs_queue_3 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11406+i*1,"TestHarness ldut fpga axi4deint qs_queue_3 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10935,"TestHarness ldut fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11414,"TestHarness ldut fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_3 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11415,"TestHarness ldut fpga axi4deint qs_queue_3 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_3 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11416,"TestHarness ldut fpga axi4deint qs_queue_3 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11417+i*2,"TestHarness ldut fpga axi4deint qs_queue_3 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10936,"TestHarness ldut fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11414,"TestHarness ldut fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_3 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11415,"TestHarness ldut fpga axi4deint qs_queue_3 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_3 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11416,"TestHarness ldut fpga axi4deint qs_queue_3 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11433+i*1,"TestHarness ldut fpga axi4deint qs_queue_3 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10938,"TestHarness ldut fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11414,"TestHarness ldut fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_3 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11415,"TestHarness ldut fpga axi4deint qs_queue_3 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_3 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11416,"TestHarness ldut fpga axi4deint qs_queue_3 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11441+i*1,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10939,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11414,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11415,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11416,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11449+i*1,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10940,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11414,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11415,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11416,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11457+i*1,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+10941,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11414,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11415,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11416,"TestHarness ldut fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11465+i*1,"TestHarness ldut fpga axi4deint qs_queue_3 ram_last", true,(i+0));}}
        tracep->declBit(c+10942,"TestHarness ldut fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11414,"TestHarness ldut fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_3 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11415,"TestHarness ldut fpga axi4deint qs_queue_3 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_3 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11416,"TestHarness ldut fpga axi4deint qs_queue_3 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11415,"TestHarness ldut fpga axi4deint qs_queue_3 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11414,"TestHarness ldut fpga axi4deint qs_queue_3 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11473,"TestHarness ldut fpga axi4deint qs_queue_3 maybe_full", false,-1);
        tracep->declBit(c+11474,"TestHarness ldut fpga axi4deint qs_queue_3 ptr_match", false,-1);
        tracep->declBit(c+11475,"TestHarness ldut fpga axi4deint qs_queue_3 empty", false,-1);
        tracep->declBit(c+11476,"TestHarness ldut fpga axi4deint qs_queue_3 full", false,-1);
        tracep->declBit(c+11477,"TestHarness ldut fpga axi4deint qs_queue_3 do_enq", false,-1);
        tracep->declBit(c+11478,"TestHarness ldut fpga axi4deint qs_queue_3 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_4 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_4 reset", false,-1);
        tracep->declBit(c+10943,"TestHarness ldut fpga axi4deint qs_queue_4 io_enq_ready", false,-1);
        tracep->declBit(c+10944,"TestHarness ldut fpga axi4deint qs_queue_4 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_4 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_4 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_4 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_4 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_4 io_enq_bits_last", false,-1);
        tracep->declBit(c+10945,"TestHarness ldut fpga axi4deint qs_queue_4 io_deq_ready", false,-1);
        tracep->declBit(c+10946,"TestHarness ldut fpga axi4deint qs_queue_4 io_deq_valid", false,-1);
        tracep->declBus(c+10947,"TestHarness ldut fpga axi4deint qs_queue_4 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10948,"TestHarness ldut fpga axi4deint qs_queue_4 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10950,"TestHarness ldut fpga axi4deint qs_queue_4 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10951,"TestHarness ldut fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10952,"TestHarness ldut fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10953,"TestHarness ldut fpga axi4deint qs_queue_4 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10954,"TestHarness ldut fpga axi4deint qs_queue_4 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11479+i*1,"TestHarness ldut fpga axi4deint qs_queue_4 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10947,"TestHarness ldut fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11487,"TestHarness ldut fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_4 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11488,"TestHarness ldut fpga axi4deint qs_queue_4 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_4 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11489,"TestHarness ldut fpga axi4deint qs_queue_4 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11490+i*2,"TestHarness ldut fpga axi4deint qs_queue_4 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10948,"TestHarness ldut fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11487,"TestHarness ldut fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_4 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11488,"TestHarness ldut fpga axi4deint qs_queue_4 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_4 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11489,"TestHarness ldut fpga axi4deint qs_queue_4 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11506+i*1,"TestHarness ldut fpga axi4deint qs_queue_4 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10950,"TestHarness ldut fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11487,"TestHarness ldut fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_4 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11488,"TestHarness ldut fpga axi4deint qs_queue_4 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_4 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11489,"TestHarness ldut fpga axi4deint qs_queue_4 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11514+i*1,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10951,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11487,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11488,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11489,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11522+i*1,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10952,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11487,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11488,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11489,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11530+i*1,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+10953,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11487,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11488,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11489,"TestHarness ldut fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11538+i*1,"TestHarness ldut fpga axi4deint qs_queue_4 ram_last", true,(i+0));}}
        tracep->declBit(c+10954,"TestHarness ldut fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11487,"TestHarness ldut fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_4 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11488,"TestHarness ldut fpga axi4deint qs_queue_4 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_4 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11489,"TestHarness ldut fpga axi4deint qs_queue_4 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11488,"TestHarness ldut fpga axi4deint qs_queue_4 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11487,"TestHarness ldut fpga axi4deint qs_queue_4 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11546,"TestHarness ldut fpga axi4deint qs_queue_4 maybe_full", false,-1);
        tracep->declBit(c+11547,"TestHarness ldut fpga axi4deint qs_queue_4 ptr_match", false,-1);
        tracep->declBit(c+11548,"TestHarness ldut fpga axi4deint qs_queue_4 empty", false,-1);
        tracep->declBit(c+11549,"TestHarness ldut fpga axi4deint qs_queue_4 full", false,-1);
        tracep->declBit(c+11550,"TestHarness ldut fpga axi4deint qs_queue_4 do_enq", false,-1);
        tracep->declBit(c+11551,"TestHarness ldut fpga axi4deint qs_queue_4 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_5 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_5 reset", false,-1);
        tracep->declBit(c+10955,"TestHarness ldut fpga axi4deint qs_queue_5 io_enq_ready", false,-1);
        tracep->declBit(c+10956,"TestHarness ldut fpga axi4deint qs_queue_5 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_5 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_5 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_5 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_5 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_5 io_enq_bits_last", false,-1);
        tracep->declBit(c+10957,"TestHarness ldut fpga axi4deint qs_queue_5 io_deq_ready", false,-1);
        tracep->declBit(c+10958,"TestHarness ldut fpga axi4deint qs_queue_5 io_deq_valid", false,-1);
        tracep->declBus(c+10959,"TestHarness ldut fpga axi4deint qs_queue_5 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10960,"TestHarness ldut fpga axi4deint qs_queue_5 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10962,"TestHarness ldut fpga axi4deint qs_queue_5 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10963,"TestHarness ldut fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10964,"TestHarness ldut fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10965,"TestHarness ldut fpga axi4deint qs_queue_5 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10966,"TestHarness ldut fpga axi4deint qs_queue_5 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11552+i*1,"TestHarness ldut fpga axi4deint qs_queue_5 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10959,"TestHarness ldut fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11560,"TestHarness ldut fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_5 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11561,"TestHarness ldut fpga axi4deint qs_queue_5 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_5 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11562,"TestHarness ldut fpga axi4deint qs_queue_5 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11563+i*2,"TestHarness ldut fpga axi4deint qs_queue_5 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10960,"TestHarness ldut fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11560,"TestHarness ldut fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_5 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11561,"TestHarness ldut fpga axi4deint qs_queue_5 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_5 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11562,"TestHarness ldut fpga axi4deint qs_queue_5 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11579+i*1,"TestHarness ldut fpga axi4deint qs_queue_5 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10962,"TestHarness ldut fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11560,"TestHarness ldut fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_5 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11561,"TestHarness ldut fpga axi4deint qs_queue_5 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_5 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11562,"TestHarness ldut fpga axi4deint qs_queue_5 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11587+i*1,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10963,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11560,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11561,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11562,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11595+i*1,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10964,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11560,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11561,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11562,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11603+i*1,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+10965,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11560,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11561,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11562,"TestHarness ldut fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11611+i*1,"TestHarness ldut fpga axi4deint qs_queue_5 ram_last", true,(i+0));}}
        tracep->declBit(c+10966,"TestHarness ldut fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11560,"TestHarness ldut fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_5 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11561,"TestHarness ldut fpga axi4deint qs_queue_5 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_5 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11562,"TestHarness ldut fpga axi4deint qs_queue_5 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11561,"TestHarness ldut fpga axi4deint qs_queue_5 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11560,"TestHarness ldut fpga axi4deint qs_queue_5 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11619,"TestHarness ldut fpga axi4deint qs_queue_5 maybe_full", false,-1);
        tracep->declBit(c+11620,"TestHarness ldut fpga axi4deint qs_queue_5 ptr_match", false,-1);
        tracep->declBit(c+11621,"TestHarness ldut fpga axi4deint qs_queue_5 empty", false,-1);
        tracep->declBit(c+11622,"TestHarness ldut fpga axi4deint qs_queue_5 full", false,-1);
        tracep->declBit(c+11623,"TestHarness ldut fpga axi4deint qs_queue_5 do_enq", false,-1);
        tracep->declBit(c+11624,"TestHarness ldut fpga axi4deint qs_queue_5 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_6 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_6 reset", false,-1);
        tracep->declBit(c+10967,"TestHarness ldut fpga axi4deint qs_queue_6 io_enq_ready", false,-1);
        tracep->declBit(c+10968,"TestHarness ldut fpga axi4deint qs_queue_6 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_6 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_6 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_6 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_6 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_6 io_enq_bits_last", false,-1);
        tracep->declBit(c+10969,"TestHarness ldut fpga axi4deint qs_queue_6 io_deq_ready", false,-1);
        tracep->declBit(c+10970,"TestHarness ldut fpga axi4deint qs_queue_6 io_deq_valid", false,-1);
        tracep->declBus(c+10971,"TestHarness ldut fpga axi4deint qs_queue_6 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10972,"TestHarness ldut fpga axi4deint qs_queue_6 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10974,"TestHarness ldut fpga axi4deint qs_queue_6 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10975,"TestHarness ldut fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10976,"TestHarness ldut fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10977,"TestHarness ldut fpga axi4deint qs_queue_6 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10978,"TestHarness ldut fpga axi4deint qs_queue_6 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11625+i*1,"TestHarness ldut fpga axi4deint qs_queue_6 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10971,"TestHarness ldut fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11633,"TestHarness ldut fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_6 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11634,"TestHarness ldut fpga axi4deint qs_queue_6 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_6 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11635,"TestHarness ldut fpga axi4deint qs_queue_6 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11636+i*2,"TestHarness ldut fpga axi4deint qs_queue_6 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10972,"TestHarness ldut fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11633,"TestHarness ldut fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_6 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11634,"TestHarness ldut fpga axi4deint qs_queue_6 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_6 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11635,"TestHarness ldut fpga axi4deint qs_queue_6 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11652+i*1,"TestHarness ldut fpga axi4deint qs_queue_6 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10974,"TestHarness ldut fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11633,"TestHarness ldut fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_6 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11634,"TestHarness ldut fpga axi4deint qs_queue_6 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_6 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11635,"TestHarness ldut fpga axi4deint qs_queue_6 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11660+i*1,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10975,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11633,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11634,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11635,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11668+i*1,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10976,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11633,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11634,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11635,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11676+i*1,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+10977,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11633,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11634,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11635,"TestHarness ldut fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11684+i*1,"TestHarness ldut fpga axi4deint qs_queue_6 ram_last", true,(i+0));}}
        tracep->declBit(c+10978,"TestHarness ldut fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11633,"TestHarness ldut fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_6 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11634,"TestHarness ldut fpga axi4deint qs_queue_6 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_6 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11635,"TestHarness ldut fpga axi4deint qs_queue_6 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11634,"TestHarness ldut fpga axi4deint qs_queue_6 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11633,"TestHarness ldut fpga axi4deint qs_queue_6 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11692,"TestHarness ldut fpga axi4deint qs_queue_6 maybe_full", false,-1);
        tracep->declBit(c+11693,"TestHarness ldut fpga axi4deint qs_queue_6 ptr_match", false,-1);
        tracep->declBit(c+11694,"TestHarness ldut fpga axi4deint qs_queue_6 empty", false,-1);
        tracep->declBit(c+11695,"TestHarness ldut fpga axi4deint qs_queue_6 full", false,-1);
        tracep->declBit(c+11696,"TestHarness ldut fpga axi4deint qs_queue_6 do_enq", false,-1);
        tracep->declBit(c+11697,"TestHarness ldut fpga axi4deint qs_queue_6 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_7 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_7 reset", false,-1);
        tracep->declBit(c+10979,"TestHarness ldut fpga axi4deint qs_queue_7 io_enq_ready", false,-1);
        tracep->declBit(c+10980,"TestHarness ldut fpga axi4deint qs_queue_7 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_7 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_7 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_7 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_7 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_7 io_enq_bits_last", false,-1);
        tracep->declBit(c+10981,"TestHarness ldut fpga axi4deint qs_queue_7 io_deq_ready", false,-1);
        tracep->declBit(c+10982,"TestHarness ldut fpga axi4deint qs_queue_7 io_deq_valid", false,-1);
        tracep->declBus(c+10983,"TestHarness ldut fpga axi4deint qs_queue_7 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10984,"TestHarness ldut fpga axi4deint qs_queue_7 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10986,"TestHarness ldut fpga axi4deint qs_queue_7 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10987,"TestHarness ldut fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10988,"TestHarness ldut fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10989,"TestHarness ldut fpga axi4deint qs_queue_7 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+10990,"TestHarness ldut fpga axi4deint qs_queue_7 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11698+i*1,"TestHarness ldut fpga axi4deint qs_queue_7 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10983,"TestHarness ldut fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11706,"TestHarness ldut fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_7 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11707,"TestHarness ldut fpga axi4deint qs_queue_7 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_7 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11708,"TestHarness ldut fpga axi4deint qs_queue_7 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11709+i*2,"TestHarness ldut fpga axi4deint qs_queue_7 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10984,"TestHarness ldut fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11706,"TestHarness ldut fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_7 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11707,"TestHarness ldut fpga axi4deint qs_queue_7 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_7 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11708,"TestHarness ldut fpga axi4deint qs_queue_7 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11725+i*1,"TestHarness ldut fpga axi4deint qs_queue_7 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10986,"TestHarness ldut fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11706,"TestHarness ldut fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_7 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11707,"TestHarness ldut fpga axi4deint qs_queue_7 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_7 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11708,"TestHarness ldut fpga axi4deint qs_queue_7 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11733+i*1,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10987,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11706,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11707,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11708,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11741+i*1,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10988,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11706,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11707,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11708,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11749+i*1,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+10989,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11706,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11707,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11708,"TestHarness ldut fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11757+i*1,"TestHarness ldut fpga axi4deint qs_queue_7 ram_last", true,(i+0));}}
        tracep->declBit(c+10990,"TestHarness ldut fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11706,"TestHarness ldut fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_7 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11707,"TestHarness ldut fpga axi4deint qs_queue_7 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_7 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11708,"TestHarness ldut fpga axi4deint qs_queue_7 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11707,"TestHarness ldut fpga axi4deint qs_queue_7 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11706,"TestHarness ldut fpga axi4deint qs_queue_7 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11765,"TestHarness ldut fpga axi4deint qs_queue_7 maybe_full", false,-1);
        tracep->declBit(c+11766,"TestHarness ldut fpga axi4deint qs_queue_7 ptr_match", false,-1);
        tracep->declBit(c+11767,"TestHarness ldut fpga axi4deint qs_queue_7 empty", false,-1);
        tracep->declBit(c+11768,"TestHarness ldut fpga axi4deint qs_queue_7 full", false,-1);
        tracep->declBit(c+11769,"TestHarness ldut fpga axi4deint qs_queue_7 do_enq", false,-1);
        tracep->declBit(c+11770,"TestHarness ldut fpga axi4deint qs_queue_7 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_8 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_8 reset", false,-1);
        tracep->declBit(c+10991,"TestHarness ldut fpga axi4deint qs_queue_8 io_enq_ready", false,-1);
        tracep->declBit(c+10992,"TestHarness ldut fpga axi4deint qs_queue_8 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_8 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_8 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_8 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_8 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_8 io_enq_bits_last", false,-1);
        tracep->declBit(c+10993,"TestHarness ldut fpga axi4deint qs_queue_8 io_deq_ready", false,-1);
        tracep->declBit(c+10994,"TestHarness ldut fpga axi4deint qs_queue_8 io_deq_valid", false,-1);
        tracep->declBus(c+10995,"TestHarness ldut fpga axi4deint qs_queue_8 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10996,"TestHarness ldut fpga axi4deint qs_queue_8 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10998,"TestHarness ldut fpga axi4deint qs_queue_8 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+10999,"TestHarness ldut fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11000,"TestHarness ldut fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11001,"TestHarness ldut fpga axi4deint qs_queue_8 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11002,"TestHarness ldut fpga axi4deint qs_queue_8 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11771+i*1,"TestHarness ldut fpga axi4deint qs_queue_8 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10995,"TestHarness ldut fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11779,"TestHarness ldut fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_8 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11780,"TestHarness ldut fpga axi4deint qs_queue_8 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_8 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11781,"TestHarness ldut fpga axi4deint qs_queue_8 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11782+i*2,"TestHarness ldut fpga axi4deint qs_queue_8 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10996,"TestHarness ldut fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11779,"TestHarness ldut fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_8 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11780,"TestHarness ldut fpga axi4deint qs_queue_8 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_8 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11781,"TestHarness ldut fpga axi4deint qs_queue_8 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11798+i*1,"TestHarness ldut fpga axi4deint qs_queue_8 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10998,"TestHarness ldut fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11779,"TestHarness ldut fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_8 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11780,"TestHarness ldut fpga axi4deint qs_queue_8 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_8 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11781,"TestHarness ldut fpga axi4deint qs_queue_8 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11806+i*1,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10999,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11779,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11780,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11781,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11814+i*1,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11000,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11779,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11780,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11781,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11822+i*1,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+11001,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11779,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11780,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11781,"TestHarness ldut fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11830+i*1,"TestHarness ldut fpga axi4deint qs_queue_8 ram_last", true,(i+0));}}
        tracep->declBit(c+11002,"TestHarness ldut fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11779,"TestHarness ldut fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_8 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11780,"TestHarness ldut fpga axi4deint qs_queue_8 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_8 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11781,"TestHarness ldut fpga axi4deint qs_queue_8 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11780,"TestHarness ldut fpga axi4deint qs_queue_8 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11779,"TestHarness ldut fpga axi4deint qs_queue_8 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11838,"TestHarness ldut fpga axi4deint qs_queue_8 maybe_full", false,-1);
        tracep->declBit(c+11839,"TestHarness ldut fpga axi4deint qs_queue_8 ptr_match", false,-1);
        tracep->declBit(c+11840,"TestHarness ldut fpga axi4deint qs_queue_8 empty", false,-1);
        tracep->declBit(c+11841,"TestHarness ldut fpga axi4deint qs_queue_8 full", false,-1);
        tracep->declBit(c+11842,"TestHarness ldut fpga axi4deint qs_queue_8 do_enq", false,-1);
        tracep->declBit(c+11843,"TestHarness ldut fpga axi4deint qs_queue_8 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_9 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_9 reset", false,-1);
        tracep->declBit(c+11003,"TestHarness ldut fpga axi4deint qs_queue_9 io_enq_ready", false,-1);
        tracep->declBit(c+11004,"TestHarness ldut fpga axi4deint qs_queue_9 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_9 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_9 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_9 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_9 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_9 io_enq_bits_last", false,-1);
        tracep->declBit(c+11005,"TestHarness ldut fpga axi4deint qs_queue_9 io_deq_ready", false,-1);
        tracep->declBit(c+11006,"TestHarness ldut fpga axi4deint qs_queue_9 io_deq_valid", false,-1);
        tracep->declBus(c+11007,"TestHarness ldut fpga axi4deint qs_queue_9 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11008,"TestHarness ldut fpga axi4deint qs_queue_9 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11010,"TestHarness ldut fpga axi4deint qs_queue_9 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11011,"TestHarness ldut fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11012,"TestHarness ldut fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11013,"TestHarness ldut fpga axi4deint qs_queue_9 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11014,"TestHarness ldut fpga axi4deint qs_queue_9 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11844+i*1,"TestHarness ldut fpga axi4deint qs_queue_9 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+11007,"TestHarness ldut fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11852,"TestHarness ldut fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_9 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11853,"TestHarness ldut fpga axi4deint qs_queue_9 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_9 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11854,"TestHarness ldut fpga axi4deint qs_queue_9 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11855+i*2,"TestHarness ldut fpga axi4deint qs_queue_9 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11008,"TestHarness ldut fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11852,"TestHarness ldut fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_9 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11853,"TestHarness ldut fpga axi4deint qs_queue_9 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_9 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11854,"TestHarness ldut fpga axi4deint qs_queue_9 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11871+i*1,"TestHarness ldut fpga axi4deint qs_queue_9 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+11010,"TestHarness ldut fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11852,"TestHarness ldut fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_9 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11853,"TestHarness ldut fpga axi4deint qs_queue_9 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_9 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11854,"TestHarness ldut fpga axi4deint qs_queue_9 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11879+i*1,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11011,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11852,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11853,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11854,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11887+i*1,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11012,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11852,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11853,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11854,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11895+i*1,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+11013,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11852,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11853,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11854,"TestHarness ldut fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11903+i*1,"TestHarness ldut fpga axi4deint qs_queue_9 ram_last", true,(i+0));}}
        tracep->declBit(c+11014,"TestHarness ldut fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11852,"TestHarness ldut fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_9 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11853,"TestHarness ldut fpga axi4deint qs_queue_9 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_9 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11854,"TestHarness ldut fpga axi4deint qs_queue_9 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11853,"TestHarness ldut fpga axi4deint qs_queue_9 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11852,"TestHarness ldut fpga axi4deint qs_queue_9 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11911,"TestHarness ldut fpga axi4deint qs_queue_9 maybe_full", false,-1);
        tracep->declBit(c+11912,"TestHarness ldut fpga axi4deint qs_queue_9 ptr_match", false,-1);
        tracep->declBit(c+11913,"TestHarness ldut fpga axi4deint qs_queue_9 empty", false,-1);
        tracep->declBit(c+11914,"TestHarness ldut fpga axi4deint qs_queue_9 full", false,-1);
        tracep->declBit(c+11915,"TestHarness ldut fpga axi4deint qs_queue_9 do_enq", false,-1);
        tracep->declBit(c+11916,"TestHarness ldut fpga axi4deint qs_queue_9 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_10 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_10 reset", false,-1);
        tracep->declBit(c+11015,"TestHarness ldut fpga axi4deint qs_queue_10 io_enq_ready", false,-1);
        tracep->declBit(c+11016,"TestHarness ldut fpga axi4deint qs_queue_10 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_10 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_10 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_10 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_10 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_10 io_enq_bits_last", false,-1);
        tracep->declBit(c+11017,"TestHarness ldut fpga axi4deint qs_queue_10 io_deq_ready", false,-1);
        tracep->declBit(c+11018,"TestHarness ldut fpga axi4deint qs_queue_10 io_deq_valid", false,-1);
        tracep->declBus(c+11019,"TestHarness ldut fpga axi4deint qs_queue_10 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11020,"TestHarness ldut fpga axi4deint qs_queue_10 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11022,"TestHarness ldut fpga axi4deint qs_queue_10 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11023,"TestHarness ldut fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11024,"TestHarness ldut fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11025,"TestHarness ldut fpga axi4deint qs_queue_10 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11026,"TestHarness ldut fpga axi4deint qs_queue_10 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11917+i*1,"TestHarness ldut fpga axi4deint qs_queue_10 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+11019,"TestHarness ldut fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11925,"TestHarness ldut fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_10 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11926,"TestHarness ldut fpga axi4deint qs_queue_10 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_10 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11927,"TestHarness ldut fpga axi4deint qs_queue_10 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11928+i*2,"TestHarness ldut fpga axi4deint qs_queue_10 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11020,"TestHarness ldut fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11925,"TestHarness ldut fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_10 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11926,"TestHarness ldut fpga axi4deint qs_queue_10 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_10 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11927,"TestHarness ldut fpga axi4deint qs_queue_10 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11944+i*1,"TestHarness ldut fpga axi4deint qs_queue_10 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+11022,"TestHarness ldut fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11925,"TestHarness ldut fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_10 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11926,"TestHarness ldut fpga axi4deint qs_queue_10 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_10 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11927,"TestHarness ldut fpga axi4deint qs_queue_10 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11952+i*1,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11023,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11925,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11926,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11927,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11960+i*1,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11024,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11925,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11926,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11927,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11968+i*1,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+11025,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11925,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11926,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11927,"TestHarness ldut fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11976+i*1,"TestHarness ldut fpga axi4deint qs_queue_10 ram_last", true,(i+0));}}
        tracep->declBit(c+11026,"TestHarness ldut fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11925,"TestHarness ldut fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_10 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11926,"TestHarness ldut fpga axi4deint qs_queue_10 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_10 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11927,"TestHarness ldut fpga axi4deint qs_queue_10 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11926,"TestHarness ldut fpga axi4deint qs_queue_10 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11925,"TestHarness ldut fpga axi4deint qs_queue_10 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11984,"TestHarness ldut fpga axi4deint qs_queue_10 maybe_full", false,-1);
        tracep->declBit(c+11985,"TestHarness ldut fpga axi4deint qs_queue_10 ptr_match", false,-1);
        tracep->declBit(c+11986,"TestHarness ldut fpga axi4deint qs_queue_10 empty", false,-1);
        tracep->declBit(c+11987,"TestHarness ldut fpga axi4deint qs_queue_10 full", false,-1);
        tracep->declBit(c+11988,"TestHarness ldut fpga axi4deint qs_queue_10 do_enq", false,-1);
        tracep->declBit(c+11989,"TestHarness ldut fpga axi4deint qs_queue_10 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_11 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_11 reset", false,-1);
        tracep->declBit(c+11027,"TestHarness ldut fpga axi4deint qs_queue_11 io_enq_ready", false,-1);
        tracep->declBit(c+11028,"TestHarness ldut fpga axi4deint qs_queue_11 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_11 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_11 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_11 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_11 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_11 io_enq_bits_last", false,-1);
        tracep->declBit(c+11029,"TestHarness ldut fpga axi4deint qs_queue_11 io_deq_ready", false,-1);
        tracep->declBit(c+11030,"TestHarness ldut fpga axi4deint qs_queue_11 io_deq_valid", false,-1);
        tracep->declBus(c+11031,"TestHarness ldut fpga axi4deint qs_queue_11 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11032,"TestHarness ldut fpga axi4deint qs_queue_11 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11034,"TestHarness ldut fpga axi4deint qs_queue_11 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11035,"TestHarness ldut fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11036,"TestHarness ldut fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11037,"TestHarness ldut fpga axi4deint qs_queue_11 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11038,"TestHarness ldut fpga axi4deint qs_queue_11 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11990+i*1,"TestHarness ldut fpga axi4deint qs_queue_11 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+11031,"TestHarness ldut fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11998,"TestHarness ldut fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_11 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11999,"TestHarness ldut fpga axi4deint qs_queue_11 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_11 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12000,"TestHarness ldut fpga axi4deint qs_queue_11 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12001+i*2,"TestHarness ldut fpga axi4deint qs_queue_11 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11032,"TestHarness ldut fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11998,"TestHarness ldut fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_11 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11999,"TestHarness ldut fpga axi4deint qs_queue_11 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_11 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12000,"TestHarness ldut fpga axi4deint qs_queue_11 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12017+i*1,"TestHarness ldut fpga axi4deint qs_queue_11 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+11034,"TestHarness ldut fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11998,"TestHarness ldut fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_11 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11999,"TestHarness ldut fpga axi4deint qs_queue_11 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_11 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12000,"TestHarness ldut fpga axi4deint qs_queue_11 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12025+i*1,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11035,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11998,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11999,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12000,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12033+i*1,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11036,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11998,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11999,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12000,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12041+i*1,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+11037,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11998,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11999,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12000,"TestHarness ldut fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12049+i*1,"TestHarness ldut fpga axi4deint qs_queue_11 ram_last", true,(i+0));}}
        tracep->declBit(c+11038,"TestHarness ldut fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11998,"TestHarness ldut fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_11 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11999,"TestHarness ldut fpga axi4deint qs_queue_11 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_11 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12000,"TestHarness ldut fpga axi4deint qs_queue_11 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11999,"TestHarness ldut fpga axi4deint qs_queue_11 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11998,"TestHarness ldut fpga axi4deint qs_queue_11 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12057,"TestHarness ldut fpga axi4deint qs_queue_11 maybe_full", false,-1);
        tracep->declBit(c+12058,"TestHarness ldut fpga axi4deint qs_queue_11 ptr_match", false,-1);
        tracep->declBit(c+12059,"TestHarness ldut fpga axi4deint qs_queue_11 empty", false,-1);
        tracep->declBit(c+12060,"TestHarness ldut fpga axi4deint qs_queue_11 full", false,-1);
        tracep->declBit(c+12061,"TestHarness ldut fpga axi4deint qs_queue_11 do_enq", false,-1);
        tracep->declBit(c+12062,"TestHarness ldut fpga axi4deint qs_queue_11 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_12 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_12 reset", false,-1);
        tracep->declBit(c+11039,"TestHarness ldut fpga axi4deint qs_queue_12 io_enq_ready", false,-1);
        tracep->declBit(c+11040,"TestHarness ldut fpga axi4deint qs_queue_12 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_12 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_12 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_12 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_12 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_12 io_enq_bits_last", false,-1);
        tracep->declBit(c+11041,"TestHarness ldut fpga axi4deint qs_queue_12 io_deq_ready", false,-1);
        tracep->declBit(c+11042,"TestHarness ldut fpga axi4deint qs_queue_12 io_deq_valid", false,-1);
        tracep->declBus(c+11043,"TestHarness ldut fpga axi4deint qs_queue_12 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11044,"TestHarness ldut fpga axi4deint qs_queue_12 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11046,"TestHarness ldut fpga axi4deint qs_queue_12 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11047,"TestHarness ldut fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11048,"TestHarness ldut fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11049,"TestHarness ldut fpga axi4deint qs_queue_12 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11050,"TestHarness ldut fpga axi4deint qs_queue_12 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12063+i*1,"TestHarness ldut fpga axi4deint qs_queue_12 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+11043,"TestHarness ldut fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12071,"TestHarness ldut fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_12 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12072,"TestHarness ldut fpga axi4deint qs_queue_12 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_12 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12073,"TestHarness ldut fpga axi4deint qs_queue_12 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12074+i*2,"TestHarness ldut fpga axi4deint qs_queue_12 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11044,"TestHarness ldut fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12071,"TestHarness ldut fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_12 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12072,"TestHarness ldut fpga axi4deint qs_queue_12 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_12 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12073,"TestHarness ldut fpga axi4deint qs_queue_12 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12090+i*1,"TestHarness ldut fpga axi4deint qs_queue_12 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+11046,"TestHarness ldut fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12071,"TestHarness ldut fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_12 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12072,"TestHarness ldut fpga axi4deint qs_queue_12 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_12 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12073,"TestHarness ldut fpga axi4deint qs_queue_12 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12098+i*1,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11047,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12071,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12072,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12073,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12106+i*1,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11048,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12071,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12072,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12073,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12114+i*1,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+11049,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12071,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12072,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12073,"TestHarness ldut fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12122+i*1,"TestHarness ldut fpga axi4deint qs_queue_12 ram_last", true,(i+0));}}
        tracep->declBit(c+11050,"TestHarness ldut fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12071,"TestHarness ldut fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_12 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12072,"TestHarness ldut fpga axi4deint qs_queue_12 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_12 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12073,"TestHarness ldut fpga axi4deint qs_queue_12 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12072,"TestHarness ldut fpga axi4deint qs_queue_12 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12071,"TestHarness ldut fpga axi4deint qs_queue_12 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12130,"TestHarness ldut fpga axi4deint qs_queue_12 maybe_full", false,-1);
        tracep->declBit(c+12131,"TestHarness ldut fpga axi4deint qs_queue_12 ptr_match", false,-1);
        tracep->declBit(c+12132,"TestHarness ldut fpga axi4deint qs_queue_12 empty", false,-1);
        tracep->declBit(c+12133,"TestHarness ldut fpga axi4deint qs_queue_12 full", false,-1);
        tracep->declBit(c+12134,"TestHarness ldut fpga axi4deint qs_queue_12 do_enq", false,-1);
        tracep->declBit(c+12135,"TestHarness ldut fpga axi4deint qs_queue_12 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_13 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_13 reset", false,-1);
        tracep->declBit(c+11051,"TestHarness ldut fpga axi4deint qs_queue_13 io_enq_ready", false,-1);
        tracep->declBit(c+11052,"TestHarness ldut fpga axi4deint qs_queue_13 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_13 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_13 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_13 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_13 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_13 io_enq_bits_last", false,-1);
        tracep->declBit(c+11053,"TestHarness ldut fpga axi4deint qs_queue_13 io_deq_ready", false,-1);
        tracep->declBit(c+11054,"TestHarness ldut fpga axi4deint qs_queue_13 io_deq_valid", false,-1);
        tracep->declBus(c+11055,"TestHarness ldut fpga axi4deint qs_queue_13 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11056,"TestHarness ldut fpga axi4deint qs_queue_13 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11058,"TestHarness ldut fpga axi4deint qs_queue_13 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11059,"TestHarness ldut fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11060,"TestHarness ldut fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11061,"TestHarness ldut fpga axi4deint qs_queue_13 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11062,"TestHarness ldut fpga axi4deint qs_queue_13 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12136+i*1,"TestHarness ldut fpga axi4deint qs_queue_13 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+11055,"TestHarness ldut fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12144,"TestHarness ldut fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_13 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12145,"TestHarness ldut fpga axi4deint qs_queue_13 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_13 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12146,"TestHarness ldut fpga axi4deint qs_queue_13 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12147+i*2,"TestHarness ldut fpga axi4deint qs_queue_13 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11056,"TestHarness ldut fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12144,"TestHarness ldut fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_13 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12145,"TestHarness ldut fpga axi4deint qs_queue_13 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_13 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12146,"TestHarness ldut fpga axi4deint qs_queue_13 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12163+i*1,"TestHarness ldut fpga axi4deint qs_queue_13 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+11058,"TestHarness ldut fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12144,"TestHarness ldut fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_13 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12145,"TestHarness ldut fpga axi4deint qs_queue_13 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_13 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12146,"TestHarness ldut fpga axi4deint qs_queue_13 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12171+i*1,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11059,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12144,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12145,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12146,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12179+i*1,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11060,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12144,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12145,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12146,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12187+i*1,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+11061,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12144,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12145,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12146,"TestHarness ldut fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12195+i*1,"TestHarness ldut fpga axi4deint qs_queue_13 ram_last", true,(i+0));}}
        tracep->declBit(c+11062,"TestHarness ldut fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12144,"TestHarness ldut fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_13 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12145,"TestHarness ldut fpga axi4deint qs_queue_13 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_13 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12146,"TestHarness ldut fpga axi4deint qs_queue_13 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12145,"TestHarness ldut fpga axi4deint qs_queue_13 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12144,"TestHarness ldut fpga axi4deint qs_queue_13 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12203,"TestHarness ldut fpga axi4deint qs_queue_13 maybe_full", false,-1);
        tracep->declBit(c+12204,"TestHarness ldut fpga axi4deint qs_queue_13 ptr_match", false,-1);
        tracep->declBit(c+12205,"TestHarness ldut fpga axi4deint qs_queue_13 empty", false,-1);
        tracep->declBit(c+12206,"TestHarness ldut fpga axi4deint qs_queue_13 full", false,-1);
        tracep->declBit(c+12207,"TestHarness ldut fpga axi4deint qs_queue_13 do_enq", false,-1);
        tracep->declBit(c+12208,"TestHarness ldut fpga axi4deint qs_queue_13 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_14 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_14 reset", false,-1);
        tracep->declBit(c+11063,"TestHarness ldut fpga axi4deint qs_queue_14 io_enq_ready", false,-1);
        tracep->declBit(c+11064,"TestHarness ldut fpga axi4deint qs_queue_14 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_14 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_14 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_14 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_14 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_14 io_enq_bits_last", false,-1);
        tracep->declBit(c+11065,"TestHarness ldut fpga axi4deint qs_queue_14 io_deq_ready", false,-1);
        tracep->declBit(c+11066,"TestHarness ldut fpga axi4deint qs_queue_14 io_deq_valid", false,-1);
        tracep->declBus(c+11067,"TestHarness ldut fpga axi4deint qs_queue_14 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11068,"TestHarness ldut fpga axi4deint qs_queue_14 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11070,"TestHarness ldut fpga axi4deint qs_queue_14 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11071,"TestHarness ldut fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11072,"TestHarness ldut fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11073,"TestHarness ldut fpga axi4deint qs_queue_14 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11074,"TestHarness ldut fpga axi4deint qs_queue_14 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12209+i*1,"TestHarness ldut fpga axi4deint qs_queue_14 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+11067,"TestHarness ldut fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12217,"TestHarness ldut fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_14 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12218,"TestHarness ldut fpga axi4deint qs_queue_14 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_14 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12219,"TestHarness ldut fpga axi4deint qs_queue_14 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12220+i*2,"TestHarness ldut fpga axi4deint qs_queue_14 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11068,"TestHarness ldut fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12217,"TestHarness ldut fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_14 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12218,"TestHarness ldut fpga axi4deint qs_queue_14 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_14 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12219,"TestHarness ldut fpga axi4deint qs_queue_14 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12236+i*1,"TestHarness ldut fpga axi4deint qs_queue_14 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+11070,"TestHarness ldut fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12217,"TestHarness ldut fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_14 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12218,"TestHarness ldut fpga axi4deint qs_queue_14 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_14 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12219,"TestHarness ldut fpga axi4deint qs_queue_14 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12244+i*1,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11071,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12217,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12218,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12219,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12252+i*1,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11072,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12217,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12218,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12219,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12260+i*1,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+11073,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12217,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12218,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12219,"TestHarness ldut fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12268+i*1,"TestHarness ldut fpga axi4deint qs_queue_14 ram_last", true,(i+0));}}
        tracep->declBit(c+11074,"TestHarness ldut fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12217,"TestHarness ldut fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_14 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12218,"TestHarness ldut fpga axi4deint qs_queue_14 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_14 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12219,"TestHarness ldut fpga axi4deint qs_queue_14 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12218,"TestHarness ldut fpga axi4deint qs_queue_14 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12217,"TestHarness ldut fpga axi4deint qs_queue_14 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12276,"TestHarness ldut fpga axi4deint qs_queue_14 maybe_full", false,-1);
        tracep->declBit(c+12277,"TestHarness ldut fpga axi4deint qs_queue_14 ptr_match", false,-1);
        tracep->declBit(c+12278,"TestHarness ldut fpga axi4deint qs_queue_14 empty", false,-1);
        tracep->declBit(c+12279,"TestHarness ldut fpga axi4deint qs_queue_14 full", false,-1);
        tracep->declBit(c+12280,"TestHarness ldut fpga axi4deint qs_queue_14 do_enq", false,-1);
        tracep->declBit(c+12281,"TestHarness ldut fpga axi4deint qs_queue_14 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint qs_queue_15 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint qs_queue_15 reset", false,-1);
        tracep->declBit(c+11075,"TestHarness ldut fpga axi4deint qs_queue_15 io_enq_ready", false,-1);
        tracep->declBit(c+11076,"TestHarness ldut fpga axi4deint qs_queue_15 io_enq_valid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_15 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_15 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_15 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_15 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_15 io_enq_bits_last", false,-1);
        tracep->declBit(c+11077,"TestHarness ldut fpga axi4deint qs_queue_15 io_deq_ready", false,-1);
        tracep->declBit(c+11078,"TestHarness ldut fpga axi4deint qs_queue_15 io_deq_valid", false,-1);
        tracep->declBus(c+11079,"TestHarness ldut fpga axi4deint qs_queue_15 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+11080,"TestHarness ldut fpga axi4deint qs_queue_15 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+11082,"TestHarness ldut fpga axi4deint qs_queue_15 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+11083,"TestHarness ldut fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11084,"TestHarness ldut fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11085,"TestHarness ldut fpga axi4deint qs_queue_15 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+11086,"TestHarness ldut fpga axi4deint qs_queue_15 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12282+i*1,"TestHarness ldut fpga axi4deint qs_queue_15 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+11079,"TestHarness ldut fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12290,"TestHarness ldut fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint qs_queue_15 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12291,"TestHarness ldut fpga axi4deint qs_queue_15 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_15 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12292,"TestHarness ldut fpga axi4deint qs_queue_15 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12293+i*2,"TestHarness ldut fpga axi4deint qs_queue_15 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11080,"TestHarness ldut fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12290,"TestHarness ldut fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint qs_queue_15 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12291,"TestHarness ldut fpga axi4deint qs_queue_15 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_15 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12292,"TestHarness ldut fpga axi4deint qs_queue_15 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12309+i*1,"TestHarness ldut fpga axi4deint qs_queue_15 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+11082,"TestHarness ldut fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12290,"TestHarness ldut fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint qs_queue_15 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12291,"TestHarness ldut fpga axi4deint qs_queue_15 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_15 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12292,"TestHarness ldut fpga axi4deint qs_queue_15 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12317+i*1,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11083,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12290,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12291,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12292,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12325+i*1,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11084,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12290,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12291,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12292,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12333+i*1,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+11085,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12290,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12291,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12292,"TestHarness ldut fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12341+i*1,"TestHarness ldut fpga axi4deint qs_queue_15 ram_last", true,(i+0));}}
        tracep->declBit(c+11086,"TestHarness ldut fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12290,"TestHarness ldut fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint qs_queue_15 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12291,"TestHarness ldut fpga axi4deint qs_queue_15 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4deint qs_queue_15 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12292,"TestHarness ldut fpga axi4deint qs_queue_15 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12291,"TestHarness ldut fpga axi4deint qs_queue_15 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12290,"TestHarness ldut fpga axi4deint qs_queue_15 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12349,"TestHarness ldut fpga axi4deint qs_queue_15 maybe_full", false,-1);
        tracep->declBit(c+12350,"TestHarness ldut fpga axi4deint qs_queue_15 ptr_match", false,-1);
        tracep->declBit(c+12351,"TestHarness ldut fpga axi4deint qs_queue_15 empty", false,-1);
        tracep->declBit(c+12352,"TestHarness ldut fpga axi4deint qs_queue_15 full", false,-1);
        tracep->declBit(c+12353,"TestHarness ldut fpga axi4deint qs_queue_15 do_enq", false,-1);
        tracep->declBit(c+12354,"TestHarness ldut fpga axi4deint qs_queue_15 do_deq", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18479,"TestHarness ldut fpga axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+6122,"TestHarness ldut fpga axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16278,"TestHarness ldut fpga axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18479,"TestHarness ldut fpga axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6114,"TestHarness ldut fpga axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+6115,"TestHarness ldut fpga axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+6123,"TestHarness ldut fpga axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+6041,"TestHarness ldut fpga axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+6117,"TestHarness ldut fpga axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+6118,"TestHarness ldut fpga axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6119,"TestHarness ldut fpga axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6121,"TestHarness ldut fpga axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6110,"TestHarness ldut fpga axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16278,"TestHarness ldut fpga axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+6114,"TestHarness ldut fpga axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+6115,"TestHarness ldut fpga axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+6116,"TestHarness ldut fpga axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+6041,"TestHarness ldut fpga axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+6117,"TestHarness ldut fpga axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+6118,"TestHarness ldut fpga axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6119,"TestHarness ldut fpga axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6120,"TestHarness ldut fpga axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+6121,"TestHarness ldut fpga axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4_1 reset", false,-1);
        tracep->declBit(c+18438,"TestHarness ldut fpga tl2axi4_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18439,"TestHarness ldut fpga tl2axi4_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga tl2axi4_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga tl2axi4_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga tl2axi4_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18440,"TestHarness ldut fpga tl2axi4_1 auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga tl2axi4_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga tl2axi4_1 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6035,"TestHarness ldut fpga tl2axi4_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+6036,"TestHarness ldut fpga tl2axi4_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+6037,"TestHarness ldut fpga tl2axi4_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6038,"TestHarness ldut fpga tl2axi4_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6039,"TestHarness ldut fpga tl2axi4_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6040,"TestHarness ldut fpga tl2axi4_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+6041,"TestHarness ldut fpga tl2axi4_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6043,"TestHarness ldut fpga tl2axi4_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga tl2axi4_1 auto_out_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga tl2axi4_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18479,"TestHarness ldut fpga tl2axi4_1 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga tl2axi4_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga tl2axi4_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6095,"TestHarness ldut fpga tl2axi4_1 auto_out_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga tl2axi4_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga tl2axi4_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga tl2axi4_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga tl2axi4_1 auto_out_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga tl2axi4_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+6122,"TestHarness ldut fpga tl2axi4_1 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga tl2axi4_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga tl2axi4_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga tl2axi4_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16278,"TestHarness ldut fpga tl2axi4_1 auto_out_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga tl2axi4_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18479,"TestHarness ldut fpga tl2axi4_1 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga tl2axi4_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga tl2axi4_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6114,"TestHarness ldut fpga tl2axi4_1 auto_out_rready", false,-1);
        tracep->declBit(c+6115,"TestHarness ldut fpga tl2axi4_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+6123,"TestHarness ldut fpga tl2axi4_1 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+6041,"TestHarness ldut fpga tl2axi4_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+6117,"TestHarness ldut fpga tl2axi4_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+6118,"TestHarness ldut fpga tl2axi4_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6119,"TestHarness ldut fpga tl2axi4_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6121,"TestHarness ldut fpga tl2axi4_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4_1 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4_1 monitor_reset", false,-1);
        tracep->declBit(c+18946,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18439,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18440,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6035,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+12355,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+6037,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12356,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+12357,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+12358,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+12359,"TestHarness ldut fpga tl2axi4_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4_1 deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4_1 deq_reset", false,-1);
        tracep->declBit(c+12360,"TestHarness ldut fpga tl2axi4_1 deq_io_enq_ready", false,-1);
        tracep->declBit(c+18947,"TestHarness ldut fpga tl2axi4_1 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+18433,"TestHarness ldut fpga tl2axi4_1 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4_1 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18948,"TestHarness ldut fpga tl2axi4_1 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga tl2axi4_1 deq_io_deq_ready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga tl2axi4_1 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga tl2axi4_1 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga tl2axi4_1 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16624,"TestHarness ldut fpga tl2axi4_1 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+12361,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+18949,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+18950,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18556,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+18951,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+18952,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+18479,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18953,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+18556,"TestHarness ldut fpga tl2axi4_1 a_isPut", false,-1);
        tracep->declBus(c+12362,"TestHarness ldut fpga tl2axi4_1 count_7", false,-1, 4,0);
        tracep->declBit(c+12363,"TestHarness ldut fpga tl2axi4_1 idle_6", false,-1);
        tracep->declBit(c+12364,"TestHarness ldut fpga tl2axi4_1 write_6", false,-1);
        tracep->declBit(c+16625,"TestHarness ldut fpga tl2axi4_1 mismatch_6", false,-1);
        tracep->declBit(c+18954,"TestHarness ldut fpga tl2axi4_1 idStall_6", false,-1);
        tracep->declBus(c+12365,"TestHarness ldut fpga tl2axi4_1 count_6", false,-1, 4,0);
        tracep->declBit(c+12366,"TestHarness ldut fpga tl2axi4_1 idle_5", false,-1);
        tracep->declBit(c+12367,"TestHarness ldut fpga tl2axi4_1 write_5", false,-1);
        tracep->declBit(c+16626,"TestHarness ldut fpga tl2axi4_1 mismatch_5", false,-1);
        tracep->declBit(c+18955,"TestHarness ldut fpga tl2axi4_1 idStall_5", false,-1);
        tracep->declBus(c+12368,"TestHarness ldut fpga tl2axi4_1 count_5", false,-1, 4,0);
        tracep->declBit(c+12369,"TestHarness ldut fpga tl2axi4_1 idle_4", false,-1);
        tracep->declBit(c+12370,"TestHarness ldut fpga tl2axi4_1 write_4", false,-1);
        tracep->declBit(c+16627,"TestHarness ldut fpga tl2axi4_1 mismatch_4", false,-1);
        tracep->declBit(c+18956,"TestHarness ldut fpga tl2axi4_1 idStall_4", false,-1);
        tracep->declBus(c+12371,"TestHarness ldut fpga tl2axi4_1 count_4", false,-1, 4,0);
        tracep->declBit(c+12372,"TestHarness ldut fpga tl2axi4_1 idle_3", false,-1);
        tracep->declBit(c+12373,"TestHarness ldut fpga tl2axi4_1 write_3", false,-1);
        tracep->declBit(c+16628,"TestHarness ldut fpga tl2axi4_1 mismatch_3", false,-1);
        tracep->declBit(c+18957,"TestHarness ldut fpga tl2axi4_1 idStall_3", false,-1);
        tracep->declBus(c+12374,"TestHarness ldut fpga tl2axi4_1 count_3", false,-1, 4,0);
        tracep->declBit(c+12375,"TestHarness ldut fpga tl2axi4_1 idle_2", false,-1);
        tracep->declBit(c+12376,"TestHarness ldut fpga tl2axi4_1 write_2", false,-1);
        tracep->declBit(c+16629,"TestHarness ldut fpga tl2axi4_1 mismatch_2", false,-1);
        tracep->declBit(c+18958,"TestHarness ldut fpga tl2axi4_1 idStall_2", false,-1);
        tracep->declBus(c+12377,"TestHarness ldut fpga tl2axi4_1 count_2", false,-1, 4,0);
        tracep->declBit(c+12378,"TestHarness ldut fpga tl2axi4_1 idle_1", false,-1);
        tracep->declBit(c+12379,"TestHarness ldut fpga tl2axi4_1 write_1", false,-1);
        tracep->declBit(c+16630,"TestHarness ldut fpga tl2axi4_1 mismatch_1", false,-1);
        tracep->declBit(c+18959,"TestHarness ldut fpga tl2axi4_1 idStall_1", false,-1);
        tracep->declBus(c+12380,"TestHarness ldut fpga tl2axi4_1 count_1", false,-1, 4,0);
        tracep->declBit(c+12381,"TestHarness ldut fpga tl2axi4_1 idle", false,-1);
        tracep->declBit(c+12382,"TestHarness ldut fpga tl2axi4_1 write", false,-1);
        tracep->declBit(c+16631,"TestHarness ldut fpga tl2axi4_1 mismatch", false,-1);
        tracep->declBit(c+18960,"TestHarness ldut fpga tl2axi4_1 idStall_0", false,-1);
        tracep->declBit(c+12383,"TestHarness ldut fpga tl2axi4_1 count_23", false,-1);
        tracep->declBit(c+12384,"TestHarness ldut fpga tl2axi4_1 idle_22", false,-1);
        tracep->declBit(c+12385,"TestHarness ldut fpga tl2axi4_1 count_22", false,-1);
        tracep->declBit(c+12386,"TestHarness ldut fpga tl2axi4_1 idle_21", false,-1);
        tracep->declBit(c+12387,"TestHarness ldut fpga tl2axi4_1 count_21", false,-1);
        tracep->declBit(c+12388,"TestHarness ldut fpga tl2axi4_1 idle_20", false,-1);
        tracep->declBit(c+12389,"TestHarness ldut fpga tl2axi4_1 count_20", false,-1);
        tracep->declBit(c+12390,"TestHarness ldut fpga tl2axi4_1 idle_19", false,-1);
        tracep->declBit(c+12391,"TestHarness ldut fpga tl2axi4_1 count_19", false,-1);
        tracep->declBit(c+12392,"TestHarness ldut fpga tl2axi4_1 idle_18", false,-1);
        tracep->declBit(c+12393,"TestHarness ldut fpga tl2axi4_1 count_18", false,-1);
        tracep->declBit(c+12394,"TestHarness ldut fpga tl2axi4_1 idle_17", false,-1);
        tracep->declBit(c+12395,"TestHarness ldut fpga tl2axi4_1 count_17", false,-1);
        tracep->declBit(c+12396,"TestHarness ldut fpga tl2axi4_1 idle_16", false,-1);
        tracep->declBit(c+12397,"TestHarness ldut fpga tl2axi4_1 count_16", false,-1);
        tracep->declBit(c+12398,"TestHarness ldut fpga tl2axi4_1 idle_15", false,-1);
        tracep->declBit(c+12399,"TestHarness ldut fpga tl2axi4_1 count_15", false,-1);
        tracep->declBit(c+12400,"TestHarness ldut fpga tl2axi4_1 idle_14", false,-1);
        tracep->declBit(c+12401,"TestHarness ldut fpga tl2axi4_1 count_14", false,-1);
        tracep->declBit(c+12402,"TestHarness ldut fpga tl2axi4_1 idle_13", false,-1);
        tracep->declBit(c+12403,"TestHarness ldut fpga tl2axi4_1 count_13", false,-1);
        tracep->declBit(c+12404,"TestHarness ldut fpga tl2axi4_1 idle_12", false,-1);
        tracep->declBit(c+12405,"TestHarness ldut fpga tl2axi4_1 count_12", false,-1);
        tracep->declBit(c+12406,"TestHarness ldut fpga tl2axi4_1 idle_11", false,-1);
        tracep->declBit(c+12407,"TestHarness ldut fpga tl2axi4_1 count_11", false,-1);
        tracep->declBit(c+12408,"TestHarness ldut fpga tl2axi4_1 idle_10", false,-1);
        tracep->declBit(c+12409,"TestHarness ldut fpga tl2axi4_1 count_10", false,-1);
        tracep->declBit(c+12410,"TestHarness ldut fpga tl2axi4_1 idle_9", false,-1);
        tracep->declBit(c+12411,"TestHarness ldut fpga tl2axi4_1 count_9", false,-1);
        tracep->declBit(c+12412,"TestHarness ldut fpga tl2axi4_1 idle_8", false,-1);
        tracep->declBit(c+12413,"TestHarness ldut fpga tl2axi4_1 count_8", false,-1);
        tracep->declBit(c+12414,"TestHarness ldut fpga tl2axi4_1 idle_7", false,-1);
        tracep->declBus(c+12415,"TestHarness ldut fpga tl2axi4_1 counter", false,-1, 4,0);
        tracep->declBit(c+12416,"TestHarness ldut fpga tl2axi4_1 a_first", false,-1);
        tracep->declBit(c+18961,"TestHarness ldut fpga tl2axi4_1 stall", false,-1);
        tracep->declBit(c+12417,"TestHarness ldut fpga tl2axi4_1 doneAW", false,-1);
        tracep->declBit(c+12361,"TestHarness ldut fpga tl2axi4_1 out_arw_ready", false,-1);
        tracep->declBit(c+12360,"TestHarness ldut fpga tl2axi4_1 out_wready", false,-1);
        tracep->declBit(c+18962,"TestHarness ldut fpga tl2axi4_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+18555,"TestHarness ldut fpga tl2axi4_1 beats1_decode", false,-1, 4,0);
        tracep->declBus(c+18963,"TestHarness ldut fpga tl2axi4_1 beats1", false,-1, 4,0);
        tracep->declBus(c+12418,"TestHarness ldut fpga tl2axi4_1 counter1", false,-1, 4,0);
        tracep->declBit(c+16632,"TestHarness ldut fpga tl2axi4_1 a_last", false,-1);
        tracep->declBit(c+18953,"TestHarness ldut fpga tl2axi4_1 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+18952,"TestHarness ldut fpga tl2axi4_1 queue_arw_valid", false,-1);
        tracep->declBus(c+18964,"TestHarness ldut fpga tl2axi4_1 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+18965,"TestHarness ldut fpga tl2axi4_1 out_arw_valid", false,-1);
        tracep->declBit(c+12419,"TestHarness ldut fpga tl2axi4_1 r_holds_d", false,-1);
        tracep->declBus(c+12420,"TestHarness ldut fpga tl2axi4_1 b_delay", false,-1, 2,0);
        tracep->declBit(c+12421,"TestHarness ldut fpga tl2axi4_1 r_wins", false,-1);
        tracep->declBit(c+6114,"TestHarness ldut fpga tl2axi4_1 bundleOut_0_rready", false,-1);
        tracep->declBit(c+12422,"TestHarness ldut fpga tl2axi4_1 bundleOut_0_bready", false,-1);
        tracep->declBit(c+12423,"TestHarness ldut fpga tl2axi4_1 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+12424,"TestHarness ldut fpga tl2axi4_1 r_first", false,-1);
        tracep->declBit(c+12425,"TestHarness ldut fpga tl2axi4_1 r_denied_r", false,-1);
        tracep->declBit(c+12426,"TestHarness ldut fpga tl2axi4_1 r_corrupt", false,-1);
        tracep->declBit(c+12427,"TestHarness ldut fpga tl2axi4_1 b_denied", false,-1);
        tracep->declBit(c+12428,"TestHarness ldut fpga tl2axi4_1 r_d_corrupt", false,-1);
        tracep->declBit(c+18966,"TestHarness ldut fpga tl2axi4_1 a_sel_0", false,-1);
        tracep->declBit(c+18967,"TestHarness ldut fpga tl2axi4_1 a_sel_1", false,-1);
        tracep->declBit(c+18968,"TestHarness ldut fpga tl2axi4_1 a_sel_2", false,-1);
        tracep->declBit(c+18969,"TestHarness ldut fpga tl2axi4_1 a_sel_3", false,-1);
        tracep->declBit(c+18970,"TestHarness ldut fpga tl2axi4_1 a_sel_4", false,-1);
        tracep->declBit(c+18971,"TestHarness ldut fpga tl2axi4_1 a_sel_5", false,-1);
        tracep->declBit(c+18972,"TestHarness ldut fpga tl2axi4_1 a_sel_6", false,-1);
        tracep->declBit(c+18973,"TestHarness ldut fpga tl2axi4_1 a_sel_7", false,-1);
        tracep->declBit(c+18974,"TestHarness ldut fpga tl2axi4_1 a_sel_8", false,-1);
        tracep->declBit(c+18975,"TestHarness ldut fpga tl2axi4_1 a_sel_9", false,-1);
        tracep->declBit(c+18976,"TestHarness ldut fpga tl2axi4_1 a_sel_10", false,-1);
        tracep->declBit(c+18977,"TestHarness ldut fpga tl2axi4_1 a_sel_11", false,-1);
        tracep->declBit(c+18978,"TestHarness ldut fpga tl2axi4_1 a_sel_12", false,-1);
        tracep->declBit(c+18979,"TestHarness ldut fpga tl2axi4_1 a_sel_13", false,-1);
        tracep->declBit(c+18980,"TestHarness ldut fpga tl2axi4_1 a_sel_14", false,-1);
        tracep->declBit(c+18981,"TestHarness ldut fpga tl2axi4_1 a_sel_15", false,-1);
        tracep->declBit(c+18982,"TestHarness ldut fpga tl2axi4_1 a_sel_16", false,-1);
        tracep->declBit(c+18983,"TestHarness ldut fpga tl2axi4_1 a_sel_17", false,-1);
        tracep->declBit(c+18984,"TestHarness ldut fpga tl2axi4_1 a_sel_18", false,-1);
        tracep->declBit(c+18985,"TestHarness ldut fpga tl2axi4_1 a_sel_19", false,-1);
        tracep->declBit(c+18986,"TestHarness ldut fpga tl2axi4_1 a_sel_20", false,-1);
        tracep->declBit(c+18987,"TestHarness ldut fpga tl2axi4_1 a_sel_21", false,-1);
        tracep->declBit(c+18988,"TestHarness ldut fpga tl2axi4_1 a_sel_22", false,-1);
        tracep->declBus(c+12429,"TestHarness ldut fpga tl2axi4_1 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+12430,"TestHarness ldut fpga tl2axi4_1 d_sel_0", false,-1);
        tracep->declBit(c+12431,"TestHarness ldut fpga tl2axi4_1 d_sel_1", false,-1);
        tracep->declBit(c+12432,"TestHarness ldut fpga tl2axi4_1 d_sel_2", false,-1);
        tracep->declBit(c+12433,"TestHarness ldut fpga tl2axi4_1 d_sel_3", false,-1);
        tracep->declBit(c+12434,"TestHarness ldut fpga tl2axi4_1 d_sel_4", false,-1);
        tracep->declBit(c+12435,"TestHarness ldut fpga tl2axi4_1 d_sel_5", false,-1);
        tracep->declBit(c+12436,"TestHarness ldut fpga tl2axi4_1 d_sel_6", false,-1);
        tracep->declBit(c+12437,"TestHarness ldut fpga tl2axi4_1 d_sel_7", false,-1);
        tracep->declBit(c+12438,"TestHarness ldut fpga tl2axi4_1 d_sel_8", false,-1);
        tracep->declBit(c+12439,"TestHarness ldut fpga tl2axi4_1 d_sel_9", false,-1);
        tracep->declBit(c+12440,"TestHarness ldut fpga tl2axi4_1 d_sel_10", false,-1);
        tracep->declBit(c+12441,"TestHarness ldut fpga tl2axi4_1 d_sel_11", false,-1);
        tracep->declBit(c+12442,"TestHarness ldut fpga tl2axi4_1 d_sel_12", false,-1);
        tracep->declBit(c+12443,"TestHarness ldut fpga tl2axi4_1 d_sel_13", false,-1);
        tracep->declBit(c+12444,"TestHarness ldut fpga tl2axi4_1 d_sel_14", false,-1);
        tracep->declBit(c+12445,"TestHarness ldut fpga tl2axi4_1 d_sel_15", false,-1);
        tracep->declBit(c+12446,"TestHarness ldut fpga tl2axi4_1 d_sel_16", false,-1);
        tracep->declBit(c+12447,"TestHarness ldut fpga tl2axi4_1 d_sel_17", false,-1);
        tracep->declBit(c+12448,"TestHarness ldut fpga tl2axi4_1 d_sel_18", false,-1);
        tracep->declBit(c+12449,"TestHarness ldut fpga tl2axi4_1 d_sel_19", false,-1);
        tracep->declBit(c+12450,"TestHarness ldut fpga tl2axi4_1 d_sel_20", false,-1);
        tracep->declBit(c+12451,"TestHarness ldut fpga tl2axi4_1 d_sel_21", false,-1);
        tracep->declBit(c+12452,"TestHarness ldut fpga tl2axi4_1 d_sel_22", false,-1);
        tracep->declBit(c+12453,"TestHarness ldut fpga tl2axi4_1 d_last", false,-1);
        tracep->declBit(c+18989,"TestHarness ldut fpga tl2axi4_1 inc", false,-1);
        tracep->declBit(c+12454,"TestHarness ldut fpga tl2axi4_1 dec", false,-1);
        tracep->declBit(c+18990,"TestHarness ldut fpga tl2axi4_1 inc_1", false,-1);
        tracep->declBit(c+12455,"TestHarness ldut fpga tl2axi4_1 dec_1", false,-1);
        tracep->declBit(c+18991,"TestHarness ldut fpga tl2axi4_1 inc_2", false,-1);
        tracep->declBit(c+12456,"TestHarness ldut fpga tl2axi4_1 dec_2", false,-1);
        tracep->declBit(c+18992,"TestHarness ldut fpga tl2axi4_1 inc_3", false,-1);
        tracep->declBit(c+12457,"TestHarness ldut fpga tl2axi4_1 dec_3", false,-1);
        tracep->declBit(c+18993,"TestHarness ldut fpga tl2axi4_1 inc_4", false,-1);
        tracep->declBit(c+12458,"TestHarness ldut fpga tl2axi4_1 dec_4", false,-1);
        tracep->declBit(c+18994,"TestHarness ldut fpga tl2axi4_1 inc_5", false,-1);
        tracep->declBit(c+12459,"TestHarness ldut fpga tl2axi4_1 dec_5", false,-1);
        tracep->declBit(c+18995,"TestHarness ldut fpga tl2axi4_1 inc_6", false,-1);
        tracep->declBit(c+12460,"TestHarness ldut fpga tl2axi4_1 dec_6", false,-1);
        tracep->declBit(c+18996,"TestHarness ldut fpga tl2axi4_1 inc_7", false,-1);
        tracep->declBit(c+12461,"TestHarness ldut fpga tl2axi4_1 dec_7", false,-1);
        tracep->declBit(c+18997,"TestHarness ldut fpga tl2axi4_1 inc_8", false,-1);
        tracep->declBit(c+12462,"TestHarness ldut fpga tl2axi4_1 dec_8", false,-1);
        tracep->declBit(c+18998,"TestHarness ldut fpga tl2axi4_1 inc_9", false,-1);
        tracep->declBit(c+12463,"TestHarness ldut fpga tl2axi4_1 dec_9", false,-1);
        tracep->declBit(c+18999,"TestHarness ldut fpga tl2axi4_1 inc_10", false,-1);
        tracep->declBit(c+12464,"TestHarness ldut fpga tl2axi4_1 dec_10", false,-1);
        tracep->declBit(c+19000,"TestHarness ldut fpga tl2axi4_1 inc_11", false,-1);
        tracep->declBit(c+12465,"TestHarness ldut fpga tl2axi4_1 dec_11", false,-1);
        tracep->declBit(c+19001,"TestHarness ldut fpga tl2axi4_1 inc_12", false,-1);
        tracep->declBit(c+12466,"TestHarness ldut fpga tl2axi4_1 dec_12", false,-1);
        tracep->declBit(c+19002,"TestHarness ldut fpga tl2axi4_1 inc_13", false,-1);
        tracep->declBit(c+12467,"TestHarness ldut fpga tl2axi4_1 dec_13", false,-1);
        tracep->declBit(c+19003,"TestHarness ldut fpga tl2axi4_1 inc_14", false,-1);
        tracep->declBit(c+12468,"TestHarness ldut fpga tl2axi4_1 dec_14", false,-1);
        tracep->declBit(c+19004,"TestHarness ldut fpga tl2axi4_1 inc_15", false,-1);
        tracep->declBit(c+12469,"TestHarness ldut fpga tl2axi4_1 dec_15", false,-1);
        tracep->declBit(c+19005,"TestHarness ldut fpga tl2axi4_1 inc_16", false,-1);
        tracep->declBit(c+12470,"TestHarness ldut fpga tl2axi4_1 dec_16", false,-1);
        tracep->declBit(c+19006,"TestHarness ldut fpga tl2axi4_1 inc_17", false,-1);
        tracep->declBit(c+12471,"TestHarness ldut fpga tl2axi4_1 dec_17", false,-1);
        tracep->declBit(c+19007,"TestHarness ldut fpga tl2axi4_1 inc_18", false,-1);
        tracep->declBit(c+12472,"TestHarness ldut fpga tl2axi4_1 dec_18", false,-1);
        tracep->declBit(c+19008,"TestHarness ldut fpga tl2axi4_1 inc_19", false,-1);
        tracep->declBit(c+12473,"TestHarness ldut fpga tl2axi4_1 dec_19", false,-1);
        tracep->declBit(c+19009,"TestHarness ldut fpga tl2axi4_1 inc_20", false,-1);
        tracep->declBit(c+12474,"TestHarness ldut fpga tl2axi4_1 dec_20", false,-1);
        tracep->declBit(c+19010,"TestHarness ldut fpga tl2axi4_1 inc_21", false,-1);
        tracep->declBit(c+12475,"TestHarness ldut fpga tl2axi4_1 dec_21", false,-1);
        tracep->declBit(c+19011,"TestHarness ldut fpga tl2axi4_1 inc_22", false,-1);
        tracep->declBit(c+12476,"TestHarness ldut fpga tl2axi4_1 dec_22", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4_1 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4_1 monitor reset", false,-1);
        tracep->declBit(c+18946,"TestHarness ldut fpga tl2axi4_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18439,"TestHarness ldut fpga tl2axi4_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga tl2axi4_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga tl2axi4_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga tl2axi4_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18440,"TestHarness ldut fpga tl2axi4_1 monitor io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga tl2axi4_1 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6035,"TestHarness ldut fpga tl2axi4_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+12355,"TestHarness ldut fpga tl2axi4_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+6037,"TestHarness ldut fpga tl2axi4_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12356,"TestHarness ldut fpga tl2axi4_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+12357,"TestHarness ldut fpga tl2axi4_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+12358,"TestHarness ldut fpga tl2axi4_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+12359,"TestHarness ldut fpga tl2axi4_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+54,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+55,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18515,"TestHarness ldut fpga tl2axi4_1 monitor source_ok", false,-1);
        tracep->declBus(c+18516,"TestHarness ldut fpga tl2axi4_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+19012,"TestHarness ldut fpga tl2axi4_1 monitor is_aligned", false,-1);
        tracep->declBus(c+18518,"TestHarness ldut fpga tl2axi4_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18519,"TestHarness ldut fpga tl2axi4_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18520,"TestHarness ldut fpga tl2axi4_1 monitor mask_size", false,-1);
        tracep->declBit(c+19013,"TestHarness ldut fpga tl2axi4_1 monitor mask_bit", false,-1);
        tracep->declBit(c+19014,"TestHarness ldut fpga tl2axi4_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+19015,"TestHarness ldut fpga tl2axi4_1 monitor mask_acc", false,-1);
        tracep->declBit(c+19016,"TestHarness ldut fpga tl2axi4_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18525,"TestHarness ldut fpga tl2axi4_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+19017,"TestHarness ldut fpga tl2axi4_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19018,"TestHarness ldut fpga tl2axi4_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19019,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19020,"TestHarness ldut fpga tl2axi4_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19021,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19022,"TestHarness ldut fpga tl2axi4_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19023,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19024,"TestHarness ldut fpga tl2axi4_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19025,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19026,"TestHarness ldut fpga tl2axi4_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+19027,"TestHarness ldut fpga tl2axi4_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19028,"TestHarness ldut fpga tl2axi4_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19029,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19030,"TestHarness ldut fpga tl2axi4_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19031,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19032,"TestHarness ldut fpga tl2axi4_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19033,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19034,"TestHarness ldut fpga tl2axi4_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19035,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19036,"TestHarness ldut fpga tl2axi4_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19037,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19038,"TestHarness ldut fpga tl2axi4_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19039,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19040,"TestHarness ldut fpga tl2axi4_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19041,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19042,"TestHarness ldut fpga tl2axi4_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19043,"TestHarness ldut fpga tl2axi4_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19044,"TestHarness ldut fpga tl2axi4_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19045,"TestHarness ldut fpga tl2axi4_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+12477,"TestHarness ldut fpga tl2axi4_1 monitor source_ok_1", false,-1);
        tracep->declBus(c+18555,"TestHarness ldut fpga tl2axi4_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+18556,"TestHarness ldut fpga tl2axi4_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12478,"TestHarness ldut fpga tl2axi4_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+12479,"TestHarness ldut fpga tl2axi4_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+12480,"TestHarness ldut fpga tl2axi4_1 monitor a_first", false,-1);
        tracep->declBus(c+12481,"TestHarness ldut fpga tl2axi4_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12482,"TestHarness ldut fpga tl2axi4_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+12483,"TestHarness ldut fpga tl2axi4_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+12484,"TestHarness ldut fpga tl2axi4_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+12485,"TestHarness ldut fpga tl2axi4_1 monitor address", false,-1, 30,0);
        tracep->declBus(c+12486,"TestHarness ldut fpga tl2axi4_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+6218,"TestHarness ldut fpga tl2axi4_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12487,"TestHarness ldut fpga tl2axi4_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+12488,"TestHarness ldut fpga tl2axi4_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+12489,"TestHarness ldut fpga tl2axi4_1 monitor d_first", false,-1);
        tracep->declBus(c+12490,"TestHarness ldut fpga tl2axi4_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12491,"TestHarness ldut fpga tl2axi4_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+12492,"TestHarness ldut fpga tl2axi4_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+12493,"TestHarness ldut fpga tl2axi4_1 monitor denied", false,-1);
        tracep->declArray(c+12494,"TestHarness ldut fpga tl2axi4_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+12498,"TestHarness ldut fpga tl2axi4_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+12514,"TestHarness ldut fpga tl2axi4_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+12546,"TestHarness ldut fpga tl2axi4_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+12547,"TestHarness ldut fpga tl2axi4_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+12548,"TestHarness ldut fpga tl2axi4_1 monitor a_first_1", false,-1);
        tracep->declBus(c+12549,"TestHarness ldut fpga tl2axi4_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+12550,"TestHarness ldut fpga tl2axi4_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+12551,"TestHarness ldut fpga tl2axi4_1 monitor d_first_1", false,-1);
        tracep->declArray(c+19046,"TestHarness ldut fpga tl2axi4_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16633,"TestHarness ldut fpga tl2axi4_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16634,"TestHarness ldut fpga tl2axi4_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16635,"TestHarness ldut fpga tl2axi4_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+12552,"TestHarness ldut fpga tl2axi4_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+12556,"TestHarness ldut fpga tl2axi4_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16639,"TestHarness ldut fpga tl2axi4_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+12560,"TestHarness ldut fpga tl2axi4_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+12561,"TestHarness ldut fpga tl2axi4_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16640,"TestHarness ldut fpga tl2axi4_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+12562,"TestHarness ldut fpga tl2axi4_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16656,"TestHarness ldut fpga tl2axi4_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+12578,"TestHarness ldut fpga tl2axi4_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+12610,"TestHarness ldut fpga tl2axi4_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+12611,"TestHarness ldut fpga tl2axi4_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+12615,"TestHarness ldut fpga tl2axi4_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+12647,"TestHarness ldut fpga tl2axi4_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+12648,"TestHarness ldut fpga tl2axi4_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+12649,"TestHarness ldut fpga tl2axi4_1 monitor d_first_2", false,-1);
        tracep->declArray(c+12650,"TestHarness ldut fpga tl2axi4_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+12654,"TestHarness ldut fpga tl2axi4_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+12655,"TestHarness ldut fpga tl2axi4_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+12687,"TestHarness ldut fpga tl2axi4_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+54,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+54,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+55,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+55,"TestHarness ldut fpga tl2axi4_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4_1 deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4_1 deq reset", false,-1);
        tracep->declBit(c+12360,"TestHarness ldut fpga tl2axi4_1 deq io_enq_ready", false,-1);
        tracep->declBit(c+18947,"TestHarness ldut fpga tl2axi4_1 deq io_enq_valid", false,-1);
        tracep->declQuad(c+18433,"TestHarness ldut fpga tl2axi4_1 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4_1 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18948,"TestHarness ldut fpga tl2axi4_1 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga tl2axi4_1 deq io_deq_ready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga tl2axi4_1 deq io_deq_valid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga tl2axi4_1 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga tl2axi4_1 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16624,"TestHarness ldut fpga tl2axi4_1 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+12688+i*2,"TestHarness ldut fpga tl2axi4_1 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+12690,"TestHarness ldut fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18433,"TestHarness ldut fpga tl2axi4_1 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4_1 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16688,"TestHarness ldut fpga tl2axi4_1 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12692+i*1,"TestHarness ldut fpga tl2axi4_1 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+12693,"TestHarness ldut fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4_1 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4_1 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16688,"TestHarness ldut fpga tl2axi4_1 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12694+i*1,"TestHarness ldut fpga tl2axi4_1 deq ram_last", true,(i+0));}}
        tracep->declBit(c+12695,"TestHarness ldut fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18948,"TestHarness ldut fpga tl2axi4_1 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4_1 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16688,"TestHarness ldut fpga tl2axi4_1 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+12696,"TestHarness ldut fpga tl2axi4_1 deq maybe_full", false,-1);
        tracep->declBit(c+12360,"TestHarness ldut fpga tl2axi4_1 deq empty", false,-1);
        tracep->declBit(c+16688,"TestHarness ldut fpga tl2axi4_1 deq do_enq", false,-1);
        tracep->declBit(c+16689,"TestHarness ldut fpga tl2axi4_1 deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq reset", false,-1);
        tracep->declBit(c+12361,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+18949,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+18950,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18556,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+18951,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+18952,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+18479,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18953,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12697+i*1,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+12698,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18950,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16690,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12699+i*1,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12700,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18429,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16690,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12701+i*1,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12702,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16690,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12703+i*1,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+12704,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18556,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+16690,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+12705,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+12361,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq empty", false,-1);
        tracep->declBit(c+16690,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+16691,"TestHarness ldut fpga tl2axi4_1 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga fixer clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga fixer reset", false,-1);
        tracep->declBit(c+18480,"TestHarness ldut fpga fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+6124,"TestHarness ldut fpga fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+18445,"TestHarness ldut fpga fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18452,"TestHarness ldut fpga fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18453,"TestHarness ldut fpga fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18443,"TestHarness ldut fpga fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+6051,"TestHarness ldut fpga fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+18445,"TestHarness ldut fpga fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18452,"TestHarness ldut fpga fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18453,"TestHarness ldut fpga fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga fixer monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga fixer monitor_reset", false,-1);
        tracep->declBit(c+19050,"TestHarness ldut fpga fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+6124,"TestHarness ldut fpga fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18445,"TestHarness ldut fpga fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18453,"TestHarness ldut fpga fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+12706,"TestHarness ldut fpga fixer a_id", false,-1, 1,0);
        tracep->declBit(c+12707,"TestHarness ldut fpga fixer a_noDomain", false,-1);
        tracep->declBit(c+12708,"TestHarness ldut fpga fixer stalls_a_sel", false,-1);
        tracep->declBus(c+12709,"TestHarness ldut fpga fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+12710,"TestHarness ldut fpga fixer a_first", false,-1);
        tracep->declBit(c+12711,"TestHarness ldut fpga fixer flight_0", false,-1);
        tracep->declBit(c+12712,"TestHarness ldut fpga fixer flight_1", false,-1);
        tracep->declBit(c+12713,"TestHarness ldut fpga fixer flight_2", false,-1);
        tracep->declBit(c+12714,"TestHarness ldut fpga fixer flight_3", false,-1);
        tracep->declBit(c+12715,"TestHarness ldut fpga fixer flight_4", false,-1);
        tracep->declBit(c+12716,"TestHarness ldut fpga fixer flight_5", false,-1);
        tracep->declBit(c+12717,"TestHarness ldut fpga fixer flight_6", false,-1);
        tracep->declBit(c+12718,"TestHarness ldut fpga fixer flight_7", false,-1);
        tracep->declBus(c+12719,"TestHarness ldut fpga fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+12720,"TestHarness ldut fpga fixer stalls_0", false,-1);
        tracep->declBit(c+12721,"TestHarness ldut fpga fixer flight_8", false,-1);
        tracep->declBit(c+12722,"TestHarness ldut fpga fixer flight_9", false,-1);
        tracep->declBit(c+12723,"TestHarness ldut fpga fixer flight_10", false,-1);
        tracep->declBit(c+12724,"TestHarness ldut fpga fixer flight_11", false,-1);
        tracep->declBit(c+12725,"TestHarness ldut fpga fixer flight_12", false,-1);
        tracep->declBit(c+12726,"TestHarness ldut fpga fixer flight_13", false,-1);
        tracep->declBit(c+12727,"TestHarness ldut fpga fixer flight_14", false,-1);
        tracep->declBit(c+12728,"TestHarness ldut fpga fixer flight_15", false,-1);
        tracep->declBus(c+12729,"TestHarness ldut fpga fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+12730,"TestHarness ldut fpga fixer stalls_1", false,-1);
        tracep->declBit(c+12731,"TestHarness ldut fpga fixer stall", false,-1);
        tracep->declBit(c+16692,"TestHarness ldut fpga fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+6505,"TestHarness ldut fpga fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6506,"TestHarness ldut fpga fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12732,"TestHarness ldut fpga fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+19051,"TestHarness ldut fpga fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19052,"TestHarness ldut fpga fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12733,"TestHarness ldut fpga fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+12734,"TestHarness ldut fpga fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12735,"TestHarness ldut fpga fixer d_first_first", false,-1);
        tracep->declBit(c+19053,"TestHarness ldut fpga fixer d_first", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga fixer monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga fixer monitor reset", false,-1);
        tracep->declBit(c+19050,"TestHarness ldut fpga fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+6124,"TestHarness ldut fpga fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18445,"TestHarness ldut fpga fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18453,"TestHarness ldut fpga fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+56,"TestHarness ldut fpga fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+57,"TestHarness ldut fpga fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+12736,"TestHarness ldut fpga fixer monitor source_ok", false,-1);
        tracep->declBus(c+6485,"TestHarness ldut fpga fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+6486,"TestHarness ldut fpga fixer monitor is_aligned", false,-1);
        tracep->declBit(c+6487,"TestHarness ldut fpga fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+6488,"TestHarness ldut fpga fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+6489,"TestHarness ldut fpga fixer monitor mask_size", false,-1);
        tracep->declBit(c+6490,"TestHarness ldut fpga fixer monitor mask_bit", false,-1);
        tracep->declBit(c+6491,"TestHarness ldut fpga fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+12737,"TestHarness ldut fpga fixer monitor mask_acc", false,-1);
        tracep->declBit(c+12738,"TestHarness ldut fpga fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+6494,"TestHarness ldut fpga fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+6495,"TestHarness ldut fpga fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+6496,"TestHarness ldut fpga fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+12739,"TestHarness ldut fpga fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+6498,"TestHarness ldut fpga fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+12740,"TestHarness ldut fpga fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+6500,"TestHarness ldut fpga fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+12741,"TestHarness ldut fpga fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+6502,"TestHarness ldut fpga fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+12742,"TestHarness ldut fpga fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+12743,"TestHarness ldut fpga fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+19054,"TestHarness ldut fpga fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+19055,"TestHarness ldut fpga fixer monitor sink_ok", false,-1);
        tracep->declBus(c+6505,"TestHarness ldut fpga fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6506,"TestHarness ldut fpga fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12744,"TestHarness ldut fpga fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+12745,"TestHarness ldut fpga fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12746,"TestHarness ldut fpga fixer monitor a_first", false,-1);
        tracep->declBus(c+12747,"TestHarness ldut fpga fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12748,"TestHarness ldut fpga fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+12749,"TestHarness ldut fpga fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+12750,"TestHarness ldut fpga fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+19051,"TestHarness ldut fpga fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19052,"TestHarness ldut fpga fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12751,"TestHarness ldut fpga fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+12752,"TestHarness ldut fpga fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12753,"TestHarness ldut fpga fixer monitor d_first", false,-1);
        tracep->declBus(c+12754,"TestHarness ldut fpga fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12755,"TestHarness ldut fpga fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+12756,"TestHarness ldut fpga fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+12757,"TestHarness ldut fpga fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+12758,"TestHarness ldut fpga fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+12759,"TestHarness ldut fpga fixer monitor denied", false,-1);
        tracep->declBus(c+12760,"TestHarness ldut fpga fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+12761,"TestHarness ldut fpga fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+12763,"TestHarness ldut fpga fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+12765,"TestHarness ldut fpga fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12766,"TestHarness ldut fpga fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12767,"TestHarness ldut fpga fixer monitor a_first_1", false,-1);
        tracep->declBus(c+12768,"TestHarness ldut fpga fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12769,"TestHarness ldut fpga fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12770,"TestHarness ldut fpga fixer monitor d_first_1", false,-1);
        tracep->declBus(c+16693,"TestHarness ldut fpga fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16694,"TestHarness ldut fpga fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16695,"TestHarness ldut fpga fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16696,"TestHarness ldut fpga fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16697,"TestHarness ldut fpga fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19056,"TestHarness ldut fpga fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16698,"TestHarness ldut fpga fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16699,"TestHarness ldut fpga fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19057,"TestHarness ldut fpga fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16701,"TestHarness ldut fpga fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+12771,"TestHarness ldut fpga fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+12772,"TestHarness ldut fpga fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+12773,"TestHarness ldut fpga fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+12775,"TestHarness ldut fpga fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+12776,"TestHarness ldut fpga fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+12777,"TestHarness ldut fpga fixer monitor d_first_2", false,-1);
        tracep->declBus(c+16703,"TestHarness ldut fpga fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16704,"TestHarness ldut fpga fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16705,"TestHarness ldut fpga fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+12778,"TestHarness ldut fpga fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+56,"TestHarness ldut fpga fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+56,"TestHarness ldut fpga fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+57,"TestHarness ldut fpga fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+57,"TestHarness ldut fpga fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget reset", false,-1);
        tracep->declBit(c+18481,"TestHarness ldut fpga widget auto_in_a_ready", false,-1);
        tracep->declBit(c+6125,"TestHarness ldut fpga widget auto_in_a_valid", false,-1);
        tracep->declBus(c+6126,"TestHarness ldut fpga widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6127,"TestHarness ldut fpga widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6128,"TestHarness ldut fpga widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6129,"TestHarness ldut fpga widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6130,"TestHarness ldut fpga widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6131,"TestHarness ldut fpga widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18482,"TestHarness ldut fpga widget auto_in_d_ready", false,-1);
        tracep->declBit(c+18483,"TestHarness ldut fpga widget auto_in_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+18484,"TestHarness ldut fpga widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18486,"TestHarness ldut fpga widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18480,"TestHarness ldut fpga widget auto_out_a_ready", false,-1);
        tracep->declBit(c+6124,"TestHarness ldut fpga widget auto_out_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga widget auto_out_d_ready", false,-1);
        tracep->declBit(c+18445,"TestHarness ldut fpga widget auto_out_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18452,"TestHarness ldut fpga widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18453,"TestHarness ldut fpga widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget monitor_reset", false,-1);
        tracep->declBit(c+18481,"TestHarness ldut fpga widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+6125,"TestHarness ldut fpga widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6126,"TestHarness ldut fpga widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6127,"TestHarness ldut fpga widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6128,"TestHarness ldut fpga widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6129,"TestHarness ldut fpga widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6130,"TestHarness ldut fpga widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+18482,"TestHarness ldut fpga widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19059,"TestHarness ldut fpga widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16707,"TestHarness ldut fpga widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+12779,"TestHarness ldut fpga widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+18481,"TestHarness ldut fpga widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+6125,"TestHarness ldut fpga widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+6126,"TestHarness ldut fpga widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6127,"TestHarness ldut fpga widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6128,"TestHarness ldut fpga widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+6129,"TestHarness ldut fpga widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+6130,"TestHarness ldut fpga widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6131,"TestHarness ldut fpga widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+18480,"TestHarness ldut fpga widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+6124,"TestHarness ldut fpga widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+12780,"TestHarness ldut fpga widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+12781,"TestHarness ldut fpga widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+12783,"TestHarness ldut fpga widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+12784,"TestHarness ldut fpga widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+12785,"TestHarness ldut fpga widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+6052,"TestHarness ldut fpga widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+6506,"TestHarness ldut fpga widget repeat_hasData", false,-1);
        tracep->declBus(c+6053,"TestHarness ldut fpga widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+12787,"TestHarness ldut fpga widget repeat_limit", false,-1);
        tracep->declBit(c+12788,"TestHarness ldut fpga widget repeat_count", false,-1);
        tracep->declBit(c+12789,"TestHarness ldut fpga widget repeat_last", false,-1);
        tracep->declBit(c+6124,"TestHarness ldut fpga widget cated_valid", false,-1);
        tracep->declBus(c+6055,"TestHarness ldut fpga widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+12790,"TestHarness ldut fpga widget repeat_sel", false,-1);
        tracep->declBit(c+12791,"TestHarness ldut fpga widget repeat_index", false,-1);
        tracep->declBus(c+12792,"TestHarness ldut fpga widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+12793,"TestHarness ldut fpga widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+12780,"TestHarness ldut fpga widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+12794,"TestHarness ldut fpga widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+12795,"TestHarness ldut fpga widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+19052,"TestHarness ldut fpga widget hasData", false,-1);
        tracep->declBit(c+19060,"TestHarness ldut fpga widget limit", false,-1);
        tracep->declBit(c+12796,"TestHarness ldut fpga widget count", false,-1);
        tracep->declBit(c+19061,"TestHarness ldut fpga widget last", false,-1);
        tracep->declBit(c+16708,"TestHarness ldut fpga widget enable_0", false,-1);
        tracep->declBit(c+12797,"TestHarness ldut fpga widget corrupt_reg", false,-1);
        tracep->declBit(c+16707,"TestHarness ldut fpga widget corrupt_out", false,-1);
        tracep->declBit(c+19062,"TestHarness ldut fpga widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+12798,"TestHarness ldut fpga widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+19063,"TestHarness ldut fpga widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+12799,"TestHarness ldut fpga widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+16709,"TestHarness ldut fpga widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget monitor reset", false,-1);
        tracep->declBit(c+18481,"TestHarness ldut fpga widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+6125,"TestHarness ldut fpga widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6126,"TestHarness ldut fpga widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6127,"TestHarness ldut fpga widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6128,"TestHarness ldut fpga widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6129,"TestHarness ldut fpga widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6130,"TestHarness ldut fpga widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+18482,"TestHarness ldut fpga widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19059,"TestHarness ldut fpga widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16707,"TestHarness ldut fpga widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+58,"TestHarness ldut fpga widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+59,"TestHarness ldut fpga widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+12800,"TestHarness ldut fpga widget monitor source_ok", false,-1);
        tracep->declBus(c+12801,"TestHarness ldut fpga widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+12802,"TestHarness ldut fpga widget monitor is_aligned", false,-1);
        tracep->declBus(c+12803,"TestHarness ldut fpga widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+12804,"TestHarness ldut fpga widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+12805,"TestHarness ldut fpga widget monitor mask_size", false,-1);
        tracep->declBit(c+12806,"TestHarness ldut fpga widget monitor mask_bit", false,-1);
        tracep->declBit(c+12807,"TestHarness ldut fpga widget monitor mask_nbit", false,-1);
        tracep->declBit(c+12808,"TestHarness ldut fpga widget monitor mask_acc", false,-1);
        tracep->declBit(c+12809,"TestHarness ldut fpga widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+12810,"TestHarness ldut fpga widget monitor mask_size_1", false,-1);
        tracep->declBit(c+12811,"TestHarness ldut fpga widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+12812,"TestHarness ldut fpga widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+12813,"TestHarness ldut fpga widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+12814,"TestHarness ldut fpga widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+12815,"TestHarness ldut fpga widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+12816,"TestHarness ldut fpga widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+12817,"TestHarness ldut fpga widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+12818,"TestHarness ldut fpga widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+12819,"TestHarness ldut fpga widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+12820,"TestHarness ldut fpga widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga widget monitor mask_size_2", false,-1);
        tracep->declBit(c+12821,"TestHarness ldut fpga widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+12822,"TestHarness ldut fpga widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+12823,"TestHarness ldut fpga widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+12824,"TestHarness ldut fpga widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+12825,"TestHarness ldut fpga widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+12826,"TestHarness ldut fpga widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+12827,"TestHarness ldut fpga widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+12828,"TestHarness ldut fpga widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+12829,"TestHarness ldut fpga widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+12830,"TestHarness ldut fpga widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+12831,"TestHarness ldut fpga widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+12832,"TestHarness ldut fpga widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+12833,"TestHarness ldut fpga widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+12834,"TestHarness ldut fpga widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+12835,"TestHarness ldut fpga widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+12836,"TestHarness ldut fpga widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+12837,"TestHarness ldut fpga widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+12838,"TestHarness ldut fpga widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+12839,"TestHarness ldut fpga widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+19054,"TestHarness ldut fpga widget monitor source_ok_1", false,-1);
        tracep->declBit(c+19055,"TestHarness ldut fpga widget monitor sink_ok", false,-1);
        tracep->declBus(c+12840,"TestHarness ldut fpga widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+12841,"TestHarness ldut fpga widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12842,"TestHarness ldut fpga widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+12843,"TestHarness ldut fpga widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+12844,"TestHarness ldut fpga widget monitor a_first", false,-1);
        tracep->declBus(c+12845,"TestHarness ldut fpga widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12846,"TestHarness ldut fpga widget monitor size", false,-1, 2,0);
        tracep->declBus(c+12847,"TestHarness ldut fpga widget monitor source", false,-1, 3,0);
        tracep->declBus(c+12848,"TestHarness ldut fpga widget monitor address", false,-1, 31,0);
        tracep->declBus(c+19064,"TestHarness ldut fpga widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19052,"TestHarness ldut fpga widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12849,"TestHarness ldut fpga widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+12850,"TestHarness ldut fpga widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+12851,"TestHarness ldut fpga widget monitor d_first", false,-1);
        tracep->declBus(c+12852,"TestHarness ldut fpga widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12853,"TestHarness ldut fpga widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+12854,"TestHarness ldut fpga widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+12855,"TestHarness ldut fpga widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+12856,"TestHarness ldut fpga widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+12857,"TestHarness ldut fpga widget monitor denied", false,-1);
        tracep->declBus(c+12858,"TestHarness ldut fpga widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+12859,"TestHarness ldut fpga widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+12861,"TestHarness ldut fpga widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+12863,"TestHarness ldut fpga widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+12864,"TestHarness ldut fpga widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+12865,"TestHarness ldut fpga widget monitor a_first_1", false,-1);
        tracep->declBus(c+12866,"TestHarness ldut fpga widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+12867,"TestHarness ldut fpga widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+12868,"TestHarness ldut fpga widget monitor d_first_1", false,-1);
        tracep->declBus(c+16710,"TestHarness ldut fpga widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16711,"TestHarness ldut fpga widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16712,"TestHarness ldut fpga widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16713,"TestHarness ldut fpga widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16714,"TestHarness ldut fpga widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19065,"TestHarness ldut fpga widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16715,"TestHarness ldut fpga widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16716,"TestHarness ldut fpga widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19066,"TestHarness ldut fpga widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16718,"TestHarness ldut fpga widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+12869,"TestHarness ldut fpga widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+12870,"TestHarness ldut fpga widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+12871,"TestHarness ldut fpga widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+12873,"TestHarness ldut fpga widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+12874,"TestHarness ldut fpga widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+12875,"TestHarness ldut fpga widget monitor d_first_2", false,-1);
        tracep->declBus(c+16720,"TestHarness ldut fpga widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16721,"TestHarness ldut fpga widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16722,"TestHarness ldut fpga widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+12876,"TestHarness ldut fpga widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+58,"TestHarness ldut fpga widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+58,"TestHarness ldut fpga widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+59,"TestHarness ldut fpga widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+59,"TestHarness ldut fpga widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget repeated_repeater clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget repeated_repeater reset", false,-1);
        tracep->declBit(c+12779,"TestHarness ldut fpga widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+18481,"TestHarness ldut fpga widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+6125,"TestHarness ldut fpga widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+6126,"TestHarness ldut fpga widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6127,"TestHarness ldut fpga widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6128,"TestHarness ldut fpga widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+6129,"TestHarness ldut fpga widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+6130,"TestHarness ldut fpga widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6131,"TestHarness ldut fpga widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+18480,"TestHarness ldut fpga widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+6124,"TestHarness ldut fpga widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+12780,"TestHarness ldut fpga widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+12781,"TestHarness ldut fpga widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+12877,"TestHarness ldut fpga widget repeated_repeater full", false,-1);
        tracep->declBus(c+12878,"TestHarness ldut fpga widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+12879,"TestHarness ldut fpga widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+12880,"TestHarness ldut fpga widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+12881,"TestHarness ldut fpga widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+12882,"TestHarness ldut fpga widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+12883,"TestHarness ldut fpga widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi42tl clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi42tl reset", false,-1);
        tracep->declBit(c+18487,"TestHarness ldut fpga axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+6133,"TestHarness ldut fpga axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+6134,"TestHarness ldut fpga axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+6135,"TestHarness ldut fpga axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+6136,"TestHarness ldut fpga axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+18488,"TestHarness ldut fpga axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+6138,"TestHarness ldut fpga axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+6139,"TestHarness ldut fpga axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+6141,"TestHarness ldut fpga axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6142,"TestHarness ldut fpga axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+18489,"TestHarness ldut fpga axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+18490,"TestHarness ldut fpga axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+18492,"TestHarness ldut fpga axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+18493,"TestHarness ldut fpga axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+6143,"TestHarness ldut fpga axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+6144,"TestHarness ldut fpga axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+6145,"TestHarness ldut fpga axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+6146,"TestHarness ldut fpga axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+16283,"TestHarness ldut fpga axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+18481,"TestHarness ldut fpga axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+6125,"TestHarness ldut fpga axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+6126,"TestHarness ldut fpga axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6127,"TestHarness ldut fpga axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6128,"TestHarness ldut fpga axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6129,"TestHarness ldut fpga axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6130,"TestHarness ldut fpga axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6131,"TestHarness ldut fpga axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18482,"TestHarness ldut fpga axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+18483,"TestHarness ldut fpga axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+18484,"TestHarness ldut fpga axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18486,"TestHarness ldut fpga axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi42tl deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi42tl deq_reset", false,-1);
        tracep->declBit(c+12885,"TestHarness ldut fpga axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+19068,"TestHarness ldut fpga axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+19069,"TestHarness ldut fpga axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+18484,"TestHarness ldut fpga axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19070,"TestHarness ldut fpga axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+16724,"TestHarness ldut fpga axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+16283,"TestHarness ldut fpga axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+12886,"TestHarness ldut fpga axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19071,"TestHarness ldut fpga axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+19069,"TestHarness ldut fpga axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+19072,"TestHarness ldut fpga axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19073,"TestHarness ldut fpga axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+19074,"TestHarness ldut fpga axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+18492,"TestHarness ldut fpga axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+12887,"TestHarness ldut fpga axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+12888,"TestHarness ldut fpga axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+12889,"TestHarness ldut fpga axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+12890,"TestHarness ldut fpga axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+12891,"TestHarness ldut fpga axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+12892,"TestHarness ldut fpga axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+12893,"TestHarness ldut fpga axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+12894,"TestHarness ldut fpga axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+12895,"TestHarness ldut fpga axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+12896,"TestHarness ldut fpga axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+12897,"TestHarness ldut fpga axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+12898,"TestHarness ldut fpga axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+12899,"TestHarness ldut fpga axi42tl r_ok", false,-1);
        tracep->declBus(c+12900,"TestHarness ldut fpga axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+12901,"TestHarness ldut fpga axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+12902,"TestHarness ldut fpga axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+12903,"TestHarness ldut fpga axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+12904,"TestHarness ldut fpga axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+12905,"TestHarness ldut fpga axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+12906,"TestHarness ldut fpga axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+12907,"TestHarness ldut fpga axi42tl a_mask_size", false,-1);
        tracep->declBit(c+12908,"TestHarness ldut fpga axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+12909,"TestHarness ldut fpga axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+12910,"TestHarness ldut fpga axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+12911,"TestHarness ldut fpga axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+12912,"TestHarness ldut fpga axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+12913,"TestHarness ldut fpga axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+12914,"TestHarness ldut fpga axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+12915,"TestHarness ldut fpga axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+12916,"TestHarness ldut fpga axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+12917,"TestHarness ldut fpga axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+12918,"TestHarness ldut fpga axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+12919,"TestHarness ldut fpga axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+12920,"TestHarness ldut fpga axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+12921,"TestHarness ldut fpga axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+12922,"TestHarness ldut fpga axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+12923,"TestHarness ldut fpga axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+12924,"TestHarness ldut fpga axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+12925,"TestHarness ldut fpga axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+12926,"TestHarness ldut fpga axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+12927,"TestHarness ldut fpga axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+12928,"TestHarness ldut fpga axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+12929,"TestHarness ldut fpga axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+12930,"TestHarness ldut fpga axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+12931,"TestHarness ldut fpga axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+12932,"TestHarness ldut fpga axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+12933,"TestHarness ldut fpga axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+12934,"TestHarness ldut fpga axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+12935,"TestHarness ldut fpga axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+12936,"TestHarness ldut fpga axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+12937,"TestHarness ldut fpga axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+12938,"TestHarness ldut fpga axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+12939,"TestHarness ldut fpga axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+12940,"TestHarness ldut fpga axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+12941,"TestHarness ldut fpga axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+12942,"TestHarness ldut fpga axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+12943,"TestHarness ldut fpga axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+12944,"TestHarness ldut fpga axi42tl idle", false,-1);
        tracep->declBit(c+12945,"TestHarness ldut fpga axi42tl w_out_valid", false,-1);
        tracep->declBus(c+12946,"TestHarness ldut fpga axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+12947,"TestHarness ldut fpga axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+12948,"TestHarness ldut fpga axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+12949,"TestHarness ldut fpga axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+12950,"TestHarness ldut fpga axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+12951,"TestHarness ldut fpga axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+12952,"TestHarness ldut fpga axi42tl readys_0", false,-1);
        tracep->declBit(c+12953,"TestHarness ldut fpga axi42tl state_0", false,-1);
        tracep->declBit(c+12954,"TestHarness ldut fpga axi42tl allowed_0", false,-1);
        tracep->declBit(c+16725,"TestHarness ldut fpga axi42tl out_ready", false,-1);
        tracep->declBus(c+12955,"TestHarness ldut fpga axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+12956,"TestHarness ldut fpga axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+12957,"TestHarness ldut fpga axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+12958,"TestHarness ldut fpga axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+12959,"TestHarness ldut fpga axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+12960,"TestHarness ldut fpga axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+12961,"TestHarness ldut fpga axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+12962,"TestHarness ldut fpga axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+12963,"TestHarness ldut fpga axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+12964,"TestHarness ldut fpga axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+12965,"TestHarness ldut fpga axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+12966,"TestHarness ldut fpga axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+12967,"TestHarness ldut fpga axi42tl w_ok", false,-1);
        tracep->declBus(c+12968,"TestHarness ldut fpga axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+12969,"TestHarness ldut fpga axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+12970,"TestHarness ldut fpga axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+12971,"TestHarness ldut fpga axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+12972,"TestHarness ldut fpga axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+12973,"TestHarness ldut fpga axi42tl readys_1", false,-1);
        tracep->declBit(c+12974,"TestHarness ldut fpga axi42tl state_1", false,-1);
        tracep->declBit(c+12975,"TestHarness ldut fpga axi42tl allowed_1", false,-1);
        tracep->declBit(c+19075,"TestHarness ldut fpga axi42tl out_1_ready", false,-1);
        tracep->declBit(c+16726,"TestHarness ldut fpga axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+12976,"TestHarness ldut fpga axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+19076,"TestHarness ldut fpga axi42tl latch", false,-1);
        tracep->declBit(c+12977,"TestHarness ldut fpga axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+12978,"TestHarness ldut fpga axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+12979,"TestHarness ldut fpga axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+12980,"TestHarness ldut fpga axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+12981,"TestHarness ldut fpga axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+12982,"TestHarness ldut fpga axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+12983,"TestHarness ldut fpga axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+19052,"TestHarness ldut fpga axi42tl d_hasData", false,-1);
        tracep->declBit(c+12885,"TestHarness ldut fpga axi42tl ok_rready", false,-1);
        tracep->declBit(c+12886,"TestHarness ldut fpga axi42tl ok_bready", false,-1);
        tracep->declBit(c+16727,"TestHarness ldut fpga axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+19064,"TestHarness ldut fpga axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+19077,"TestHarness ldut fpga axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+12984,"TestHarness ldut fpga axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+12985,"TestHarness ldut fpga axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+12986,"TestHarness ldut fpga axi42tl d_last_first", false,-1);
        tracep->declBus(c+12987,"TestHarness ldut fpga axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+12988,"TestHarness ldut fpga axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi42tl q_bid", false,-1);
        tracep->declBit(c+19078,"TestHarness ldut fpga axi42tl b_allow", false,-1);
        tracep->declBus(c+19079,"TestHarness ldut fpga axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+19074,"TestHarness ldut fpga axi42tl q_bvalid", false,-1);
        tracep->declBit(c+19080,"TestHarness ldut fpga axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi42tl deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi42tl deq reset", false,-1);
        tracep->declBit(c+12885,"TestHarness ldut fpga axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+19068,"TestHarness ldut fpga axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+19069,"TestHarness ldut fpga axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+18484,"TestHarness ldut fpga axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19070,"TestHarness ldut fpga axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+16724,"TestHarness ldut fpga axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+16283,"TestHarness ldut fpga axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12989+i*1,"TestHarness ldut fpga axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+12990,"TestHarness ldut fpga axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19069,"TestHarness ldut fpga axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19081,"TestHarness ldut fpga axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+12991+i*2,"TestHarness ldut fpga axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+12993,"TestHarness ldut fpga axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18484,"TestHarness ldut fpga axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19081,"TestHarness ldut fpga axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12995+i*1,"TestHarness ldut fpga axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+12996,"TestHarness ldut fpga axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19070,"TestHarness ldut fpga axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19081,"TestHarness ldut fpga axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12997+i*1,"TestHarness ldut fpga axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+12998,"TestHarness ldut fpga axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+16724,"TestHarness ldut fpga axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19081,"TestHarness ldut fpga axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+12999,"TestHarness ldut fpga axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+12885,"TestHarness ldut fpga axi42tl deq empty", false,-1);
        tracep->declBit(c+19081,"TestHarness ldut fpga axi42tl deq do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+12886,"TestHarness ldut fpga axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+19071,"TestHarness ldut fpga axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+19069,"TestHarness ldut fpga axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+19072,"TestHarness ldut fpga axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19073,"TestHarness ldut fpga axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+19074,"TestHarness ldut fpga axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+18492,"TestHarness ldut fpga axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+13000+i*1,"TestHarness ldut fpga axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+13001,"TestHarness ldut fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19069,"TestHarness ldut fpga axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16728,"TestHarness ldut fpga axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13002+i*1,"TestHarness ldut fpga axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+13003,"TestHarness ldut fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19072,"TestHarness ldut fpga axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+16728,"TestHarness ldut fpga axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+13004,"TestHarness ldut fpga axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+12886,"TestHarness ldut fpga axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+16728,"TestHarness ldut fpga axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+16729,"TestHarness ldut fpga axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_2 reset", false,-1);
        tracep->declBit(c+18495,"TestHarness ldut fpga axi4yank_2 auto_in_awready", false,-1);
        tracep->declBit(c+6148,"TestHarness ldut fpga axi4yank_2 auto_in_awvalid", false,-1);
        tracep->declBit(c+6134,"TestHarness ldut fpga axi4yank_2 auto_in_awid", false,-1);
        tracep->declBus(c+6135,"TestHarness ldut fpga axi4yank_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+6136,"TestHarness ldut fpga axi4yank_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi4yank_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4yank_2 auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6150,"TestHarness ldut fpga axi4yank_2 auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+18488,"TestHarness ldut fpga axi4yank_2 auto_in_wready", false,-1);
        tracep->declBit(c+6138,"TestHarness ldut fpga axi4yank_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+6139,"TestHarness ldut fpga axi4yank_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+6141,"TestHarness ldut fpga axi4yank_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6142,"TestHarness ldut fpga axi4yank_2 auto_in_wlast", false,-1);
        tracep->declBit(c+18489,"TestHarness ldut fpga axi4yank_2 auto_in_bready", false,-1);
        tracep->declBit(c+18490,"TestHarness ldut fpga axi4yank_2 auto_in_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi4yank_2 auto_in_bid", false,-1);
        tracep->declBus(c+18492,"TestHarness ldut fpga axi4yank_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16284,"TestHarness ldut fpga axi4yank_2 auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18496,"TestHarness ldut fpga axi4yank_2 auto_in_becho_real_last", false,-1);
        tracep->declBit(c+18497,"TestHarness ldut fpga axi4yank_2 auto_in_arready", false,-1);
        tracep->declBit(c+6151,"TestHarness ldut fpga axi4yank_2 auto_in_arvalid", false,-1);
        tracep->declBit(c+6144,"TestHarness ldut fpga axi4yank_2 auto_in_arid", false,-1);
        tracep->declBus(c+6145,"TestHarness ldut fpga axi4yank_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+6146,"TestHarness ldut fpga axi4yank_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi4yank_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4yank_2 auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6153,"TestHarness ldut fpga axi4yank_2 auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_2 auto_in_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4yank_2 auto_in_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi4yank_2 auto_in_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4yank_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4yank_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16285,"TestHarness ldut fpga axi4yank_2 auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16286,"TestHarness ldut fpga axi4yank_2 auto_in_recho_real_last", false,-1);
        tracep->declBit(c+16283,"TestHarness ldut fpga axi4yank_2 auto_in_rlast", false,-1);
        tracep->declBit(c+18487,"TestHarness ldut fpga axi4yank_2 auto_out_awready", false,-1);
        tracep->declBit(c+6133,"TestHarness ldut fpga axi4yank_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+6134,"TestHarness ldut fpga axi4yank_2 auto_out_awid", false,-1);
        tracep->declBus(c+6135,"TestHarness ldut fpga axi4yank_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+6136,"TestHarness ldut fpga axi4yank_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi4yank_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+18488,"TestHarness ldut fpga axi4yank_2 auto_out_wready", false,-1);
        tracep->declBit(c+6138,"TestHarness ldut fpga axi4yank_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+6139,"TestHarness ldut fpga axi4yank_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+6141,"TestHarness ldut fpga axi4yank_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6142,"TestHarness ldut fpga axi4yank_2 auto_out_wlast", false,-1);
        tracep->declBit(c+18489,"TestHarness ldut fpga axi4yank_2 auto_out_bready", false,-1);
        tracep->declBit(c+18490,"TestHarness ldut fpga axi4yank_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi4yank_2 auto_out_bid", false,-1);
        tracep->declBus(c+18492,"TestHarness ldut fpga axi4yank_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+18493,"TestHarness ldut fpga axi4yank_2 auto_out_arready", false,-1);
        tracep->declBit(c+6143,"TestHarness ldut fpga axi4yank_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+6144,"TestHarness ldut fpga axi4yank_2 auto_out_arid", false,-1);
        tracep->declBus(c+6145,"TestHarness ldut fpga axi4yank_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+6146,"TestHarness ldut fpga axi4yank_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi4yank_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_2 auto_out_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4yank_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi4yank_2 auto_out_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4yank_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4yank_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+16283,"TestHarness ldut fpga axi4yank_2 auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+13005,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+16730,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6153,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+16731,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+13006,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+13007,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+13008,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+16732,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6153,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+16733,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+13009,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+13010,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+13011,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19082,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6150,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19083,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+19084,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+13012,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+13013,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+13014,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19085,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6150,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19086,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+19087,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+13015,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+13016,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+13017,"TestHarness ldut fpga axi4yank_2 arsel_0", false,-1);
        tracep->declBit(c+13018,"TestHarness ldut fpga axi4yank_2 arsel_1", false,-1);
        tracep->declBit(c+19088,"TestHarness ldut fpga axi4yank_2 rsel_0", false,-1);
        tracep->declBit(c+19089,"TestHarness ldut fpga axi4yank_2 rsel_1", false,-1);
        tracep->declBit(c+13019,"TestHarness ldut fpga axi4yank_2 awsel_0", false,-1);
        tracep->declBit(c+13020,"TestHarness ldut fpga axi4yank_2 awsel_1", false,-1);
        tracep->declBit(c+19090,"TestHarness ldut fpga axi4yank_2 bsel_0", false,-1);
        tracep->declBit(c+19091,"TestHarness ldut fpga axi4yank_2 bsel_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_2 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_2 QueueCompatibility reset", false,-1);
        tracep->declBit(c+13005,"TestHarness ldut fpga axi4yank_2 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+16730,"TestHarness ldut fpga axi4yank_2 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4yank_2 QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6153,"TestHarness ldut fpga axi4yank_2 QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_2 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+16731,"TestHarness ldut fpga axi4yank_2 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+13006,"TestHarness ldut fpga axi4yank_2 QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+13007,"TestHarness ldut fpga axi4yank_2 QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+13021+i*1,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+13025,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+13026,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+13027,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19092,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+13028+i*1,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+13032,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13026,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+6153,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+13027,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+19092,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+13027,"TestHarness ldut fpga axi4yank_2 QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+13026,"TestHarness ldut fpga axi4yank_2 QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+13033,"TestHarness ldut fpga axi4yank_2 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+13034,"TestHarness ldut fpga axi4yank_2 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+13035,"TestHarness ldut fpga axi4yank_2 QueueCompatibility empty", false,-1);
        tracep->declBit(c+13036,"TestHarness ldut fpga axi4yank_2 QueueCompatibility full", false,-1);
        tracep->declBit(c+19092,"TestHarness ldut fpga axi4yank_2 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_2 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+13008,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+16732,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6153,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+16733,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+13009,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+13010,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+13037+i*1,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+13041,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+13042,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+13043,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19093,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+13044+i*1,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+13048,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13042,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+6153,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+13043,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+19093,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+13043,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+13042,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+13049,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+13050,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+13051,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+13052,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19093,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+13011,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19082,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6150,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19083,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+19084,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+13012,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+13013,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+13053+i*1,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+13057,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+13058,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+13059,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16734,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+13060+i*1,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+13064,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13058,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+6150,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+13059,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16734,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+13059,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+13058,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+13065,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+13066,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+13067,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+13068,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19094,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+19095,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+13014,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19085,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6150,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19086,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+19087,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+13015,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+13016,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+13069+i*1,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+13073,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+13074,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+13075,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16735,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+13076+i*1,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+13080,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13074,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+6150,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+13075,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16735,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+13075,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+13074,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+13081,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+13082,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+13083,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+13084,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19096,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+19097,"TestHarness ldut fpga axi4yank_2 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4frag clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4frag reset", false,-1);
        tracep->declBit(c+6154,"TestHarness ldut fpga axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6155,"TestHarness ldut fpga axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut fpga axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+18498,"TestHarness ldut fpga axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+16287,"TestHarness ldut fpga axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16284,"TestHarness ldut fpga axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6156,"TestHarness ldut fpga axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16285,"TestHarness ldut fpga axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16288,"TestHarness ldut fpga axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+18495,"TestHarness ldut fpga axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+6148,"TestHarness ldut fpga axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+6134,"TestHarness ldut fpga axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+6135,"TestHarness ldut fpga axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+6136,"TestHarness ldut fpga axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6150,"TestHarness ldut fpga axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+18488,"TestHarness ldut fpga axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+6138,"TestHarness ldut fpga axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+6139,"TestHarness ldut fpga axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+6141,"TestHarness ldut fpga axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6142,"TestHarness ldut fpga axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+18489,"TestHarness ldut fpga axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+18490,"TestHarness ldut fpga axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+18492,"TestHarness ldut fpga axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16284,"TestHarness ldut fpga axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18496,"TestHarness ldut fpga axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+18497,"TestHarness ldut fpga axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+6151,"TestHarness ldut fpga axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+6144,"TestHarness ldut fpga axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+6145,"TestHarness ldut fpga axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+6146,"TestHarness ldut fpga axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6153,"TestHarness ldut fpga axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16285,"TestHarness ldut fpga axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16286,"TestHarness ldut fpga axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+16283,"TestHarness ldut fpga axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4frag deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4frag deq_reset", false,-1);
        tracep->declBit(c+6156,"TestHarness ldut fpga axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+16736,"TestHarness ldut fpga axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+6151,"TestHarness ldut fpga axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+6144,"TestHarness ldut fpga axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+13085,"TestHarness ldut fpga axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+13086,"TestHarness ldut fpga axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+13087,"TestHarness ldut fpga axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+6154,"TestHarness ldut fpga axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+16737,"TestHarness ldut fpga axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+13088,"TestHarness ldut fpga axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+6134,"TestHarness ldut fpga axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+13089,"TestHarness ldut fpga axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+13090,"TestHarness ldut fpga axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+13091,"TestHarness ldut fpga axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+6155,"TestHarness ldut fpga axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut fpga axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+16738,"TestHarness ldut fpga axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+13092,"TestHarness ldut fpga axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+6139,"TestHarness ldut fpga axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6141,"TestHarness ldut fpga axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+13093,"TestHarness ldut fpga axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+13094,"TestHarness ldut fpga axi4frag busy", false,-1);
        tracep->declBus(c+13095,"TestHarness ldut fpga axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+13096,"TestHarness ldut fpga axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+13086,"TestHarness ldut fpga axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+13097,"TestHarness ldut fpga axi4frag len", false,-1, 7,0);
        tracep->declBus(c+13085,"TestHarness ldut fpga axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+13098,"TestHarness ldut fpga axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+13099,"TestHarness ldut fpga axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+13100,"TestHarness ldut fpga axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+13101,"TestHarness ldut fpga axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+13102,"TestHarness ldut fpga axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+13103,"TestHarness ldut fpga axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+13104,"TestHarness ldut fpga axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+13087,"TestHarness ldut fpga axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+13105,"TestHarness ldut fpga axi4frag fixed", false,-1);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+13106,"TestHarness ldut fpga axi4frag narrow", false,-1);
        tracep->declBit(c+13107,"TestHarness ldut fpga axi4frag bad", false,-1);
        tracep->declBus(c+13108,"TestHarness ldut fpga axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+13109,"TestHarness ldut fpga axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+13110,"TestHarness ldut fpga axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+13111,"TestHarness ldut fpga axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+13112,"TestHarness ldut fpga axi4frag ar_last", false,-1);
        tracep->declBit(c+6151,"TestHarness ldut fpga axi4frag irr_valid", false,-1);
        tracep->declBit(c+13113,"TestHarness ldut fpga axi4frag busy_1", false,-1);
        tracep->declBus(c+13114,"TestHarness ldut fpga axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+13115,"TestHarness ldut fpga axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+13090,"TestHarness ldut fpga axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+13116,"TestHarness ldut fpga axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+13089,"TestHarness ldut fpga axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+13117,"TestHarness ldut fpga axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+13118,"TestHarness ldut fpga axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+13119,"TestHarness ldut fpga axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+13120,"TestHarness ldut fpga axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+13121,"TestHarness ldut fpga axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+13122,"TestHarness ldut fpga axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+13123,"TestHarness ldut fpga axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+13091,"TestHarness ldut fpga axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+13124,"TestHarness ldut fpga axi4frag fixed_1", false,-1);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+13125,"TestHarness ldut fpga axi4frag narrow_1", false,-1);
        tracep->declBit(c+13126,"TestHarness ldut fpga axi4frag bad_1", false,-1);
        tracep->declBus(c+13127,"TestHarness ldut fpga axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+13128,"TestHarness ldut fpga axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+13129,"TestHarness ldut fpga axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+13130,"TestHarness ldut fpga axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+13131,"TestHarness ldut fpga axi4frag aw_last", false,-1);
        tracep->declBus(c+13132,"TestHarness ldut fpga axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+13133,"TestHarness ldut fpga axi4frag w_idle", false,-1);
        tracep->declBit(c+13134,"TestHarness ldut fpga axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+19098,"TestHarness ldut fpga axi4frag in_awready", false,-1);
        tracep->declBit(c+13088,"TestHarness ldut fpga axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+13135,"TestHarness ldut fpga axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+13136,"TestHarness ldut fpga axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+13137,"TestHarness ldut fpga axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+6142,"TestHarness ldut fpga axi4frag w_last", false,-1);
        tracep->declBit(c+13092,"TestHarness ldut fpga axi4frag in_wvalid", false,-1);
        tracep->declBit(c+13138,"TestHarness ldut fpga axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+13093,"TestHarness ldut fpga axi4frag in_wlast", false,-1);
        tracep->declBit(c+18489,"TestHarness ldut fpga axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+13139,"TestHarness ldut fpga axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+13140,"TestHarness ldut fpga axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4frag deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4frag deq reset", false,-1);
        tracep->declBit(c+6156,"TestHarness ldut fpga axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+16736,"TestHarness ldut fpga axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+6151,"TestHarness ldut fpga axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+6144,"TestHarness ldut fpga axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+13085,"TestHarness ldut fpga axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+13086,"TestHarness ldut fpga axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+13087,"TestHarness ldut fpga axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20409+i*1,"TestHarness ldut fpga axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+20410,"TestHarness ldut fpga axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20411+i*1,"TestHarness ldut fpga axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+20412,"TestHarness ldut fpga axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20413+i*1,"TestHarness ldut fpga axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+20414,"TestHarness ldut fpga axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20415+i*1,"TestHarness ldut fpga axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+20416,"TestHarness ldut fpga axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20417+i*1,"TestHarness ldut fpga axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+20418,"TestHarness ldut fpga axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20419+i*1,"TestHarness ldut fpga axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+20420,"TestHarness ldut fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6151,"TestHarness ldut fpga axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+6156,"TestHarness ldut fpga axi4frag deq empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq do_enq", false,-1);
        tracep->declBit(c+16739,"TestHarness ldut fpga axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+6154,"TestHarness ldut fpga axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+16737,"TestHarness ldut fpga axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+13088,"TestHarness ldut fpga axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+6134,"TestHarness ldut fpga axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+13089,"TestHarness ldut fpga axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+13090,"TestHarness ldut fpga axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+13091,"TestHarness ldut fpga axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20421+i*1,"TestHarness ldut fpga axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+20422,"TestHarness ldut fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20423+i*1,"TestHarness ldut fpga axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+20424,"TestHarness ldut fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20425+i*1,"TestHarness ldut fpga axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+20426,"TestHarness ldut fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20427+i*1,"TestHarness ldut fpga axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+20428,"TestHarness ldut fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20429+i*1,"TestHarness ldut fpga axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+20430,"TestHarness ldut fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20431+i*1,"TestHarness ldut fpga axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+20432,"TestHarness ldut fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+13088,"TestHarness ldut fpga axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+6154,"TestHarness ldut fpga axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+16740,"TestHarness ldut fpga axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+6155,"TestHarness ldut fpga axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut fpga axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+16738,"TestHarness ldut fpga axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+13092,"TestHarness ldut fpga axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+6139,"TestHarness ldut fpga axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6141,"TestHarness ldut fpga axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+13093,"TestHarness ldut fpga axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+20433+i*2,"TestHarness ldut fpga axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+20435,"TestHarness ldut fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut fpga axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20437+i*1,"TestHarness ldut fpga axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+20438,"TestHarness ldut fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20439+i*1,"TestHarness ldut fpga axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+20440,"TestHarness ldut fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+13092,"TestHarness ldut fpga axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+6155,"TestHarness ldut fpga axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+16741,"TestHarness ldut fpga axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+6154,"TestHarness ldut fpga axi4index_2 auto_in_awready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_in_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut fpga axi4index_2 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4index_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4index_2 auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+6155,"TestHarness ldut fpga axi4index_2 auto_in_wready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut fpga axi4index_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_in_wlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_in_bready", false,-1);
        tracep->declBit(c+18498,"TestHarness ldut fpga axi4index_2 auto_in_bvalid", false,-1);
        tracep->declBus(c+16289,"TestHarness ldut fpga axi4index_2 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+16287,"TestHarness ldut fpga axi4index_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+6156,"TestHarness ldut fpga axi4index_2 auto_in_arready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_in_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut fpga axi4index_2 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4index_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4index_2 auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_in_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4index_2 auto_in_rvalid", false,-1);
        tracep->declBus(c+16290,"TestHarness ldut fpga axi4index_2 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4index_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4index_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+16288,"TestHarness ldut fpga axi4index_2 auto_in_rlast", false,-1);
        tracep->declBit(c+6154,"TestHarness ldut fpga axi4index_2 auto_out_awready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_out_awid", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4index_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4index_2 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2 auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6155,"TestHarness ldut fpga axi4index_2 auto_out_wready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut fpga axi4index_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_out_wlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_out_bready", false,-1);
        tracep->declBit(c+18498,"TestHarness ldut fpga axi4index_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi4index_2 auto_out_bid", false,-1);
        tracep->declBus(c+16287,"TestHarness ldut fpga axi4index_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16284,"TestHarness ldut fpga axi4index_2 auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6156,"TestHarness ldut fpga axi4index_2 auto_out_arready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_out_arid", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4index_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4index_2 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2 auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2 auto_out_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4index_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi4index_2 auto_out_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4index_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4index_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16285,"TestHarness ldut fpga axi4index_2 auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16288,"TestHarness ldut fpga axi4index_2 auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga err clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga err reset", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga err auto_in_a_ready", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga err auto_in_a_valid", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16291,"TestHarness ldut fpga err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18501,"TestHarness ldut fpga err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18502,"TestHarness ldut fpga err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18503,"TestHarness ldut fpga err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18504,"TestHarness ldut fpga err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+6158,"TestHarness ldut fpga err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6159,"TestHarness ldut fpga err auto_in_c_ready", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga err auto_in_c_valid", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6161,"TestHarness ldut fpga err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6162,"TestHarness ldut fpga err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6163,"TestHarness ldut fpga err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6164,"TestHarness ldut fpga err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6165,"TestHarness ldut fpga err auto_in_d_ready", false,-1);
        tracep->declBit(c+6166,"TestHarness ldut fpga err auto_in_d_valid", false,-1);
        tracep->declBus(c+6029,"TestHarness ldut fpga err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6030,"TestHarness ldut fpga err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6031,"TestHarness ldut fpga err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6032,"TestHarness ldut fpga err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6033,"TestHarness ldut fpga err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+6167,"TestHarness ldut fpga err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga err auto_in_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga err monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga err monitor_reset", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16291,"TestHarness ldut fpga err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18501,"TestHarness ldut fpga err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18502,"TestHarness ldut fpga err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18503,"TestHarness ldut fpga err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18504,"TestHarness ldut fpga err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+6158,"TestHarness ldut fpga err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6159,"TestHarness ldut fpga err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6161,"TestHarness ldut fpga err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6162,"TestHarness ldut fpga err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6163,"TestHarness ldut fpga err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6164,"TestHarness ldut fpga err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6165,"TestHarness ldut fpga err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+13141,"TestHarness ldut fpga err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+13142,"TestHarness ldut fpga err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13143,"TestHarness ldut fpga err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+13144,"TestHarness ldut fpga err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+13145,"TestHarness ldut fpga err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+13146,"TestHarness ldut fpga err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+13147,"TestHarness ldut fpga err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga err a_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga err a_reset", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga err a_io_enq_ready", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga err a_io_enq_valid", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18501,"TestHarness ldut fpga err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18502,"TestHarness ldut fpga err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+13148,"TestHarness ldut fpga err a_io_deq_ready", false,-1);
        tracep->declBit(c+13149,"TestHarness ldut fpga err a_io_deq_valid", false,-1);
        tracep->declBus(c+13150,"TestHarness ldut fpga err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13151,"TestHarness ldut fpga err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+13152,"TestHarness ldut fpga err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga err c_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga err c_reset", false,-1);
        tracep->declBit(c+6159,"TestHarness ldut fpga err c_io_enq_ready", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga err c_io_enq_valid", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6161,"TestHarness ldut fpga err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+6162,"TestHarness ldut fpga err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6163,"TestHarness ldut fpga err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+13153,"TestHarness ldut fpga err c_io_deq_ready", false,-1);
        tracep->declBit(c+13154,"TestHarness ldut fpga err c_io_deq_valid", false,-1);
        tracep->declBus(c+13155,"TestHarness ldut fpga err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13156,"TestHarness ldut fpga err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+13157,"TestHarness ldut fpga err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+13158,"TestHarness ldut fpga err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+13159,"TestHarness ldut fpga err idle", false,-1);
        tracep->declBus(c+13160,"TestHarness ldut fpga err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+13161,"TestHarness ldut fpga err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+13162,"TestHarness ldut fpga err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+13163,"TestHarness ldut fpga err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+13164,"TestHarness ldut fpga err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+13165,"TestHarness ldut fpga err a_last_first", false,-1);
        tracep->declBit(c+13166,"TestHarness ldut fpga err a_last", false,-1);
        tracep->declBus(c+13167,"TestHarness ldut fpga err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+13168,"TestHarness ldut fpga err idle_1", false,-1);
        tracep->declBit(c+13169,"TestHarness ldut fpga err da_valid", false,-1);
        tracep->declBus(c+13170,"TestHarness ldut fpga err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+13171,"TestHarness ldut fpga err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+13172,"TestHarness ldut fpga err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+13173,"TestHarness ldut fpga err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+13174,"TestHarness ldut fpga err c_last", false,-1);
        tracep->declBit(c+13175,"TestHarness ldut fpga err dc_valid", false,-1);
        tracep->declBit(c+13176,"TestHarness ldut fpga err readys_1", false,-1);
        tracep->declBit(c+13177,"TestHarness ldut fpga err state_1", false,-1);
        tracep->declBit(c+13178,"TestHarness ldut fpga err allowed_1", false,-1);
        tracep->declBit(c+13179,"TestHarness ldut fpga err out_1_ready", false,-1);
        tracep->declBus(c+13151,"TestHarness ldut fpga err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+13160,"TestHarness ldut fpga err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+13180,"TestHarness ldut fpga err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+13181,"TestHarness ldut fpga err beats1_opdata", false,-1);
        tracep->declBus(c+13182,"TestHarness ldut fpga err beats1", false,-1, 3,0);
        tracep->declBus(c+13183,"TestHarness ldut fpga err counter", false,-1, 3,0);
        tracep->declBus(c+13184,"TestHarness ldut fpga err counter1", false,-1, 3,0);
        tracep->declBit(c+13185,"TestHarness ldut fpga err da_first", false,-1);
        tracep->declBit(c+13186,"TestHarness ldut fpga err da_last", false,-1);
        tracep->declBus(c+13187,"TestHarness ldut fpga err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+13188,"TestHarness ldut fpga err c_last_first", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga err readys_0", false,-1);
        tracep->declBit(c+13189,"TestHarness ldut fpga err state_0", false,-1);
        tracep->declBit(c+13190,"TestHarness ldut fpga err allowed_0", false,-1);
        tracep->declBit(c+13191,"TestHarness ldut fpga err out_ready", false,-1);
        tracep->declBus(c+13157,"TestHarness ldut fpga err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+13192,"TestHarness ldut fpga err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+13193,"TestHarness ldut fpga err latch", false,-1);
        tracep->declBit(c+13175,"TestHarness ldut fpga err earlyWinner_0", false,-1);
        tracep->declBit(c+13194,"TestHarness ldut fpga err earlyWinner_1", false,-1);
        tracep->declBit(c+13195,"TestHarness ldut fpga err muxStateEarly_0", false,-1);
        tracep->declBit(c+13196,"TestHarness ldut fpga err muxStateEarly_1", false,-1);
        tracep->declBit(c+13197,"TestHarness ldut fpga err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+13158,"TestHarness ldut fpga err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+13152,"TestHarness ldut fpga err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga err monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga err monitor reset", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16291,"TestHarness ldut fpga err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18501,"TestHarness ldut fpga err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18502,"TestHarness ldut fpga err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18503,"TestHarness ldut fpga err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18504,"TestHarness ldut fpga err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+6158,"TestHarness ldut fpga err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6159,"TestHarness ldut fpga err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6161,"TestHarness ldut fpga err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6162,"TestHarness ldut fpga err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6163,"TestHarness ldut fpga err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6164,"TestHarness ldut fpga err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6165,"TestHarness ldut fpga err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+13141,"TestHarness ldut fpga err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+13142,"TestHarness ldut fpga err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13143,"TestHarness ldut fpga err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+13144,"TestHarness ldut fpga err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+13145,"TestHarness ldut fpga err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+13146,"TestHarness ldut fpga err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+13147,"TestHarness ldut fpga err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+60,"TestHarness ldut fpga err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+61,"TestHarness ldut fpga err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19099,"TestHarness ldut fpga err monitor source_ok", false,-1);
        tracep->declBus(c+19100,"TestHarness ldut fpga err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19101,"TestHarness ldut fpga err monitor is_aligned", false,-1);
        tracep->declBit(c+19102,"TestHarness ldut fpga err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+19103,"TestHarness ldut fpga err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+19104,"TestHarness ldut fpga err monitor mask_size", false,-1);
        tracep->declBit(c+19105,"TestHarness ldut fpga err monitor mask_bit", false,-1);
        tracep->declBit(c+19106,"TestHarness ldut fpga err monitor mask_nbit", false,-1);
        tracep->declBit(c+19107,"TestHarness ldut fpga err monitor mask_acc", false,-1);
        tracep->declBit(c+19108,"TestHarness ldut fpga err monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga err monitor mask_size_1", false,-1);
        tracep->declBit(c+19109,"TestHarness ldut fpga err monitor mask_bit_1", false,-1);
        tracep->declBit(c+19110,"TestHarness ldut fpga err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19111,"TestHarness ldut fpga err monitor mask_eq_2", false,-1);
        tracep->declBit(c+19112,"TestHarness ldut fpga err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+19113,"TestHarness ldut fpga err monitor mask_eq_3", false,-1);
        tracep->declBit(c+19114,"TestHarness ldut fpga err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+19115,"TestHarness ldut fpga err monitor mask_eq_4", false,-1);
        tracep->declBit(c+19116,"TestHarness ldut fpga err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+19117,"TestHarness ldut fpga err monitor mask_eq_5", false,-1);
        tracep->declBit(c+19118,"TestHarness ldut fpga err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+19119,"TestHarness ldut fpga err monitor mask", false,-1, 3,0);
        tracep->declBit(c+13198,"TestHarness ldut fpga err monitor source_ok_1", false,-1);
        tracep->declBit(c+13199,"TestHarness ldut fpga err monitor source_ok_2", false,-1);
        tracep->declBus(c+13200,"TestHarness ldut fpga err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+13201,"TestHarness ldut fpga err monitor is_aligned_2", false,-1);
        tracep->declBus(c+19120,"TestHarness ldut fpga err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19121,"TestHarness ldut fpga err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13202,"TestHarness ldut fpga err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+13203,"TestHarness ldut fpga err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13204,"TestHarness ldut fpga err monitor a_first", false,-1);
        tracep->declBus(c+13205,"TestHarness ldut fpga err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13206,"TestHarness ldut fpga err monitor param", false,-1, 2,0);
        tracep->declBus(c+13207,"TestHarness ldut fpga err monitor size", false,-1, 2,0);
        tracep->declBus(c+13208,"TestHarness ldut fpga err monitor source", false,-1, 6,0);
        tracep->declBus(c+13209,"TestHarness ldut fpga err monitor address", false,-1, 12,0);
        tracep->declBus(c+13210,"TestHarness ldut fpga err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+13211,"TestHarness ldut fpga err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13212,"TestHarness ldut fpga err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+13213,"TestHarness ldut fpga err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13214,"TestHarness ldut fpga err monitor d_first", false,-1);
        tracep->declBus(c+13215,"TestHarness ldut fpga err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13216,"TestHarness ldut fpga err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+13217,"TestHarness ldut fpga err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+13218,"TestHarness ldut fpga err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+13219,"TestHarness ldut fpga err monitor denied", false,-1);
        tracep->declBus(c+13220,"TestHarness ldut fpga err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+13221,"TestHarness ldut fpga err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+13222,"TestHarness ldut fpga err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+13223,"TestHarness ldut fpga err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13224,"TestHarness ldut fpga err monitor c_first", false,-1);
        tracep->declBus(c+13225,"TestHarness ldut fpga err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+13226,"TestHarness ldut fpga err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+13227,"TestHarness ldut fpga err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+13228,"TestHarness ldut fpga err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+13229,"TestHarness ldut fpga err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+13230,"TestHarness ldut fpga err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+13234,"TestHarness ldut fpga err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+13250,"TestHarness ldut fpga err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+13266,"TestHarness ldut fpga err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13267,"TestHarness ldut fpga err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13268,"TestHarness ldut fpga err monitor a_first_1", false,-1);
        tracep->declBus(c+13269,"TestHarness ldut fpga err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13270,"TestHarness ldut fpga err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13271,"TestHarness ldut fpga err monitor d_first_1", false,-1);
        tracep->declArray(c+19122,"TestHarness ldut fpga err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16742,"TestHarness ldut fpga err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16743,"TestHarness ldut fpga err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16744,"TestHarness ldut fpga err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+13272,"TestHarness ldut fpga err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+13276,"TestHarness ldut fpga err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16748,"TestHarness ldut fpga err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+13280,"TestHarness ldut fpga err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+13281,"TestHarness ldut fpga err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16749,"TestHarness ldut fpga err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+13282,"TestHarness ldut fpga err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16765,"TestHarness ldut fpga err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+13298,"TestHarness ldut fpga err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+13299,"TestHarness ldut fpga err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+13303,"TestHarness ldut fpga err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+13319,"TestHarness ldut fpga err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13320,"TestHarness ldut fpga err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13321,"TestHarness ldut fpga err monitor c_first_1", false,-1);
        tracep->declBus(c+13322,"TestHarness ldut fpga err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+13323,"TestHarness ldut fpga err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+13324,"TestHarness ldut fpga err monitor d_first_2", false,-1);
        tracep->declArray(c+15663,"TestHarness ldut fpga err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15667,"TestHarness ldut fpga err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15668,"TestHarness ldut fpga err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+13325,"TestHarness ldut fpga err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+13329,"TestHarness ldut fpga err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15672,"TestHarness ldut fpga err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+13333,"TestHarness ldut fpga err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+13334,"TestHarness ldut fpga err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15673,"TestHarness ldut fpga err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+13350,"TestHarness ldut fpga err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+13351,"TestHarness ldut fpga err monitor inflight_2", false,-1);
        tracep->declBus(c+13352,"TestHarness ldut fpga err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+13353,"TestHarness ldut fpga err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+13354,"TestHarness ldut fpga err monitor d_first_3", false,-1);
        tracep->declBit(c+13355,"TestHarness ldut fpga err monitor d_set", false,-1);
        tracep->declBit(c+17434,"TestHarness ldut fpga err monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut fpga err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+60,"TestHarness ldut fpga err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+60,"TestHarness ldut fpga err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+61,"TestHarness ldut fpga err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+61,"TestHarness ldut fpga err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga err a clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga err a reset", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga err a io_enq_ready", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga err a io_enq_valid", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18501,"TestHarness ldut fpga err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18502,"TestHarness ldut fpga err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+13148,"TestHarness ldut fpga err a io_deq_ready", false,-1);
        tracep->declBit(c+13149,"TestHarness ldut fpga err a io_deq_valid", false,-1);
        tracep->declBus(c+13150,"TestHarness ldut fpga err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13151,"TestHarness ldut fpga err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+13152,"TestHarness ldut fpga err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13356+i*1,"TestHarness ldut fpga err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+13150,"TestHarness ldut fpga err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16781,"TestHarness ldut fpga err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13357+i*1,"TestHarness ldut fpga err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+13151,"TestHarness ldut fpga err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18501,"TestHarness ldut fpga err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16781,"TestHarness ldut fpga err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13358+i*1,"TestHarness ldut fpga err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+13152,"TestHarness ldut fpga err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18502,"TestHarness ldut fpga err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16781,"TestHarness ldut fpga err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+13149,"TestHarness ldut fpga err a maybe_full", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga err a empty", false,-1);
        tracep->declBit(c+19126,"TestHarness ldut fpga err a do_enq", false,-1);
        tracep->declBit(c+13359,"TestHarness ldut fpga err a do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga err c clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga err c reset", false,-1);
        tracep->declBit(c+6159,"TestHarness ldut fpga err c io_enq_ready", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga err c io_enq_valid", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6161,"TestHarness ldut fpga err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+6162,"TestHarness ldut fpga err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6163,"TestHarness ldut fpga err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+13153,"TestHarness ldut fpga err c io_deq_ready", false,-1);
        tracep->declBit(c+13154,"TestHarness ldut fpga err c io_deq_valid", false,-1);
        tracep->declBus(c+13155,"TestHarness ldut fpga err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13156,"TestHarness ldut fpga err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+13157,"TestHarness ldut fpga err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+13158,"TestHarness ldut fpga err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13360+i*1,"TestHarness ldut fpga err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+13155,"TestHarness ldut fpga err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15689,"TestHarness ldut fpga err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13361+i*1,"TestHarness ldut fpga err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+13156,"TestHarness ldut fpga err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6161,"TestHarness ldut fpga err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+15689,"TestHarness ldut fpga err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13362+i*1,"TestHarness ldut fpga err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+13157,"TestHarness ldut fpga err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6162,"TestHarness ldut fpga err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15689,"TestHarness ldut fpga err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13363+i*1,"TestHarness ldut fpga err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+13158,"TestHarness ldut fpga err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6163,"TestHarness ldut fpga err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15689,"TestHarness ldut fpga err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+13154,"TestHarness ldut fpga err c maybe_full", false,-1);
        tracep->declBit(c+6159,"TestHarness ldut fpga err c empty", false,-1);
        tracep->declBit(c+17435,"TestHarness ldut fpga err c do_enq", false,-1);
        tracep->declBit(c+13364,"TestHarness ldut fpga err c do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga atomics clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga atomics reset", false,-1);
        tracep->declBit(c+18505,"TestHarness ldut fpga atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+18506,"TestHarness ldut fpga atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga atomics auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga atomics auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+6178,"TestHarness ldut fpga atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga atomics auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18425,"TestHarness ldut fpga atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+18426,"TestHarness ldut fpga atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga atomics auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga atomics auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6012,"TestHarness ldut fpga atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+6013,"TestHarness ldut fpga atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+6014,"TestHarness ldut fpga atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga atomics auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6018,"TestHarness ldut fpga atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+6019,"TestHarness ldut fpga atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6021,"TestHarness ldut fpga atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga atomics monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga atomics monitor_reset", false,-1);
        tracep->declBit(c+19127,"TestHarness ldut fpga atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18506,"TestHarness ldut fpga atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga atomics monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga atomics monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+13365,"TestHarness ldut fpga atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+13366,"TestHarness ldut fpga atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga atomics monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+13367,"TestHarness ldut fpga atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+13368,"TestHarness ldut fpga atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+13369,"TestHarness ldut fpga atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+13370,"TestHarness ldut fpga atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13371,"TestHarness ldut fpga atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+13372,"TestHarness ldut fpga atomics cam_a_0_bits_size", false,-1, 3,0);
        tracep->declBus(c+13373,"TestHarness ldut fpga atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+13374,"TestHarness ldut fpga atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+13375,"TestHarness ldut fpga atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+13376,"TestHarness ldut fpga atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBus(c+13378,"TestHarness ldut fpga atomics cam_a_0_fifoId", false,-1, 1,0);
        tracep->declBus(c+13379,"TestHarness ldut fpga atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+13380,"TestHarness ldut fpga atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+13382,"TestHarness ldut fpga atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+13383,"TestHarness ldut fpga atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+13384,"TestHarness ldut fpga atomics cam_free_0", false,-1);
        tracep->declBit(c+13385,"TestHarness ldut fpga atomics cam_amo_0", false,-1);
        tracep->declBit(c+13386,"TestHarness ldut fpga atomics cam_abusy_0", false,-1);
        tracep->declBit(c+13387,"TestHarness ldut fpga atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+13388,"TestHarness ldut fpga atomics a_isLogical", false,-1);
        tracep->declBit(c+13389,"TestHarness ldut fpga atomics a_isArithmetic", false,-1);
        tracep->declBit(c+13390,"TestHarness ldut fpga atomics a_isSupported", false,-1);
        tracep->declBus(c+13391,"TestHarness ldut fpga atomics a_fifoId", false,-1, 1,0);
        tracep->declBit(c+13392,"TestHarness ldut fpga atomics a_cam_busy", false,-1);
        tracep->declBit(c+13393,"TestHarness ldut fpga atomics indexes_hi", false,-1);
        tracep->declBit(c+13394,"TestHarness ldut fpga atomics indexes_lo", false,-1);
        tracep->declBus(c+13395,"TestHarness ldut fpga atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+13396,"TestHarness ldut fpga atomics indexes_hi_1", false,-1);
        tracep->declBit(c+13397,"TestHarness ldut fpga atomics indexes_lo_1", false,-1);
        tracep->declBus(c+13398,"TestHarness ldut fpga atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+13399,"TestHarness ldut fpga atomics indexes_hi_2", false,-1);
        tracep->declBit(c+13400,"TestHarness ldut fpga atomics indexes_lo_2", false,-1);
        tracep->declBus(c+13401,"TestHarness ldut fpga atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+13402,"TestHarness ldut fpga atomics indexes_hi_3", false,-1);
        tracep->declBit(c+13403,"TestHarness ldut fpga atomics indexes_lo_3", false,-1);
        tracep->declBus(c+13404,"TestHarness ldut fpga atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+13405,"TestHarness ldut fpga atomics indexes_hi_4", false,-1);
        tracep->declBit(c+13406,"TestHarness ldut fpga atomics indexes_lo_4", false,-1);
        tracep->declBus(c+13407,"TestHarness ldut fpga atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+13408,"TestHarness ldut fpga atomics indexes_hi_5", false,-1);
        tracep->declBit(c+13409,"TestHarness ldut fpga atomics indexes_lo_5", false,-1);
        tracep->declBus(c+13410,"TestHarness ldut fpga atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+13411,"TestHarness ldut fpga atomics indexes_hi_6", false,-1);
        tracep->declBit(c+13412,"TestHarness ldut fpga atomics indexes_lo_6", false,-1);
        tracep->declBus(c+13413,"TestHarness ldut fpga atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+13414,"TestHarness ldut fpga atomics indexes_hi_7", false,-1);
        tracep->declBit(c+13415,"TestHarness ldut fpga atomics indexes_lo_7", false,-1);
        tracep->declBus(c+13416,"TestHarness ldut fpga atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+13417,"TestHarness ldut fpga atomics indexes_hi_8", false,-1);
        tracep->declBit(c+13418,"TestHarness ldut fpga atomics indexes_lo_8", false,-1);
        tracep->declBus(c+13419,"TestHarness ldut fpga atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+13420,"TestHarness ldut fpga atomics indexes_hi_9", false,-1);
        tracep->declBit(c+13421,"TestHarness ldut fpga atomics indexes_lo_9", false,-1);
        tracep->declBus(c+13422,"TestHarness ldut fpga atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+13423,"TestHarness ldut fpga atomics indexes_hi_10", false,-1);
        tracep->declBit(c+13424,"TestHarness ldut fpga atomics indexes_lo_10", false,-1);
        tracep->declBus(c+13425,"TestHarness ldut fpga atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+13426,"TestHarness ldut fpga atomics indexes_hi_11", false,-1);
        tracep->declBit(c+13427,"TestHarness ldut fpga atomics indexes_lo_11", false,-1);
        tracep->declBus(c+13428,"TestHarness ldut fpga atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+13429,"TestHarness ldut fpga atomics indexes_hi_12", false,-1);
        tracep->declBit(c+13430,"TestHarness ldut fpga atomics indexes_lo_12", false,-1);
        tracep->declBus(c+13431,"TestHarness ldut fpga atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+13432,"TestHarness ldut fpga atomics indexes_hi_13", false,-1);
        tracep->declBit(c+13433,"TestHarness ldut fpga atomics indexes_lo_13", false,-1);
        tracep->declBus(c+13434,"TestHarness ldut fpga atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+13435,"TestHarness ldut fpga atomics indexes_hi_14", false,-1);
        tracep->declBit(c+13436,"TestHarness ldut fpga atomics indexes_lo_14", false,-1);
        tracep->declBus(c+13437,"TestHarness ldut fpga atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+13438,"TestHarness ldut fpga atomics indexes_hi_15", false,-1);
        tracep->declBit(c+13439,"TestHarness ldut fpga atomics indexes_lo_15", false,-1);
        tracep->declBus(c+13440,"TestHarness ldut fpga atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+13441,"TestHarness ldut fpga atomics indexes_hi_16", false,-1);
        tracep->declBit(c+13442,"TestHarness ldut fpga atomics indexes_lo_16", false,-1);
        tracep->declBus(c+13443,"TestHarness ldut fpga atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+13444,"TestHarness ldut fpga atomics indexes_hi_17", false,-1);
        tracep->declBit(c+13445,"TestHarness ldut fpga atomics indexes_lo_17", false,-1);
        tracep->declBus(c+13446,"TestHarness ldut fpga atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+13447,"TestHarness ldut fpga atomics indexes_hi_18", false,-1);
        tracep->declBit(c+13448,"TestHarness ldut fpga atomics indexes_lo_18", false,-1);
        tracep->declBus(c+13449,"TestHarness ldut fpga atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+13450,"TestHarness ldut fpga atomics indexes_hi_19", false,-1);
        tracep->declBit(c+13451,"TestHarness ldut fpga atomics indexes_lo_19", false,-1);
        tracep->declBus(c+13452,"TestHarness ldut fpga atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+13453,"TestHarness ldut fpga atomics indexes_hi_20", false,-1);
        tracep->declBit(c+13454,"TestHarness ldut fpga atomics indexes_lo_20", false,-1);
        tracep->declBus(c+13455,"TestHarness ldut fpga atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+13456,"TestHarness ldut fpga atomics indexes_hi_21", false,-1);
        tracep->declBit(c+13457,"TestHarness ldut fpga atomics indexes_lo_21", false,-1);
        tracep->declBus(c+13458,"TestHarness ldut fpga atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+13459,"TestHarness ldut fpga atomics indexes_hi_22", false,-1);
        tracep->declBit(c+13460,"TestHarness ldut fpga atomics indexes_lo_22", false,-1);
        tracep->declBus(c+13461,"TestHarness ldut fpga atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+13462,"TestHarness ldut fpga atomics indexes_hi_23", false,-1);
        tracep->declBit(c+13463,"TestHarness ldut fpga atomics indexes_lo_23", false,-1);
        tracep->declBus(c+13464,"TestHarness ldut fpga atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+13465,"TestHarness ldut fpga atomics indexes_hi_24", false,-1);
        tracep->declBit(c+13466,"TestHarness ldut fpga atomics indexes_lo_24", false,-1);
        tracep->declBus(c+13467,"TestHarness ldut fpga atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+13468,"TestHarness ldut fpga atomics indexes_hi_25", false,-1);
        tracep->declBit(c+13469,"TestHarness ldut fpga atomics indexes_lo_25", false,-1);
        tracep->declBus(c+13470,"TestHarness ldut fpga atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+13471,"TestHarness ldut fpga atomics indexes_hi_26", false,-1);
        tracep->declBit(c+13472,"TestHarness ldut fpga atomics indexes_lo_26", false,-1);
        tracep->declBus(c+13473,"TestHarness ldut fpga atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+13474,"TestHarness ldut fpga atomics indexes_hi_27", false,-1);
        tracep->declBit(c+13475,"TestHarness ldut fpga atomics indexes_lo_27", false,-1);
        tracep->declBus(c+13476,"TestHarness ldut fpga atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+13477,"TestHarness ldut fpga atomics indexes_hi_28", false,-1);
        tracep->declBit(c+13478,"TestHarness ldut fpga atomics indexes_lo_28", false,-1);
        tracep->declBus(c+13479,"TestHarness ldut fpga atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+13480,"TestHarness ldut fpga atomics indexes_hi_29", false,-1);
        tracep->declBit(c+13481,"TestHarness ldut fpga atomics indexes_lo_29", false,-1);
        tracep->declBus(c+13482,"TestHarness ldut fpga atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+13483,"TestHarness ldut fpga atomics indexes_hi_30", false,-1);
        tracep->declBit(c+13484,"TestHarness ldut fpga atomics indexes_lo_30", false,-1);
        tracep->declBus(c+13485,"TestHarness ldut fpga atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+13486,"TestHarness ldut fpga atomics indexes_hi_31", false,-1);
        tracep->declBit(c+13487,"TestHarness ldut fpga atomics indexes_lo_31", false,-1);
        tracep->declBus(c+13488,"TestHarness ldut fpga atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+13489,"TestHarness ldut fpga atomics indexes_hi_32", false,-1);
        tracep->declBit(c+13490,"TestHarness ldut fpga atomics indexes_lo_32", false,-1);
        tracep->declBus(c+13491,"TestHarness ldut fpga atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+13492,"TestHarness ldut fpga atomics indexes_hi_33", false,-1);
        tracep->declBit(c+13493,"TestHarness ldut fpga atomics indexes_lo_33", false,-1);
        tracep->declBus(c+13494,"TestHarness ldut fpga atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+13495,"TestHarness ldut fpga atomics indexes_hi_34", false,-1);
        tracep->declBit(c+13496,"TestHarness ldut fpga atomics indexes_lo_34", false,-1);
        tracep->declBus(c+13497,"TestHarness ldut fpga atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+13498,"TestHarness ldut fpga atomics indexes_hi_35", false,-1);
        tracep->declBit(c+13499,"TestHarness ldut fpga atomics indexes_lo_35", false,-1);
        tracep->declBus(c+13500,"TestHarness ldut fpga atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+13501,"TestHarness ldut fpga atomics indexes_hi_36", false,-1);
        tracep->declBit(c+13502,"TestHarness ldut fpga atomics indexes_lo_36", false,-1);
        tracep->declBus(c+13503,"TestHarness ldut fpga atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+13504,"TestHarness ldut fpga atomics indexes_hi_37", false,-1);
        tracep->declBit(c+13505,"TestHarness ldut fpga atomics indexes_lo_37", false,-1);
        tracep->declBus(c+13506,"TestHarness ldut fpga atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+13507,"TestHarness ldut fpga atomics indexes_hi_38", false,-1);
        tracep->declBit(c+13508,"TestHarness ldut fpga atomics indexes_lo_38", false,-1);
        tracep->declBus(c+13509,"TestHarness ldut fpga atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+13510,"TestHarness ldut fpga atomics indexes_hi_39", false,-1);
        tracep->declBit(c+13511,"TestHarness ldut fpga atomics indexes_lo_39", false,-1);
        tracep->declBus(c+13512,"TestHarness ldut fpga atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+13513,"TestHarness ldut fpga atomics indexes_hi_40", false,-1);
        tracep->declBit(c+13514,"TestHarness ldut fpga atomics indexes_lo_40", false,-1);
        tracep->declBus(c+13515,"TestHarness ldut fpga atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+13516,"TestHarness ldut fpga atomics indexes_hi_41", false,-1);
        tracep->declBit(c+13517,"TestHarness ldut fpga atomics indexes_lo_41", false,-1);
        tracep->declBus(c+13518,"TestHarness ldut fpga atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+13519,"TestHarness ldut fpga atomics indexes_hi_42", false,-1);
        tracep->declBit(c+13520,"TestHarness ldut fpga atomics indexes_lo_42", false,-1);
        tracep->declBus(c+13521,"TestHarness ldut fpga atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+13522,"TestHarness ldut fpga atomics indexes_hi_43", false,-1);
        tracep->declBit(c+13523,"TestHarness ldut fpga atomics indexes_lo_43", false,-1);
        tracep->declBus(c+13524,"TestHarness ldut fpga atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+13525,"TestHarness ldut fpga atomics indexes_hi_44", false,-1);
        tracep->declBit(c+13526,"TestHarness ldut fpga atomics indexes_lo_44", false,-1);
        tracep->declBus(c+13527,"TestHarness ldut fpga atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+13528,"TestHarness ldut fpga atomics indexes_hi_45", false,-1);
        tracep->declBit(c+13529,"TestHarness ldut fpga atomics indexes_lo_45", false,-1);
        tracep->declBus(c+13530,"TestHarness ldut fpga atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+13531,"TestHarness ldut fpga atomics indexes_hi_46", false,-1);
        tracep->declBit(c+13532,"TestHarness ldut fpga atomics indexes_lo_46", false,-1);
        tracep->declBus(c+13533,"TestHarness ldut fpga atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+13534,"TestHarness ldut fpga atomics indexes_hi_47", false,-1);
        tracep->declBit(c+13535,"TestHarness ldut fpga atomics indexes_lo_47", false,-1);
        tracep->declBus(c+13536,"TestHarness ldut fpga atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+13537,"TestHarness ldut fpga atomics indexes_hi_48", false,-1);
        tracep->declBit(c+13538,"TestHarness ldut fpga atomics indexes_lo_48", false,-1);
        tracep->declBus(c+13539,"TestHarness ldut fpga atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+13540,"TestHarness ldut fpga atomics indexes_hi_49", false,-1);
        tracep->declBit(c+13541,"TestHarness ldut fpga atomics indexes_lo_49", false,-1);
        tracep->declBus(c+13542,"TestHarness ldut fpga atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+13543,"TestHarness ldut fpga atomics indexes_hi_50", false,-1);
        tracep->declBit(c+13544,"TestHarness ldut fpga atomics indexes_lo_50", false,-1);
        tracep->declBus(c+13545,"TestHarness ldut fpga atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+13546,"TestHarness ldut fpga atomics indexes_hi_51", false,-1);
        tracep->declBit(c+13547,"TestHarness ldut fpga atomics indexes_lo_51", false,-1);
        tracep->declBus(c+13548,"TestHarness ldut fpga atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+13549,"TestHarness ldut fpga atomics indexes_hi_52", false,-1);
        tracep->declBit(c+13550,"TestHarness ldut fpga atomics indexes_lo_52", false,-1);
        tracep->declBus(c+13551,"TestHarness ldut fpga atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+13552,"TestHarness ldut fpga atomics indexes_hi_53", false,-1);
        tracep->declBit(c+13553,"TestHarness ldut fpga atomics indexes_lo_53", false,-1);
        tracep->declBus(c+13554,"TestHarness ldut fpga atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+13555,"TestHarness ldut fpga atomics indexes_hi_54", false,-1);
        tracep->declBit(c+13556,"TestHarness ldut fpga atomics indexes_lo_54", false,-1);
        tracep->declBus(c+13557,"TestHarness ldut fpga atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+13558,"TestHarness ldut fpga atomics indexes_hi_55", false,-1);
        tracep->declBit(c+13559,"TestHarness ldut fpga atomics indexes_lo_55", false,-1);
        tracep->declBus(c+13560,"TestHarness ldut fpga atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+13561,"TestHarness ldut fpga atomics indexes_hi_56", false,-1);
        tracep->declBit(c+13562,"TestHarness ldut fpga atomics indexes_lo_56", false,-1);
        tracep->declBus(c+13563,"TestHarness ldut fpga atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+13564,"TestHarness ldut fpga atomics indexes_hi_57", false,-1);
        tracep->declBit(c+13565,"TestHarness ldut fpga atomics indexes_lo_57", false,-1);
        tracep->declBus(c+13566,"TestHarness ldut fpga atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+13567,"TestHarness ldut fpga atomics indexes_hi_58", false,-1);
        tracep->declBit(c+13568,"TestHarness ldut fpga atomics indexes_lo_58", false,-1);
        tracep->declBus(c+13569,"TestHarness ldut fpga atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+13570,"TestHarness ldut fpga atomics indexes_hi_59", false,-1);
        tracep->declBit(c+13571,"TestHarness ldut fpga atomics indexes_lo_59", false,-1);
        tracep->declBus(c+13572,"TestHarness ldut fpga atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+13573,"TestHarness ldut fpga atomics indexes_hi_60", false,-1);
        tracep->declBit(c+13574,"TestHarness ldut fpga atomics indexes_lo_60", false,-1);
        tracep->declBus(c+13575,"TestHarness ldut fpga atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+13576,"TestHarness ldut fpga atomics indexes_hi_61", false,-1);
        tracep->declBit(c+13577,"TestHarness ldut fpga atomics indexes_lo_61", false,-1);
        tracep->declBus(c+13578,"TestHarness ldut fpga atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+13579,"TestHarness ldut fpga atomics indexes_hi_62", false,-1);
        tracep->declBit(c+13580,"TestHarness ldut fpga atomics indexes_lo_62", false,-1);
        tracep->declBus(c+13581,"TestHarness ldut fpga atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+13582,"TestHarness ldut fpga atomics indexes_hi_63", false,-1);
        tracep->declBit(c+13583,"TestHarness ldut fpga atomics indexes_lo_63", false,-1);
        tracep->declBus(c+13584,"TestHarness ldut fpga atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+13585,"TestHarness ldut fpga atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+13586,"TestHarness ldut fpga atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+13587,"TestHarness ldut fpga atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+13588,"TestHarness ldut fpga atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+13589,"TestHarness ldut fpga atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+13590,"TestHarness ldut fpga atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+13591,"TestHarness ldut fpga atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+13592,"TestHarness ldut fpga atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+13593,"TestHarness ldut fpga atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+13594,"TestHarness ldut fpga atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+13595,"TestHarness ldut fpga atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+13596,"TestHarness ldut fpga atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+13597,"TestHarness ldut fpga atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+13598,"TestHarness ldut fpga atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+13599,"TestHarness ldut fpga atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+13600,"TestHarness ldut fpga atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+13601,"TestHarness ldut fpga atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+13602,"TestHarness ldut fpga atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+13603,"TestHarness ldut fpga atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+13604,"TestHarness ldut fpga atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+13605,"TestHarness ldut fpga atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+13606,"TestHarness ldut fpga atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+13607,"TestHarness ldut fpga atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+13608,"TestHarness ldut fpga atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+13609,"TestHarness ldut fpga atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+13610,"TestHarness ldut fpga atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+13611,"TestHarness ldut fpga atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+13612,"TestHarness ldut fpga atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+13613,"TestHarness ldut fpga atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+13614,"TestHarness ldut fpga atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+13615,"TestHarness ldut fpga atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+13616,"TestHarness ldut fpga atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+13617,"TestHarness ldut fpga atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+13618,"TestHarness ldut fpga atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+13619,"TestHarness ldut fpga atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+13620,"TestHarness ldut fpga atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+13621,"TestHarness ldut fpga atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+13622,"TestHarness ldut fpga atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+13623,"TestHarness ldut fpga atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+13624,"TestHarness ldut fpga atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+13625,"TestHarness ldut fpga atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+13626,"TestHarness ldut fpga atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+13627,"TestHarness ldut fpga atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+13628,"TestHarness ldut fpga atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+13629,"TestHarness ldut fpga atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+13630,"TestHarness ldut fpga atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+13631,"TestHarness ldut fpga atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+13632,"TestHarness ldut fpga atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+13633,"TestHarness ldut fpga atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+13634,"TestHarness ldut fpga atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+13635,"TestHarness ldut fpga atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+13636,"TestHarness ldut fpga atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+13637,"TestHarness ldut fpga atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+13638,"TestHarness ldut fpga atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+13639,"TestHarness ldut fpga atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+13640,"TestHarness ldut fpga atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+13641,"TestHarness ldut fpga atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+13642,"TestHarness ldut fpga atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+13643,"TestHarness ldut fpga atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+13644,"TestHarness ldut fpga atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+13645,"TestHarness ldut fpga atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+13646,"TestHarness ldut fpga atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+13647,"TestHarness ldut fpga atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+13648,"TestHarness ldut fpga atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+13649,"TestHarness ldut fpga atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+13650,"TestHarness ldut fpga atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+13651,"TestHarness ldut fpga atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+13652,"TestHarness ldut fpga atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+13653,"TestHarness ldut fpga atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+13654,"TestHarness ldut fpga atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+13655,"TestHarness ldut fpga atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+13656,"TestHarness ldut fpga atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+13657,"TestHarness ldut fpga atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+13659,"TestHarness ldut fpga atomics unsigned_", false,-1);
        tracep->declBit(c+13660,"TestHarness ldut fpga atomics take_max", false,-1);
        tracep->declBit(c+13661,"TestHarness ldut fpga atomics adder", false,-1);
        tracep->declBus(c+13662,"TestHarness ldut fpga atomics signSel", false,-1, 7,0);
        tracep->declBus(c+13663,"TestHarness ldut fpga atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+13664,"TestHarness ldut fpga atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+13665,"TestHarness ldut fpga atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+13666,"TestHarness ldut fpga atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+13667,"TestHarness ldut fpga atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+13668,"TestHarness ldut fpga atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+13669,"TestHarness ldut fpga atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+13670,"TestHarness ldut fpga atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+13671,"TestHarness ldut fpga atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+13672,"TestHarness ldut fpga atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+13673,"TestHarness ldut fpga atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+13674,"TestHarness ldut fpga atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+13675,"TestHarness ldut fpga atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+13677,"TestHarness ldut fpga atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+13678,"TestHarness ldut fpga atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+13679,"TestHarness ldut fpga atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+13680,"TestHarness ldut fpga atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+13681,"TestHarness ldut fpga atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+13682,"TestHarness ldut fpga atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+13683,"TestHarness ldut fpga atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+13684,"TestHarness ldut fpga atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+13685,"TestHarness ldut fpga atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+13687,"TestHarness ldut fpga atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+13688,"TestHarness ldut fpga atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+13689,"TestHarness ldut fpga atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+13690,"TestHarness ldut fpga atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+13691,"TestHarness ldut fpga atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+13692,"TestHarness ldut fpga atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+13693,"TestHarness ldut fpga atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+13694,"TestHarness ldut fpga atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+13695,"TestHarness ldut fpga atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+13697,"TestHarness ldut fpga atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+13699,"TestHarness ldut fpga atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+13701,"TestHarness ldut fpga atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+13703,"TestHarness ldut fpga atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+13705,"TestHarness ldut fpga atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+13706,"TestHarness ldut fpga atomics a_bigger", false,-1);
        tracep->declBit(c+13707,"TestHarness ldut fpga atomics pick_a", false,-1);
        tracep->declQuad(c+13708,"TestHarness ldut fpga atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+13710,"TestHarness ldut fpga atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+13712,"TestHarness ldut fpga atomics a_allow", false,-1);
        tracep->declBus(c+13713,"TestHarness ldut fpga atomics beatsLeft", false,-1, 4,0);
        tracep->declBit(c+13714,"TestHarness ldut fpga atomics idle", false,-1);
        tracep->declBit(c+19128,"TestHarness ldut fpga atomics source_i_valid", false,-1);
        tracep->declBit(c+19129,"TestHarness ldut fpga atomics readys_1", false,-1);
        tracep->declBit(c+13715,"TestHarness ldut fpga atomics state_1", false,-1);
        tracep->declBit(c+16782,"TestHarness ldut fpga atomics allowed_1", false,-1);
        tracep->declBit(c+19130,"TestHarness ldut fpga atomics out_1_ready", false,-1);
        tracep->declBus(c+13716,"TestHarness ldut fpga atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+13717,"TestHarness ldut fpga atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+13718,"TestHarness ldut fpga atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+13719,"TestHarness ldut fpga atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+13720,"TestHarness ldut fpga atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+13721,"TestHarness ldut fpga atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+13722,"TestHarness ldut fpga atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+13723,"TestHarness ldut fpga atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+13724,"TestHarness ldut fpga atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+13725,"TestHarness ldut fpga atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+13726,"TestHarness ldut fpga atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+13727,"TestHarness ldut fpga atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+13728,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+13729,"TestHarness ldut fpga atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+13730,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+13731,"TestHarness ldut fpga atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+13732,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+13733,"TestHarness ldut fpga atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+13734,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+13735,"TestHarness ldut fpga atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+13736,"TestHarness ldut fpga atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+13737,"TestHarness ldut fpga atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+13738,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+13739,"TestHarness ldut fpga atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+13740,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+13741,"TestHarness ldut fpga atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+13742,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+13743,"TestHarness ldut fpga atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+13744,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+13745,"TestHarness ldut fpga atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+13746,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+13747,"TestHarness ldut fpga atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+13748,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+13749,"TestHarness ldut fpga atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+13750,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+13751,"TestHarness ldut fpga atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+13752,"TestHarness ldut fpga atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+13753,"TestHarness ldut fpga atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+13754,"TestHarness ldut fpga atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+13755,"TestHarness ldut fpga atomics decode", false,-1, 4,0);
        tracep->declBit(c+13756,"TestHarness ldut fpga atomics opdata", false,-1);
        tracep->declBit(c+16783,"TestHarness ldut fpga atomics latch", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga atomics readys_0", false,-1);
        tracep->declBit(c+13385,"TestHarness ldut fpga atomics earlyWinner_0", false,-1);
        tracep->declBit(c+19131,"TestHarness ldut fpga atomics earlyWinner_1", false,-1);
        tracep->declBit(c+13757,"TestHarness ldut fpga atomics state_0", false,-1);
        tracep->declBit(c+13758,"TestHarness ldut fpga atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+19132,"TestHarness ldut fpga atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+16784,"TestHarness ldut fpga atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+13759,"TestHarness ldut fpga atomics allowed_0", false,-1);
        tracep->declBit(c+16785,"TestHarness ldut fpga atomics out_ready", false,-1);
        tracep->declBus(c+13760,"TestHarness ldut fpga atomics d_first_counter", false,-1, 4,0);
        tracep->declBit(c+13761,"TestHarness ldut fpga atomics d_first", false,-1);
        tracep->declBit(c+13762,"TestHarness ldut fpga atomics d_ackd", false,-1);
        tracep->declBit(c+13763,"TestHarness ldut fpga atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+13764,"TestHarness ldut fpga atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+13765,"TestHarness ldut fpga atomics d_drop", false,-1);
        tracep->declBit(c+13766,"TestHarness ldut fpga atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+13767,"TestHarness ldut fpga atomics d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+13768,"TestHarness ldut fpga atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13769,"TestHarness ldut fpga atomics d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+13770,"TestHarness ldut fpga atomics d_ack", false,-1);
        tracep->declBit(c+13771,"TestHarness ldut fpga atomics d_replace", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga atomics monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga atomics monitor reset", false,-1);
        tracep->declBit(c+19127,"TestHarness ldut fpga atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18506,"TestHarness ldut fpga atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga atomics monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga atomics monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+13365,"TestHarness ldut fpga atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+13366,"TestHarness ldut fpga atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga atomics monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+13367,"TestHarness ldut fpga atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+13368,"TestHarness ldut fpga atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+62,"TestHarness ldut fpga atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+63,"TestHarness ldut fpga atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+13772,"TestHarness ldut fpga atomics monitor source_ok", false,-1);
        tracep->declBus(c+13773,"TestHarness ldut fpga atomics monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+13774,"TestHarness ldut fpga atomics monitor is_aligned", false,-1);
        tracep->declBus(c+13775,"TestHarness ldut fpga atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+13776,"TestHarness ldut fpga atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+13777,"TestHarness ldut fpga atomics monitor mask_size", false,-1);
        tracep->declBit(c+13778,"TestHarness ldut fpga atomics monitor mask_bit", false,-1);
        tracep->declBit(c+13779,"TestHarness ldut fpga atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+13780,"TestHarness ldut fpga atomics monitor mask_acc", false,-1);
        tracep->declBit(c+13781,"TestHarness ldut fpga atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+13782,"TestHarness ldut fpga atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+13783,"TestHarness ldut fpga atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+13784,"TestHarness ldut fpga atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+13785,"TestHarness ldut fpga atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+13786,"TestHarness ldut fpga atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+13787,"TestHarness ldut fpga atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+13788,"TestHarness ldut fpga atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+13789,"TestHarness ldut fpga atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+13790,"TestHarness ldut fpga atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+13791,"TestHarness ldut fpga atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+13792,"TestHarness ldut fpga atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+13793,"TestHarness ldut fpga atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+13794,"TestHarness ldut fpga atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+13795,"TestHarness ldut fpga atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+13796,"TestHarness ldut fpga atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+13797,"TestHarness ldut fpga atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+13798,"TestHarness ldut fpga atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+13799,"TestHarness ldut fpga atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+13800,"TestHarness ldut fpga atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+13801,"TestHarness ldut fpga atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+13802,"TestHarness ldut fpga atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+13803,"TestHarness ldut fpga atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+13804,"TestHarness ldut fpga atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+13805,"TestHarness ldut fpga atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+13806,"TestHarness ldut fpga atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+13807,"TestHarness ldut fpga atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+13808,"TestHarness ldut fpga atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+13809,"TestHarness ldut fpga atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+13810,"TestHarness ldut fpga atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+13811,"TestHarness ldut fpga atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+13812,"TestHarness ldut fpga atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+6235,"TestHarness ldut fpga atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+6236,"TestHarness ldut fpga atomics monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+6237,"TestHarness ldut fpga atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+6238,"TestHarness ldut fpga atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+6239,"TestHarness ldut fpga atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+13755,"TestHarness ldut fpga atomics monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+13756,"TestHarness ldut fpga atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13813,"TestHarness ldut fpga atomics monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+13814,"TestHarness ldut fpga atomics monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+13815,"TestHarness ldut fpga atomics monitor a_first", false,-1);
        tracep->declBus(c+13816,"TestHarness ldut fpga atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13817,"TestHarness ldut fpga atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+13818,"TestHarness ldut fpga atomics monitor size", false,-1, 3,0);
        tracep->declBus(c+13819,"TestHarness ldut fpga atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+13820,"TestHarness ldut fpga atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+13767,"TestHarness ldut fpga atomics monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+13821,"TestHarness ldut fpga atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13822,"TestHarness ldut fpga atomics monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+13823,"TestHarness ldut fpga atomics monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+13824,"TestHarness ldut fpga atomics monitor d_first", false,-1);
        tracep->declBus(c+13825,"TestHarness ldut fpga atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13826,"TestHarness ldut fpga atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+13827,"TestHarness ldut fpga atomics monitor size_1", false,-1, 3,0);
        tracep->declBus(c+13828,"TestHarness ldut fpga atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+13829,"TestHarness ldut fpga atomics monitor denied", false,-1);
        tracep->declBus(c+6258,"TestHarness ldut fpga atomics monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+6259,"TestHarness ldut fpga atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+13830,"TestHarness ldut fpga atomics monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+13831,"TestHarness ldut fpga atomics monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+13832,"TestHarness ldut fpga atomics monitor c_first", false,-1);
        tracep->declBus(c+13833,"TestHarness ldut fpga atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+13834,"TestHarness ldut fpga atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+13835,"TestHarness ldut fpga atomics monitor size_3", false,-1, 3,0);
        tracep->declBus(c+13836,"TestHarness ldut fpga atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+13837,"TestHarness ldut fpga atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+13838,"TestHarness ldut fpga atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+13842,"TestHarness ldut fpga atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+13858,"TestHarness ldut fpga atomics monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+13890,"TestHarness ldut fpga atomics monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+13891,"TestHarness ldut fpga atomics monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+13892,"TestHarness ldut fpga atomics monitor a_first_1", false,-1);
        tracep->declBus(c+13893,"TestHarness ldut fpga atomics monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+13894,"TestHarness ldut fpga atomics monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+13895,"TestHarness ldut fpga atomics monitor d_first_1", false,-1);
        tracep->declArray(c+19133,"TestHarness ldut fpga atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16786,"TestHarness ldut fpga atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16787,"TestHarness ldut fpga atomics monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16788,"TestHarness ldut fpga atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+13896,"TestHarness ldut fpga atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+13900,"TestHarness ldut fpga atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16792,"TestHarness ldut fpga atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+13904,"TestHarness ldut fpga atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+13905,"TestHarness ldut fpga atomics monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16793,"TestHarness ldut fpga atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+13906,"TestHarness ldut fpga atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16809,"TestHarness ldut fpga atomics monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+13922,"TestHarness ldut fpga atomics monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+13954,"TestHarness ldut fpga atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+13955,"TestHarness ldut fpga atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+13959,"TestHarness ldut fpga atomics monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+13991,"TestHarness ldut fpga atomics monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+13992,"TestHarness ldut fpga atomics monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+13993,"TestHarness ldut fpga atomics monitor c_first_1", false,-1);
        tracep->declBus(c+13994,"TestHarness ldut fpga atomics monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+13995,"TestHarness ldut fpga atomics monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+13996,"TestHarness ldut fpga atomics monitor d_first_2", false,-1);
        tracep->declArray(c+15690,"TestHarness ldut fpga atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15694,"TestHarness ldut fpga atomics monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15695,"TestHarness ldut fpga atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+13997,"TestHarness ldut fpga atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+14001,"TestHarness ldut fpga atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15699,"TestHarness ldut fpga atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+14005,"TestHarness ldut fpga atomics monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15700,"TestHarness ldut fpga atomics monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+14006,"TestHarness ldut fpga atomics monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+14038,"TestHarness ldut fpga atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+14039,"TestHarness ldut fpga atomics monitor inflight_2", false,-1);
        tracep->declBus(c+14040,"TestHarness ldut fpga atomics monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+14041,"TestHarness ldut fpga atomics monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+14042,"TestHarness ldut fpga atomics monitor d_first_3", false,-1);
        tracep->declBit(c+14043,"TestHarness ldut fpga atomics monitor d_set", false,-1);
        tracep->declBit(c+15627,"TestHarness ldut fpga atomics monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut fpga atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+62,"TestHarness ldut fpga atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+62,"TestHarness ldut fpga atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+63,"TestHarness ldut fpga atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+63,"TestHarness ldut fpga atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga fixer_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga fixer_1 reset", false,-1);
        tracep->declBit(c+18507,"TestHarness ldut fpga fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18508,"TestHarness ldut fpga fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga fixer_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga fixer_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+6178,"TestHarness ldut fpga fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga fixer_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18505,"TestHarness ldut fpga fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+18506,"TestHarness ldut fpga fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga fixer_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga fixer_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+6178,"TestHarness ldut fpga fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga fixer_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+19137,"TestHarness ldut fpga fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18508,"TestHarness ldut fpga fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga fixer_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga fixer_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+6178,"TestHarness ldut fpga fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga fixer_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6182,"TestHarness ldut fpga fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+14044,"TestHarness ldut fpga fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+14045,"TestHarness ldut fpga fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+14046,"TestHarness ldut fpga fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+14047,"TestHarness ldut fpga fixer_1 a_first_counter", false,-1, 4,0);
        tracep->declBit(c+14048,"TestHarness ldut fpga fixer_1 a_first", false,-1);
        tracep->declBit(c+14049,"TestHarness ldut fpga fixer_1 flight_16", false,-1);
        tracep->declBit(c+14050,"TestHarness ldut fpga fixer_1 flight_17", false,-1);
        tracep->declBit(c+14051,"TestHarness ldut fpga fixer_1 flight_18", false,-1);
        tracep->declBit(c+14052,"TestHarness ldut fpga fixer_1 flight_19", false,-1);
        tracep->declBit(c+14053,"TestHarness ldut fpga fixer_1 flight_20", false,-1);
        tracep->declBit(c+14054,"TestHarness ldut fpga fixer_1 flight_21", false,-1);
        tracep->declBit(c+14055,"TestHarness ldut fpga fixer_1 flight_22", false,-1);
        tracep->declBit(c+14056,"TestHarness ldut fpga fixer_1 flight_23", false,-1);
        tracep->declBit(c+14057,"TestHarness ldut fpga fixer_1 flight_24", false,-1);
        tracep->declBit(c+14058,"TestHarness ldut fpga fixer_1 flight_25", false,-1);
        tracep->declBit(c+14059,"TestHarness ldut fpga fixer_1 flight_26", false,-1);
        tracep->declBit(c+14060,"TestHarness ldut fpga fixer_1 flight_27", false,-1);
        tracep->declBit(c+14061,"TestHarness ldut fpga fixer_1 flight_28", false,-1);
        tracep->declBit(c+14062,"TestHarness ldut fpga fixer_1 flight_29", false,-1);
        tracep->declBit(c+14063,"TestHarness ldut fpga fixer_1 flight_30", false,-1);
        tracep->declBit(c+14064,"TestHarness ldut fpga fixer_1 flight_31", false,-1);
        tracep->declBus(c+14065,"TestHarness ldut fpga fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+14066,"TestHarness ldut fpga fixer_1 stalls_0", false,-1);
        tracep->declBit(c+14067,"TestHarness ldut fpga fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+14068,"TestHarness ldut fpga fixer_1 flight_32", false,-1);
        tracep->declBit(c+14069,"TestHarness ldut fpga fixer_1 flight_33", false,-1);
        tracep->declBit(c+14070,"TestHarness ldut fpga fixer_1 flight_34", false,-1);
        tracep->declBit(c+14071,"TestHarness ldut fpga fixer_1 flight_35", false,-1);
        tracep->declBit(c+14072,"TestHarness ldut fpga fixer_1 flight_36", false,-1);
        tracep->declBit(c+14073,"TestHarness ldut fpga fixer_1 flight_37", false,-1);
        tracep->declBit(c+14074,"TestHarness ldut fpga fixer_1 flight_38", false,-1);
        tracep->declBit(c+14075,"TestHarness ldut fpga fixer_1 flight_39", false,-1);
        tracep->declBit(c+14076,"TestHarness ldut fpga fixer_1 flight_40", false,-1);
        tracep->declBit(c+14077,"TestHarness ldut fpga fixer_1 flight_41", false,-1);
        tracep->declBit(c+14078,"TestHarness ldut fpga fixer_1 flight_42", false,-1);
        tracep->declBit(c+14079,"TestHarness ldut fpga fixer_1 flight_43", false,-1);
        tracep->declBit(c+14080,"TestHarness ldut fpga fixer_1 flight_44", false,-1);
        tracep->declBit(c+14081,"TestHarness ldut fpga fixer_1 flight_45", false,-1);
        tracep->declBit(c+14082,"TestHarness ldut fpga fixer_1 flight_46", false,-1);
        tracep->declBit(c+14083,"TestHarness ldut fpga fixer_1 flight_47", false,-1);
        tracep->declBus(c+14084,"TestHarness ldut fpga fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+14085,"TestHarness ldut fpga fixer_1 stalls_1", false,-1);
        tracep->declBit(c+14086,"TestHarness ldut fpga fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+14087,"TestHarness ldut fpga fixer_1 flight_48", false,-1);
        tracep->declBit(c+14088,"TestHarness ldut fpga fixer_1 flight_49", false,-1);
        tracep->declBit(c+14089,"TestHarness ldut fpga fixer_1 flight_50", false,-1);
        tracep->declBit(c+14090,"TestHarness ldut fpga fixer_1 flight_51", false,-1);
        tracep->declBit(c+14091,"TestHarness ldut fpga fixer_1 flight_52", false,-1);
        tracep->declBit(c+14092,"TestHarness ldut fpga fixer_1 flight_53", false,-1);
        tracep->declBit(c+14093,"TestHarness ldut fpga fixer_1 flight_54", false,-1);
        tracep->declBit(c+14094,"TestHarness ldut fpga fixer_1 flight_55", false,-1);
        tracep->declBit(c+14095,"TestHarness ldut fpga fixer_1 flight_56", false,-1);
        tracep->declBit(c+14096,"TestHarness ldut fpga fixer_1 flight_57", false,-1);
        tracep->declBit(c+14097,"TestHarness ldut fpga fixer_1 flight_58", false,-1);
        tracep->declBit(c+14098,"TestHarness ldut fpga fixer_1 flight_59", false,-1);
        tracep->declBit(c+14099,"TestHarness ldut fpga fixer_1 flight_60", false,-1);
        tracep->declBit(c+14100,"TestHarness ldut fpga fixer_1 flight_61", false,-1);
        tracep->declBit(c+14101,"TestHarness ldut fpga fixer_1 flight_62", false,-1);
        tracep->declBit(c+14102,"TestHarness ldut fpga fixer_1 flight_63", false,-1);
        tracep->declBus(c+14103,"TestHarness ldut fpga fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+14104,"TestHarness ldut fpga fixer_1 stalls_2", false,-1);
        tracep->declBit(c+14105,"TestHarness ldut fpga fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+14106,"TestHarness ldut fpga fixer_1 flight_64", false,-1);
        tracep->declBit(c+14107,"TestHarness ldut fpga fixer_1 flight_65", false,-1);
        tracep->declBit(c+14108,"TestHarness ldut fpga fixer_1 flight_66", false,-1);
        tracep->declBit(c+14109,"TestHarness ldut fpga fixer_1 flight_67", false,-1);
        tracep->declBit(c+14110,"TestHarness ldut fpga fixer_1 flight_68", false,-1);
        tracep->declBit(c+14111,"TestHarness ldut fpga fixer_1 flight_69", false,-1);
        tracep->declBit(c+14112,"TestHarness ldut fpga fixer_1 flight_70", false,-1);
        tracep->declBit(c+14113,"TestHarness ldut fpga fixer_1 flight_71", false,-1);
        tracep->declBit(c+14114,"TestHarness ldut fpga fixer_1 flight_72", false,-1);
        tracep->declBit(c+14115,"TestHarness ldut fpga fixer_1 flight_73", false,-1);
        tracep->declBit(c+14116,"TestHarness ldut fpga fixer_1 flight_74", false,-1);
        tracep->declBit(c+14117,"TestHarness ldut fpga fixer_1 flight_75", false,-1);
        tracep->declBit(c+14118,"TestHarness ldut fpga fixer_1 flight_76", false,-1);
        tracep->declBit(c+14119,"TestHarness ldut fpga fixer_1 flight_77", false,-1);
        tracep->declBit(c+14120,"TestHarness ldut fpga fixer_1 flight_78", false,-1);
        tracep->declBit(c+14121,"TestHarness ldut fpga fixer_1 flight_79", false,-1);
        tracep->declBus(c+14122,"TestHarness ldut fpga fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+14123,"TestHarness ldut fpga fixer_1 stalls_3", false,-1);
        tracep->declBit(c+14124,"TestHarness ldut fpga fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+14125,"TestHarness ldut fpga fixer_1 flight_80", false,-1);
        tracep->declBit(c+14126,"TestHarness ldut fpga fixer_1 flight_81", false,-1);
        tracep->declBit(c+14127,"TestHarness ldut fpga fixer_1 flight_82", false,-1);
        tracep->declBit(c+14128,"TestHarness ldut fpga fixer_1 flight_83", false,-1);
        tracep->declBit(c+14129,"TestHarness ldut fpga fixer_1 flight_84", false,-1);
        tracep->declBit(c+14130,"TestHarness ldut fpga fixer_1 flight_85", false,-1);
        tracep->declBit(c+14131,"TestHarness ldut fpga fixer_1 flight_86", false,-1);
        tracep->declBit(c+14132,"TestHarness ldut fpga fixer_1 flight_87", false,-1);
        tracep->declBit(c+14133,"TestHarness ldut fpga fixer_1 flight_88", false,-1);
        tracep->declBit(c+14134,"TestHarness ldut fpga fixer_1 flight_89", false,-1);
        tracep->declBit(c+14135,"TestHarness ldut fpga fixer_1 flight_90", false,-1);
        tracep->declBit(c+14136,"TestHarness ldut fpga fixer_1 flight_91", false,-1);
        tracep->declBit(c+14137,"TestHarness ldut fpga fixer_1 flight_92", false,-1);
        tracep->declBit(c+14138,"TestHarness ldut fpga fixer_1 flight_93", false,-1);
        tracep->declBit(c+14139,"TestHarness ldut fpga fixer_1 flight_94", false,-1);
        tracep->declBit(c+14140,"TestHarness ldut fpga fixer_1 flight_95", false,-1);
        tracep->declBus(c+14141,"TestHarness ldut fpga fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+14142,"TestHarness ldut fpga fixer_1 stalls_4", false,-1);
        tracep->declBit(c+14143,"TestHarness ldut fpga fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+14144,"TestHarness ldut fpga fixer_1 flight_96", false,-1);
        tracep->declBit(c+14145,"TestHarness ldut fpga fixer_1 flight_97", false,-1);
        tracep->declBit(c+14146,"TestHarness ldut fpga fixer_1 flight_98", false,-1);
        tracep->declBit(c+14147,"TestHarness ldut fpga fixer_1 flight_99", false,-1);
        tracep->declBit(c+14148,"TestHarness ldut fpga fixer_1 flight_100", false,-1);
        tracep->declBit(c+14149,"TestHarness ldut fpga fixer_1 flight_101", false,-1);
        tracep->declBit(c+14150,"TestHarness ldut fpga fixer_1 flight_102", false,-1);
        tracep->declBit(c+14151,"TestHarness ldut fpga fixer_1 flight_103", false,-1);
        tracep->declBit(c+14152,"TestHarness ldut fpga fixer_1 flight_104", false,-1);
        tracep->declBit(c+14153,"TestHarness ldut fpga fixer_1 flight_105", false,-1);
        tracep->declBit(c+14154,"TestHarness ldut fpga fixer_1 flight_106", false,-1);
        tracep->declBit(c+14155,"TestHarness ldut fpga fixer_1 flight_107", false,-1);
        tracep->declBit(c+14156,"TestHarness ldut fpga fixer_1 flight_108", false,-1);
        tracep->declBit(c+14157,"TestHarness ldut fpga fixer_1 flight_109", false,-1);
        tracep->declBit(c+14158,"TestHarness ldut fpga fixer_1 flight_110", false,-1);
        tracep->declBit(c+14159,"TestHarness ldut fpga fixer_1 flight_111", false,-1);
        tracep->declBus(c+14160,"TestHarness ldut fpga fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+14161,"TestHarness ldut fpga fixer_1 stalls_5", false,-1);
        tracep->declBit(c+14162,"TestHarness ldut fpga fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+14163,"TestHarness ldut fpga fixer_1 flight_112", false,-1);
        tracep->declBit(c+14164,"TestHarness ldut fpga fixer_1 flight_113", false,-1);
        tracep->declBit(c+14165,"TestHarness ldut fpga fixer_1 flight_114", false,-1);
        tracep->declBit(c+14166,"TestHarness ldut fpga fixer_1 flight_115", false,-1);
        tracep->declBit(c+14167,"TestHarness ldut fpga fixer_1 flight_116", false,-1);
        tracep->declBit(c+14168,"TestHarness ldut fpga fixer_1 flight_117", false,-1);
        tracep->declBit(c+14169,"TestHarness ldut fpga fixer_1 flight_118", false,-1);
        tracep->declBit(c+14170,"TestHarness ldut fpga fixer_1 flight_119", false,-1);
        tracep->declBit(c+14171,"TestHarness ldut fpga fixer_1 flight_120", false,-1);
        tracep->declBit(c+14172,"TestHarness ldut fpga fixer_1 flight_121", false,-1);
        tracep->declBit(c+14173,"TestHarness ldut fpga fixer_1 flight_122", false,-1);
        tracep->declBit(c+14174,"TestHarness ldut fpga fixer_1 flight_123", false,-1);
        tracep->declBit(c+14175,"TestHarness ldut fpga fixer_1 flight_124", false,-1);
        tracep->declBit(c+14176,"TestHarness ldut fpga fixer_1 flight_125", false,-1);
        tracep->declBit(c+14177,"TestHarness ldut fpga fixer_1 flight_126", false,-1);
        tracep->declBit(c+14178,"TestHarness ldut fpga fixer_1 flight_127", false,-1);
        tracep->declBus(c+14179,"TestHarness ldut fpga fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+14180,"TestHarness ldut fpga fixer_1 stalls_6", false,-1);
        tracep->declBit(c+14181,"TestHarness ldut fpga fixer_1 stall", false,-1);
        tracep->declBit(c+16841,"TestHarness ldut fpga fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+13755,"TestHarness ldut fpga fixer_1 a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+13756,"TestHarness ldut fpga fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14182,"TestHarness ldut fpga fixer_1 a_first_counter1", false,-1, 4,0);
        tracep->declBus(c+13767,"TestHarness ldut fpga fixer_1 d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+14183,"TestHarness ldut fpga fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14184,"TestHarness ldut fpga fixer_1 d_first_counter", false,-1, 4,0);
        tracep->declBus(c+14185,"TestHarness ldut fpga fixer_1 d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+14186,"TestHarness ldut fpga fixer_1 d_first_first", false,-1);
        tracep->declBit(c+14187,"TestHarness ldut fpga fixer_1 d_first", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga fixer_1 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga fixer_1 monitor reset", false,-1);
        tracep->declBit(c+19137,"TestHarness ldut fpga fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18508,"TestHarness ldut fpga fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga fixer_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga fixer_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+6178,"TestHarness ldut fpga fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga fixer_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6182,"TestHarness ldut fpga fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+64,"TestHarness ldut fpga fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+65,"TestHarness ldut fpga fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+13772,"TestHarness ldut fpga fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+13773,"TestHarness ldut fpga fixer_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+13774,"TestHarness ldut fpga fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+13775,"TestHarness ldut fpga fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+13776,"TestHarness ldut fpga fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+13777,"TestHarness ldut fpga fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+13778,"TestHarness ldut fpga fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+13779,"TestHarness ldut fpga fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+14188,"TestHarness ldut fpga fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+14189,"TestHarness ldut fpga fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+13782,"TestHarness ldut fpga fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+13783,"TestHarness ldut fpga fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+13784,"TestHarness ldut fpga fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+14190,"TestHarness ldut fpga fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+14191,"TestHarness ldut fpga fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+14192,"TestHarness ldut fpga fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+14193,"TestHarness ldut fpga fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+14194,"TestHarness ldut fpga fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+14195,"TestHarness ldut fpga fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+14196,"TestHarness ldut fpga fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+14197,"TestHarness ldut fpga fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+13793,"TestHarness ldut fpga fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+13794,"TestHarness ldut fpga fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+14198,"TestHarness ldut fpga fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+14199,"TestHarness ldut fpga fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+14200,"TestHarness ldut fpga fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+14201,"TestHarness ldut fpga fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+14202,"TestHarness ldut fpga fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+14203,"TestHarness ldut fpga fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+14204,"TestHarness ldut fpga fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+14205,"TestHarness ldut fpga fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+14206,"TestHarness ldut fpga fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+14207,"TestHarness ldut fpga fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+14208,"TestHarness ldut fpga fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+14209,"TestHarness ldut fpga fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+14210,"TestHarness ldut fpga fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+14211,"TestHarness ldut fpga fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+14212,"TestHarness ldut fpga fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+14213,"TestHarness ldut fpga fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+14214,"TestHarness ldut fpga fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+13812,"TestHarness ldut fpga fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+6235,"TestHarness ldut fpga fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+6236,"TestHarness ldut fpga fixer_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+6237,"TestHarness ldut fpga fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+6238,"TestHarness ldut fpga fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+6239,"TestHarness ldut fpga fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+13755,"TestHarness ldut fpga fixer_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+13756,"TestHarness ldut fpga fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14215,"TestHarness ldut fpga fixer_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+14216,"TestHarness ldut fpga fixer_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+14217,"TestHarness ldut fpga fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+14218,"TestHarness ldut fpga fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14219,"TestHarness ldut fpga fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+14220,"TestHarness ldut fpga fixer_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+14221,"TestHarness ldut fpga fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+14222,"TestHarness ldut fpga fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+13767,"TestHarness ldut fpga fixer_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+14183,"TestHarness ldut fpga fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14223,"TestHarness ldut fpga fixer_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+14224,"TestHarness ldut fpga fixer_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+14225,"TestHarness ldut fpga fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+14226,"TestHarness ldut fpga fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14227,"TestHarness ldut fpga fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+14228,"TestHarness ldut fpga fixer_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+14229,"TestHarness ldut fpga fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+14230,"TestHarness ldut fpga fixer_1 monitor denied", false,-1);
        tracep->declBus(c+6258,"TestHarness ldut fpga fixer_1 monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+6259,"TestHarness ldut fpga fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+14231,"TestHarness ldut fpga fixer_1 monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+14232,"TestHarness ldut fpga fixer_1 monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+14233,"TestHarness ldut fpga fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+14234,"TestHarness ldut fpga fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+14235,"TestHarness ldut fpga fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+14236,"TestHarness ldut fpga fixer_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+14237,"TestHarness ldut fpga fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+14238,"TestHarness ldut fpga fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+14239,"TestHarness ldut fpga fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+14243,"TestHarness ldut fpga fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+14259,"TestHarness ldut fpga fixer_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+14291,"TestHarness ldut fpga fixer_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+14292,"TestHarness ldut fpga fixer_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+14293,"TestHarness ldut fpga fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+14294,"TestHarness ldut fpga fixer_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+14295,"TestHarness ldut fpga fixer_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+14296,"TestHarness ldut fpga fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+19138,"TestHarness ldut fpga fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16842,"TestHarness ldut fpga fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16843,"TestHarness ldut fpga fixer_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16844,"TestHarness ldut fpga fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+14297,"TestHarness ldut fpga fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+14301,"TestHarness ldut fpga fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16848,"TestHarness ldut fpga fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+14305,"TestHarness ldut fpga fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+14306,"TestHarness ldut fpga fixer_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16849,"TestHarness ldut fpga fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+14307,"TestHarness ldut fpga fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16865,"TestHarness ldut fpga fixer_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+14323,"TestHarness ldut fpga fixer_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+14355,"TestHarness ldut fpga fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+14356,"TestHarness ldut fpga fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+14360,"TestHarness ldut fpga fixer_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+14392,"TestHarness ldut fpga fixer_1 monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+14393,"TestHarness ldut fpga fixer_1 monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+14394,"TestHarness ldut fpga fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+14395,"TestHarness ldut fpga fixer_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+14396,"TestHarness ldut fpga fixer_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+14397,"TestHarness ldut fpga fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+15732,"TestHarness ldut fpga fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15736,"TestHarness ldut fpga fixer_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15737,"TestHarness ldut fpga fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+14398,"TestHarness ldut fpga fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+14402,"TestHarness ldut fpga fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15741,"TestHarness ldut fpga fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+14406,"TestHarness ldut fpga fixer_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15742,"TestHarness ldut fpga fixer_1 monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+14407,"TestHarness ldut fpga fixer_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+14439,"TestHarness ldut fpga fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+14440,"TestHarness ldut fpga fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+14441,"TestHarness ldut fpga fixer_1 monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+14442,"TestHarness ldut fpga fixer_1 monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+14443,"TestHarness ldut fpga fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+14444,"TestHarness ldut fpga fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+15627,"TestHarness ldut fpga fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut fpga fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+64,"TestHarness ldut fpga fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+64,"TestHarness ldut fpga fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+65,"TestHarness ldut fpga fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+65,"TestHarness ldut fpga fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga hints clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga hints reset", false,-1);
        tracep->declBit(c+18509,"TestHarness ldut fpga hints auto_in_a_ready", false,-1);
        tracep->declBit(c+18510,"TestHarness ldut fpga hints auto_in_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga hints auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6183,"TestHarness ldut fpga hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga hints auto_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga hints auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga hints auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga hints auto_in_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga hints auto_in_d_valid", false,-1);
        tracep->declBus(c+6184,"TestHarness ldut fpga hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga hints auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6185,"TestHarness ldut fpga hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga hints auto_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga hints auto_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18507,"TestHarness ldut fpga hints auto_out_a_ready", false,-1);
        tracep->declBit(c+18508,"TestHarness ldut fpga hints auto_out_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga hints auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga hints auto_out_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga hints auto_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga hints auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga hints auto_out_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga hints auto_out_d_valid", false,-1);
        tracep->declBus(c+6178,"TestHarness ldut fpga hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga hints auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga hints auto_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga hints auto_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga hints monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga hints monitor_reset", false,-1);
        tracep->declBit(c+18509,"TestHarness ldut fpga hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18510,"TestHarness ldut fpga hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga hints monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6183,"TestHarness ldut fpga hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga hints monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+14445,"TestHarness ldut fpga hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga hints monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6185,"TestHarness ldut fpga hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6182,"TestHarness ldut fpga hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga hints a_repeater_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga hints a_repeater_reset", false,-1);
        tracep->declBit(c+14446,"TestHarness ldut fpga hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+14447,"TestHarness ldut fpga hints a_repeater_io_full", false,-1);
        tracep->declBit(c+18509,"TestHarness ldut fpga hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18510,"TestHarness ldut fpga hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+6070,"TestHarness ldut fpga hints a_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+18507,"TestHarness ldut fpga hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+18508,"TestHarness ldut fpga hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+6170,"TestHarness ldut fpga hints a_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+14448,"TestHarness ldut fpga hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+14449,"TestHarness ldut fpga hints isHint", false,-1);
        tracep->declBit(c+14450,"TestHarness ldut fpga hints helpPP", false,-1);
        tracep->declBit(c+18508,"TestHarness ldut fpga hints a_valid", false,-1);
        tracep->declBus(c+6170,"TestHarness ldut fpga hints a_bits_size", false,-1, 3,0);
        tracep->declBus(c+13755,"TestHarness ldut fpga hints a_repeater_io_repeat_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+14451,"TestHarness ldut fpga hints mapPP", false,-1);
        tracep->declBus(c+14452,"TestHarness ldut fpga hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+14453,"TestHarness ldut fpga hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+14454,"TestHarness ldut fpga hints a_repeater_io_repeat_beats1", false,-1, 4,0);
        tracep->declBus(c+14455,"TestHarness ldut fpga hints a_repeater_io_repeat_counter", false,-1, 4,0);
        tracep->declBus(c+14456,"TestHarness ldut fpga hints a_repeater_io_repeat_counter1", false,-1, 4,0);
        tracep->declBit(c+14457,"TestHarness ldut fpga hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+14458,"TestHarness ldut fpga hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+14448,"TestHarness ldut fpga hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+14459,"TestHarness ldut fpga hints transform", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga hints monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga hints monitor reset", false,-1);
        tracep->declBit(c+18509,"TestHarness ldut fpga hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18510,"TestHarness ldut fpga hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga hints monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6183,"TestHarness ldut fpga hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga hints monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+14445,"TestHarness ldut fpga hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga hints monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6185,"TestHarness ldut fpga hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6182,"TestHarness ldut fpga hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+66,"TestHarness ldut fpga hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+67,"TestHarness ldut fpga hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14460,"TestHarness ldut fpga hints monitor source_ok", false,-1);
        tracep->declBus(c+14461,"TestHarness ldut fpga hints monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+14462,"TestHarness ldut fpga hints monitor is_aligned", false,-1);
        tracep->declBus(c+14463,"TestHarness ldut fpga hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+14464,"TestHarness ldut fpga hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+14465,"TestHarness ldut fpga hints monitor mask_size", false,-1);
        tracep->declBit(c+14466,"TestHarness ldut fpga hints monitor mask_bit", false,-1);
        tracep->declBit(c+14467,"TestHarness ldut fpga hints monitor mask_nbit", false,-1);
        tracep->declBit(c+14468,"TestHarness ldut fpga hints monitor mask_acc", false,-1);
        tracep->declBit(c+14469,"TestHarness ldut fpga hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+14470,"TestHarness ldut fpga hints monitor mask_size_1", false,-1);
        tracep->declBit(c+14471,"TestHarness ldut fpga hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+14472,"TestHarness ldut fpga hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+14473,"TestHarness ldut fpga hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+14474,"TestHarness ldut fpga hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+14475,"TestHarness ldut fpga hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+14476,"TestHarness ldut fpga hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+14477,"TestHarness ldut fpga hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+14478,"TestHarness ldut fpga hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+14479,"TestHarness ldut fpga hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+14480,"TestHarness ldut fpga hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga hints monitor mask_size_2", false,-1);
        tracep->declBit(c+14481,"TestHarness ldut fpga hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+14482,"TestHarness ldut fpga hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+14483,"TestHarness ldut fpga hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+14484,"TestHarness ldut fpga hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+14485,"TestHarness ldut fpga hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+14486,"TestHarness ldut fpga hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+14487,"TestHarness ldut fpga hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+14488,"TestHarness ldut fpga hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+14489,"TestHarness ldut fpga hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+14490,"TestHarness ldut fpga hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+14491,"TestHarness ldut fpga hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+14492,"TestHarness ldut fpga hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+14493,"TestHarness ldut fpga hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+14494,"TestHarness ldut fpga hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+14495,"TestHarness ldut fpga hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+14496,"TestHarness ldut fpga hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+14497,"TestHarness ldut fpga hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+14498,"TestHarness ldut fpga hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+14499,"TestHarness ldut fpga hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+14500,"TestHarness ldut fpga hints monitor source_ok_1", false,-1);
        tracep->declBit(c+14501,"TestHarness ldut fpga hints monitor source_ok_2", false,-1);
        tracep->declBus(c+6236,"TestHarness ldut fpga hints monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+6237,"TestHarness ldut fpga hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+6238,"TestHarness ldut fpga hints monitor address_ok_1", false,-1);
        tracep->declBit(c+6239,"TestHarness ldut fpga hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+14502,"TestHarness ldut fpga hints monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+14503,"TestHarness ldut fpga hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14504,"TestHarness ldut fpga hints monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+14505,"TestHarness ldut fpga hints monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+14506,"TestHarness ldut fpga hints monitor a_first", false,-1);
        tracep->declBus(c+14507,"TestHarness ldut fpga hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14508,"TestHarness ldut fpga hints monitor param", false,-1, 2,0);
        tracep->declBus(c+14509,"TestHarness ldut fpga hints monitor size", false,-1, 3,0);
        tracep->declBus(c+14510,"TestHarness ldut fpga hints monitor source", false,-1, 5,0);
        tracep->declBus(c+14511,"TestHarness ldut fpga hints monitor address", false,-1, 31,0);
        tracep->declBus(c+13767,"TestHarness ldut fpga hints monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+14512,"TestHarness ldut fpga hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14513,"TestHarness ldut fpga hints monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+14514,"TestHarness ldut fpga hints monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+14515,"TestHarness ldut fpga hints monitor d_first", false,-1);
        tracep->declBus(c+14516,"TestHarness ldut fpga hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14517,"TestHarness ldut fpga hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+14518,"TestHarness ldut fpga hints monitor size_1", false,-1, 3,0);
        tracep->declBus(c+14519,"TestHarness ldut fpga hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+14520,"TestHarness ldut fpga hints monitor denied", false,-1);
        tracep->declBus(c+6258,"TestHarness ldut fpga hints monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+6259,"TestHarness ldut fpga hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+14521,"TestHarness ldut fpga hints monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+14522,"TestHarness ldut fpga hints monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+14523,"TestHarness ldut fpga hints monitor c_first", false,-1);
        tracep->declBus(c+14524,"TestHarness ldut fpga hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+14525,"TestHarness ldut fpga hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+14526,"TestHarness ldut fpga hints monitor size_3", false,-1, 3,0);
        tracep->declBus(c+14527,"TestHarness ldut fpga hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+14528,"TestHarness ldut fpga hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+14529,"TestHarness ldut fpga hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+14531,"TestHarness ldut fpga hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+14539,"TestHarness ldut fpga hints monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+14555,"TestHarness ldut fpga hints monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+14556,"TestHarness ldut fpga hints monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+14557,"TestHarness ldut fpga hints monitor a_first_1", false,-1);
        tracep->declBus(c+14558,"TestHarness ldut fpga hints monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+14559,"TestHarness ldut fpga hints monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+14560,"TestHarness ldut fpga hints monitor d_first_1", false,-1);
        tracep->declQuad(c+19142,"TestHarness ldut fpga hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16897,"TestHarness ldut fpga hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16898,"TestHarness ldut fpga hints monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16899,"TestHarness ldut fpga hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+14561,"TestHarness ldut fpga hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+14563,"TestHarness ldut fpga hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+16901,"TestHarness ldut fpga hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+14565,"TestHarness ldut fpga hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+14566,"TestHarness ldut fpga hints monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16902,"TestHarness ldut fpga hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+14567,"TestHarness ldut fpga hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16910,"TestHarness ldut fpga hints monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+14575,"TestHarness ldut fpga hints monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+14591,"TestHarness ldut fpga hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+14592,"TestHarness ldut fpga hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+14594,"TestHarness ldut fpga hints monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+14610,"TestHarness ldut fpga hints monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+14611,"TestHarness ldut fpga hints monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+14612,"TestHarness ldut fpga hints monitor c_first_1", false,-1);
        tracep->declBus(c+14613,"TestHarness ldut fpga hints monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+14614,"TestHarness ldut fpga hints monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+14615,"TestHarness ldut fpga hints monitor d_first_2", false,-1);
        tracep->declQuad(c+15774,"TestHarness ldut fpga hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15776,"TestHarness ldut fpga hints monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+15777,"TestHarness ldut fpga hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+14616,"TestHarness ldut fpga hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+14618,"TestHarness ldut fpga hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15779,"TestHarness ldut fpga hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+14620,"TestHarness ldut fpga hints monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15780,"TestHarness ldut fpga hints monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+14621,"TestHarness ldut fpga hints monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+14637,"TestHarness ldut fpga hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+14638,"TestHarness ldut fpga hints monitor inflight_2", false,-1);
        tracep->declBus(c+14639,"TestHarness ldut fpga hints monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+14640,"TestHarness ldut fpga hints monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+14641,"TestHarness ldut fpga hints monitor d_first_3", false,-1);
        tracep->declBit(c+14642,"TestHarness ldut fpga hints monitor d_set", false,-1);
        tracep->declBit(c+15627,"TestHarness ldut fpga hints monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut fpga hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+66,"TestHarness ldut fpga hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+66,"TestHarness ldut fpga hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+67,"TestHarness ldut fpga hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+67,"TestHarness ldut fpga hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga hints a_repeater clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga hints a_repeater reset", false,-1);
        tracep->declBit(c+14446,"TestHarness ldut fpga hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+14447,"TestHarness ldut fpga hints a_repeater io_full", false,-1);
        tracep->declBit(c+18509,"TestHarness ldut fpga hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18510,"TestHarness ldut fpga hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+6070,"TestHarness ldut fpga hints a_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+18507,"TestHarness ldut fpga hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+18508,"TestHarness ldut fpga hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+6170,"TestHarness ldut fpga hints a_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+14448,"TestHarness ldut fpga hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+14447,"TestHarness ldut fpga hints a_repeater full", false,-1);
        tracep->declBus(c+14643,"TestHarness ldut fpga hints a_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+14644,"TestHarness ldut fpga hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+14645,"TestHarness ldut fpga hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_1 reset", false,-1);
        tracep->declBit(c+18462,"TestHarness ldut fpga widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18463,"TestHarness ldut fpga widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga widget_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6073,"TestHarness ldut fpga widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6074,"TestHarness ldut fpga widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+6075,"TestHarness ldut fpga widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+17307,"TestHarness ldut fpga widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga widget_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6077,"TestHarness ldut fpga widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga widget_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6085,"TestHarness ldut fpga widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18509,"TestHarness ldut fpga widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+18510,"TestHarness ldut fpga widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga widget_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6183,"TestHarness ldut fpga widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga widget_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+6184,"TestHarness ldut fpga widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga widget_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6185,"TestHarness ldut fpga widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_1 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_1 monitor_reset", false,-1);
        tracep->declBit(c+19144,"TestHarness ldut fpga widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18463,"TestHarness ldut fpga widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga widget_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6073,"TestHarness ldut fpga widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+14646,"TestHarness ldut fpga widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17307,"TestHarness ldut fpga widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga widget_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6077,"TestHarness ldut fpga widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga widget_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6085,"TestHarness ldut fpga widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+14647,"TestHarness ldut fpga widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+6176,"TestHarness ldut fpga widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+6184,"TestHarness ldut fpga widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga widget_1 repeated_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+6185,"TestHarness ldut fpga widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+6077,"TestHarness ldut fpga widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga widget_1 repeated_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+14648,"TestHarness ldut fpga widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+6085,"TestHarness ldut fpga widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+14503,"TestHarness ldut fpga widget_1 hasData", false,-1);
        tracep->declBit(c+14650,"TestHarness ldut fpga widget_1 limit", false,-1);
        tracep->declBit(c+14651,"TestHarness ldut fpga widget_1 count", false,-1);
        tracep->declBit(c+14652,"TestHarness ldut fpga widget_1 last", false,-1);
        tracep->declBit(c+14653,"TestHarness ldut fpga widget_1 enable_0", false,-1);
        tracep->declBit(c+16926,"TestHarness ldut fpga widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+14654,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+14655,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+14656,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+14657,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+14463,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+14464,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+14465,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+14466,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+14467,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+14658,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+14659,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+14470,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+14471,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+14472,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+14660,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+14661,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+14662,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+14663,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+14664,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+14665,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+14666,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+14667,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+14481,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+14482,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+14668,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+14669,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+14670,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+14671,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+14672,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+14673,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+14674,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+14675,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+14676,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+14677,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+14678,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+14679,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+14680,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+14681,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+14682,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+14683,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+14684,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+14685,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+14686,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+14687,"TestHarness ldut fpga widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+14688,"TestHarness ldut fpga widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+14689,"TestHarness ldut fpga widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+14690,"TestHarness ldut fpga widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+6079,"TestHarness ldut fpga widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+6911,"TestHarness ldut fpga widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+6081,"TestHarness ldut fpga widget_1 cated_bits_size", false,-1, 3,0);
        tracep->declBit(c+14692,"TestHarness ldut fpga widget_1 repeat_limit", false,-1);
        tracep->declBit(c+14693,"TestHarness ldut fpga widget_1 repeat_count", false,-1);
        tracep->declBit(c+14694,"TestHarness ldut fpga widget_1 repeat_first", false,-1);
        tracep->declBit(c+14695,"TestHarness ldut fpga widget_1 repeat_last", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga widget_1 cated_valid", false,-1);
        tracep->declBit(c+14696,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+14697,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+14698,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+14699,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+14700,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+14701,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+14702,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+14703,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+14704,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+14705,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+14706,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+14707,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+14708,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+14709,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+14710,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+14711,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+14712,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+14713,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+14714,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+14715,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+14716,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+14717,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+14718,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+14719,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+14720,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+14721,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+14722,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+14723,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+14724,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+14725,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+14726,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+14727,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+14728,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+14729,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+14730,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+14731,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+14732,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+14733,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+14734,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+14735,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+14736,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+14737,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+14738,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+14739,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+14740,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+14741,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+14742,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+14743,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+14744,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+14745,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+14746,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+14747,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+14748,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+14749,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+14750,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+14751,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+14752,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+14753,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+14754,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+14755,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+14756,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+14757,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+14758,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+14759,"TestHarness ldut fpga widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+6082,"TestHarness ldut fpga widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+14760,"TestHarness ldut fpga widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+14761,"TestHarness ldut fpga widget_1 repeat_sel", false,-1);
        tracep->declBit(c+14762,"TestHarness ldut fpga widget_1 repeat_index", false,-1);
        tracep->declBus(c+14763,"TestHarness ldut fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+14764,"TestHarness ldut fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+6259,"TestHarness ldut fpga widget_1 hasData_1", false,-1);
        tracep->declBit(c+14765,"TestHarness ldut fpga widget_1 limit_1", false,-1);
        tracep->declBit(c+14766,"TestHarness ldut fpga widget_1 count_1", false,-1);
        tracep->declBit(c+14767,"TestHarness ldut fpga widget_1 last_1", false,-1);
        tracep->declBit(c+14768,"TestHarness ldut fpga widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_1 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_1 monitor reset", false,-1);
        tracep->declBit(c+19144,"TestHarness ldut fpga widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18463,"TestHarness ldut fpga widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga widget_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6073,"TestHarness ldut fpga widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+14646,"TestHarness ldut fpga widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17307,"TestHarness ldut fpga widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga widget_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6077,"TestHarness ldut fpga widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga widget_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6085,"TestHarness ldut fpga widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+68,"TestHarness ldut fpga widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+69,"TestHarness ldut fpga widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14460,"TestHarness ldut fpga widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+14461,"TestHarness ldut fpga widget_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+14462,"TestHarness ldut fpga widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+14769,"TestHarness ldut fpga widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+14770,"TestHarness ldut fpga widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+14771,"TestHarness ldut fpga widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+14471,"TestHarness ldut fpga widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+14472,"TestHarness ldut fpga widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+14772,"TestHarness ldut fpga widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+14773,"TestHarness ldut fpga widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+14481,"TestHarness ldut fpga widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+14482,"TestHarness ldut fpga widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+14774,"TestHarness ldut fpga widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+14775,"TestHarness ldut fpga widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+14776,"TestHarness ldut fpga widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+14777,"TestHarness ldut fpga widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+14778,"TestHarness ldut fpga widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+14779,"TestHarness ldut fpga widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+14780,"TestHarness ldut fpga widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+14781,"TestHarness ldut fpga widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14782,"TestHarness ldut fpga widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+6972,"TestHarness ldut fpga widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+14501,"TestHarness ldut fpga widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+6236,"TestHarness ldut fpga widget_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+6237,"TestHarness ldut fpga widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+6238,"TestHarness ldut fpga widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+6239,"TestHarness ldut fpga widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+14783,"TestHarness ldut fpga widget_1 monitor a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+14503,"TestHarness ldut fpga widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14784,"TestHarness ldut fpga widget_1 monitor a_first_counter", false,-1, 5,0);
        tracep->declBus(c+14785,"TestHarness ldut fpga widget_1 monitor a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+14786,"TestHarness ldut fpga widget_1 monitor a_first", false,-1);
        tracep->declBus(c+14787,"TestHarness ldut fpga widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14788,"TestHarness ldut fpga widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+14789,"TestHarness ldut fpga widget_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+14790,"TestHarness ldut fpga widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+14791,"TestHarness ldut fpga widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+6910,"TestHarness ldut fpga widget_1 monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+6911,"TestHarness ldut fpga widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14792,"TestHarness ldut fpga widget_1 monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+14793,"TestHarness ldut fpga widget_1 monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+14794,"TestHarness ldut fpga widget_1 monitor d_first", false,-1);
        tracep->declBus(c+14795,"TestHarness ldut fpga widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14796,"TestHarness ldut fpga widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+14797,"TestHarness ldut fpga widget_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+14798,"TestHarness ldut fpga widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+14799,"TestHarness ldut fpga widget_1 monitor denied", false,-1);
        tracep->declBus(c+14800,"TestHarness ldut fpga widget_1 monitor c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+6259,"TestHarness ldut fpga widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+14801,"TestHarness ldut fpga widget_1 monitor c_first_counter", false,-1, 5,0);
        tracep->declBus(c+14802,"TestHarness ldut fpga widget_1 monitor c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+14803,"TestHarness ldut fpga widget_1 monitor c_first", false,-1);
        tracep->declBus(c+14804,"TestHarness ldut fpga widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+14805,"TestHarness ldut fpga widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+14806,"TestHarness ldut fpga widget_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+14807,"TestHarness ldut fpga widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+14808,"TestHarness ldut fpga widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+14809,"TestHarness ldut fpga widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+14811,"TestHarness ldut fpga widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+14819,"TestHarness ldut fpga widget_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+14835,"TestHarness ldut fpga widget_1 monitor a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+14836,"TestHarness ldut fpga widget_1 monitor a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+14837,"TestHarness ldut fpga widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+14838,"TestHarness ldut fpga widget_1 monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+14839,"TestHarness ldut fpga widget_1 monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+14840,"TestHarness ldut fpga widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+19145,"TestHarness ldut fpga widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16927,"TestHarness ldut fpga widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16928,"TestHarness ldut fpga widget_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16929,"TestHarness ldut fpga widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+14841,"TestHarness ldut fpga widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+14843,"TestHarness ldut fpga widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+16931,"TestHarness ldut fpga widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+14845,"TestHarness ldut fpga widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+14846,"TestHarness ldut fpga widget_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16932,"TestHarness ldut fpga widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+14847,"TestHarness ldut fpga widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16940,"TestHarness ldut fpga widget_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+14855,"TestHarness ldut fpga widget_1 monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+14871,"TestHarness ldut fpga widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+14872,"TestHarness ldut fpga widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+14874,"TestHarness ldut fpga widget_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+14890,"TestHarness ldut fpga widget_1 monitor c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+14891,"TestHarness ldut fpga widget_1 monitor c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+14892,"TestHarness ldut fpga widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+14893,"TestHarness ldut fpga widget_1 monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+14894,"TestHarness ldut fpga widget_1 monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+14895,"TestHarness ldut fpga widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+15796,"TestHarness ldut fpga widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15798,"TestHarness ldut fpga widget_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+15799,"TestHarness ldut fpga widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+14896,"TestHarness ldut fpga widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+14898,"TestHarness ldut fpga widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15801,"TestHarness ldut fpga widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+14900,"TestHarness ldut fpga widget_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15802,"TestHarness ldut fpga widget_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+14901,"TestHarness ldut fpga widget_1 monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+14917,"TestHarness ldut fpga widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+14918,"TestHarness ldut fpga widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+14919,"TestHarness ldut fpga widget_1 monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+14920,"TestHarness ldut fpga widget_1 monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+14921,"TestHarness ldut fpga widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+14922,"TestHarness ldut fpga widget_1 monitor d_set", false,-1);
        tracep->declBit(c+15627,"TestHarness ldut fpga widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut fpga widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+68,"TestHarness ldut fpga widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+68,"TestHarness ldut fpga widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+69,"TestHarness ldut fpga widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+69,"TestHarness ldut fpga widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+14647,"TestHarness ldut fpga widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+6176,"TestHarness ldut fpga widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+6184,"TestHarness ldut fpga widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga widget_1 repeated_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+6185,"TestHarness ldut fpga widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+6077,"TestHarness ldut fpga widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga widget_1 repeated_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+14648,"TestHarness ldut fpga widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+6085,"TestHarness ldut fpga widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+14923,"TestHarness ldut fpga widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+14924,"TestHarness ldut fpga widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+14925,"TestHarness ldut fpga widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+14926,"TestHarness ldut fpga widget_1 repeated_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+14927,"TestHarness ldut fpga widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+14928,"TestHarness ldut fpga widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+14929,"TestHarness ldut fpga widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+14931,"TestHarness ldut fpga widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_2 reset", false,-1);
        tracep->declBit(c+6024,"TestHarness ldut fpga widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+18435,"TestHarness ldut fpga widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18437,"TestHarness ldut fpga widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6025,"TestHarness ldut fpga widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6026,"TestHarness ldut fpga widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6027,"TestHarness ldut fpga widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+6028,"TestHarness ldut fpga widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+6029,"TestHarness ldut fpga widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6030,"TestHarness ldut fpga widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6031,"TestHarness ldut fpga widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6032,"TestHarness ldut fpga widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6033,"TestHarness ldut fpga widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+6034,"TestHarness ldut fpga widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16291,"TestHarness ldut fpga widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18501,"TestHarness ldut fpga widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18502,"TestHarness ldut fpga widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18503,"TestHarness ldut fpga widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18504,"TestHarness ldut fpga widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+6158,"TestHarness ldut fpga widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+6159,"TestHarness ldut fpga widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6161,"TestHarness ldut fpga widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6162,"TestHarness ldut fpga widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6163,"TestHarness ldut fpga widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6164,"TestHarness ldut fpga widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6165,"TestHarness ldut fpga widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+6166,"TestHarness ldut fpga widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+6029,"TestHarness ldut fpga widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6030,"TestHarness ldut fpga widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6031,"TestHarness ldut fpga widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6032,"TestHarness ldut fpga widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6033,"TestHarness ldut fpga widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+6167,"TestHarness ldut fpga widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_2 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_2 monitor_reset", false,-1);
        tracep->declBit(c+6024,"TestHarness ldut fpga widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18435,"TestHarness ldut fpga widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18437,"TestHarness ldut fpga widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6025,"TestHarness ldut fpga widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6026,"TestHarness ldut fpga widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6027,"TestHarness ldut fpga widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+14932,"TestHarness ldut fpga widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+6029,"TestHarness ldut fpga widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6030,"TestHarness ldut fpga widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6031,"TestHarness ldut fpga widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6032,"TestHarness ldut fpga widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6033,"TestHarness ldut fpga widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+14933,"TestHarness ldut fpga widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+19147,"TestHarness ldut fpga widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+6024,"TestHarness ldut fpga widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18435,"TestHarness ldut fpga widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18437,"TestHarness ldut fpga widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16291,"TestHarness ldut fpga widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18501,"TestHarness ldut fpga widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18502,"TestHarness ldut fpga widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18503,"TestHarness ldut fpga widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19148,"TestHarness ldut fpga widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6158,"TestHarness ldut fpga widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+14934,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+6025,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+6026,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+6159,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6161,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+6162,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6163,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+6164,"TestHarness ldut fpga widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18500,"TestHarness ldut fpga widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+19121,"TestHarness ldut fpga widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+18501,"TestHarness ldut fpga widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+19149,"TestHarness ldut fpga widget_2 repeat_limit", false,-1);
        tracep->declBit(c+14935,"TestHarness ldut fpga widget_2 repeat_count", false,-1);
        tracep->declBit(c+19150,"TestHarness ldut fpga widget_2 repeat_last", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga widget_2 cated_valid", false,-1);
        tracep->declBus(c+18503,"TestHarness ldut fpga widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+19151,"TestHarness ldut fpga widget_2 repeat_sel", false,-1);
        tracep->declBit(c+16956,"TestHarness ldut fpga widget_2 repeat_index", false,-1);
        tracep->declBus(c+19148,"TestHarness ldut fpga widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+19152,"TestHarness ldut fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+19153,"TestHarness ldut fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+6222,"TestHarness ldut fpga widget_2 hasData", false,-1);
        tracep->declBit(c+14936,"TestHarness ldut fpga widget_2 limit", false,-1);
        tracep->declBit(c+14937,"TestHarness ldut fpga widget_2 count", false,-1);
        tracep->declBit(c+14938,"TestHarness ldut fpga widget_2 last", false,-1);
        tracep->declBit(c+14939,"TestHarness ldut fpga widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+14933,"TestHarness ldut fpga widget_2 corrupt_out", false,-1);
        tracep->declBit(c+14940,"TestHarness ldut fpga widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+13221,"TestHarness ldut fpga widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+6162,"TestHarness ldut fpga widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+14941,"TestHarness ldut fpga widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+14942,"TestHarness ldut fpga widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+14943,"TestHarness ldut fpga widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_2 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_2 monitor reset", false,-1);
        tracep->declBit(c+6024,"TestHarness ldut fpga widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18435,"TestHarness ldut fpga widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18437,"TestHarness ldut fpga widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6025,"TestHarness ldut fpga widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6026,"TestHarness ldut fpga widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6027,"TestHarness ldut fpga widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+14932,"TestHarness ldut fpga widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+6029,"TestHarness ldut fpga widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6030,"TestHarness ldut fpga widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6031,"TestHarness ldut fpga widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6032,"TestHarness ldut fpga widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6033,"TestHarness ldut fpga widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+14933,"TestHarness ldut fpga widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+70,"TestHarness ldut fpga widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+71,"TestHarness ldut fpga widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18515,"TestHarness ldut fpga widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+18826,"TestHarness ldut fpga widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19154,"TestHarness ldut fpga widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+18828,"TestHarness ldut fpga widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18829,"TestHarness ldut fpga widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18830,"TestHarness ldut fpga widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+19013,"TestHarness ldut fpga widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+19014,"TestHarness ldut fpga widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+19155,"TestHarness ldut fpga widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+19156,"TestHarness ldut fpga widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18833,"TestHarness ldut fpga widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+19017,"TestHarness ldut fpga widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19018,"TestHarness ldut fpga widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19157,"TestHarness ldut fpga widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19158,"TestHarness ldut fpga widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19159,"TestHarness ldut fpga widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19160,"TestHarness ldut fpga widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19161,"TestHarness ldut fpga widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19162,"TestHarness ldut fpga widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19163,"TestHarness ldut fpga widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19164,"TestHarness ldut fpga widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+19027,"TestHarness ldut fpga widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19028,"TestHarness ldut fpga widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19165,"TestHarness ldut fpga widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19166,"TestHarness ldut fpga widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19167,"TestHarness ldut fpga widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19168,"TestHarness ldut fpga widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19169,"TestHarness ldut fpga widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19170,"TestHarness ldut fpga widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19171,"TestHarness ldut fpga widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19172,"TestHarness ldut fpga widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19173,"TestHarness ldut fpga widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19174,"TestHarness ldut fpga widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19175,"TestHarness ldut fpga widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19176,"TestHarness ldut fpga widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19177,"TestHarness ldut fpga widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19178,"TestHarness ldut fpga widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19179,"TestHarness ldut fpga widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19180,"TestHarness ldut fpga widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19181,"TestHarness ldut fpga widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+14944,"TestHarness ldut fpga widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+6235,"TestHarness ldut fpga widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+14945,"TestHarness ldut fpga widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+14946,"TestHarness ldut fpga widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+18776,"TestHarness ldut fpga widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18556,"TestHarness ldut fpga widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14947,"TestHarness ldut fpga widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+14948,"TestHarness ldut fpga widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+14949,"TestHarness ldut fpga widget_2 monitor a_first", false,-1);
        tracep->declBus(c+14950,"TestHarness ldut fpga widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14951,"TestHarness ldut fpga widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+14952,"TestHarness ldut fpga widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+14953,"TestHarness ldut fpga widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+14954,"TestHarness ldut fpga widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+14955,"TestHarness ldut fpga widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+6222,"TestHarness ldut fpga widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14956,"TestHarness ldut fpga widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+14957,"TestHarness ldut fpga widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+14958,"TestHarness ldut fpga widget_2 monitor d_first", false,-1);
        tracep->declBus(c+14959,"TestHarness ldut fpga widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14960,"TestHarness ldut fpga widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+14961,"TestHarness ldut fpga widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+14962,"TestHarness ldut fpga widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+14963,"TestHarness ldut fpga widget_2 monitor denied", false,-1);
        tracep->declBus(c+14964,"TestHarness ldut fpga widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+6259,"TestHarness ldut fpga widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+14965,"TestHarness ldut fpga widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+14966,"TestHarness ldut fpga widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+14967,"TestHarness ldut fpga widget_2 monitor c_first", false,-1);
        tracep->declBus(c+14968,"TestHarness ldut fpga widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+14969,"TestHarness ldut fpga widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+14970,"TestHarness ldut fpga widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+14971,"TestHarness ldut fpga widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+14972,"TestHarness ldut fpga widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+14973,"TestHarness ldut fpga widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+14977,"TestHarness ldut fpga widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+14993,"TestHarness ldut fpga widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+15009,"TestHarness ldut fpga widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+15010,"TestHarness ldut fpga widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+15011,"TestHarness ldut fpga widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+15012,"TestHarness ldut fpga widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+15013,"TestHarness ldut fpga widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+15014,"TestHarness ldut fpga widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+19182,"TestHarness ldut fpga widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16957,"TestHarness ldut fpga widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16958,"TestHarness ldut fpga widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16959,"TestHarness ldut fpga widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+15015,"TestHarness ldut fpga widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+15019,"TestHarness ldut fpga widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16963,"TestHarness ldut fpga widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+15023,"TestHarness ldut fpga widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15024,"TestHarness ldut fpga widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16964,"TestHarness ldut fpga widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+15025,"TestHarness ldut fpga widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16980,"TestHarness ldut fpga widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+15041,"TestHarness ldut fpga widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+15042,"TestHarness ldut fpga widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+15046,"TestHarness ldut fpga widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+15062,"TestHarness ldut fpga widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+15063,"TestHarness ldut fpga widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+15064,"TestHarness ldut fpga widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+15065,"TestHarness ldut fpga widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+15066,"TestHarness ldut fpga widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+15067,"TestHarness ldut fpga widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+15818,"TestHarness ldut fpga widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15822,"TestHarness ldut fpga widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15823,"TestHarness ldut fpga widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+15068,"TestHarness ldut fpga widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+15072,"TestHarness ldut fpga widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15827,"TestHarness ldut fpga widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+15076,"TestHarness ldut fpga widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15077,"TestHarness ldut fpga widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15828,"TestHarness ldut fpga widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+15093,"TestHarness ldut fpga widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+15094,"TestHarness ldut fpga widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+15095,"TestHarness ldut fpga widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+15096,"TestHarness ldut fpga widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+15097,"TestHarness ldut fpga widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+15098,"TestHarness ldut fpga widget_2 monitor d_set", false,-1);
        tracep->declBit(c+17434,"TestHarness ldut fpga widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut fpga widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+70,"TestHarness ldut fpga widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+70,"TestHarness ldut fpga widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+71,"TestHarness ldut fpga widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+71,"TestHarness ldut fpga widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+19147,"TestHarness ldut fpga widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+6024,"TestHarness ldut fpga widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18435,"TestHarness ldut fpga widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18437,"TestHarness ldut fpga widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16291,"TestHarness ldut fpga widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18501,"TestHarness ldut fpga widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18502,"TestHarness ldut fpga widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18503,"TestHarness ldut fpga widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19148,"TestHarness ldut fpga widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6158,"TestHarness ldut fpga widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+15099,"TestHarness ldut fpga widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+15100,"TestHarness ldut fpga widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+15101,"TestHarness ldut fpga widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+15102,"TestHarness ldut fpga widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+15103,"TestHarness ldut fpga widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+15104,"TestHarness ldut fpga widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+15105,"TestHarness ldut fpga widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+15106,"TestHarness ldut fpga widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+14934,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+6025,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+6026,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+6159,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6161,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+6162,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6163,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+6164,"TestHarness ldut fpga widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+15107,"TestHarness ldut fpga widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+15108,"TestHarness ldut fpga widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+15109,"TestHarness ldut fpga widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+15110,"TestHarness ldut fpga widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+15111,"TestHarness ldut fpga widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+15112,"TestHarness ldut fpga widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+19394,"TestHarness ldut mem clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem reset", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem io_axi4_0_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut mem io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut mem io_axi4_0_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut mem io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut mem io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut mem io_axi4_0_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut mem io_axi4_0_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut mem io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut mem io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut mem io_axi4_0_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut mem io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut mem io_axi4_0_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut mem io_axi4_0_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem srams_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem srams_reset", false,-1);
        tracep->declBit(c+15113,"TestHarness ldut mem srams_auto_in_awready", false,-1);
        tracep->declBit(c+15114,"TestHarness ldut mem srams_auto_in_awvalid", false,-1);
        tracep->declBus(c+15115,"TestHarness ldut mem srams_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+15116,"TestHarness ldut mem srams_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+15117,"TestHarness ldut mem srams_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+15118,"TestHarness ldut mem srams_auto_in_wready", false,-1);
        tracep->declBit(c+15119,"TestHarness ldut mem srams_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15120,"TestHarness ldut mem srams_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15122,"TestHarness ldut mem srams_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15123,"TestHarness ldut mem srams_auto_in_bready", false,-1);
        tracep->declBit(c+15124,"TestHarness ldut mem srams_auto_in_bvalid", false,-1);
        tracep->declBus(c+15125,"TestHarness ldut mem srams_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15126,"TestHarness ldut mem srams_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+15127,"TestHarness ldut mem srams_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+15128,"TestHarness ldut mem srams_auto_in_arready", false,-1);
        tracep->declBit(c+15129,"TestHarness ldut mem srams_auto_in_arvalid", false,-1);
        tracep->declBus(c+15130,"TestHarness ldut mem srams_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+15131,"TestHarness ldut mem srams_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+15132,"TestHarness ldut mem srams_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+15133,"TestHarness ldut mem srams_auto_in_rready", false,-1);
        tracep->declBit(c+15134,"TestHarness ldut mem srams_auto_in_rvalid", false,-1);
        tracep->declBus(c+15135,"TestHarness ldut mem srams_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+15136,"TestHarness ldut mem srams_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15138,"TestHarness ldut mem srams_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15139,"TestHarness ldut mem srams_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4xbar_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4xbar_reset", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut mem axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut mem axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut mem axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut mem axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut mem axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut mem axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut mem axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut mem axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut mem axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut mem axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut mem axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem axi4xbar_auto_out_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut mem axi4xbar_auto_out_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4xbar_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4xbar_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4xbar_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4xbar_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4xbar_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut mem axi4xbar_auto_out_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut mem axi4xbar_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem axi4xbar_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut mem axi4xbar_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut mem axi4xbar_auto_out_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut mem axi4xbar_auto_out_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut mem axi4xbar_auto_out_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4xbar_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut mem axi4xbar_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut mem axi4xbar_auto_out_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut mem axi4xbar_auto_out_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4xbar_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4xbar_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4xbar_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4xbar_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4xbar_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4xbar_auto_out_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4xbar_auto_out_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4xbar_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4xbar_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4xbar_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut mem axi4xbar_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf_reset", false,-1);
        tracep->declBit(c+15140,"TestHarness ldut mem axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+19186,"TestHarness ldut mem axi4buf_auto_in_awvalid", false,-1);
        tracep->declBus(c+16996,"TestHarness ldut mem axi4buf_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19187,"TestHarness ldut mem axi4buf_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+19188,"TestHarness ldut mem axi4buf_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+15141,"TestHarness ldut mem axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+19189,"TestHarness ldut mem axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16997,"TestHarness ldut mem axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16999,"TestHarness ldut mem axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15142,"TestHarness ldut mem axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+15143,"TestHarness ldut mem axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15144,"TestHarness ldut mem axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+15145,"TestHarness ldut mem axi4buf_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+15146,"TestHarness ldut mem axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+19190,"TestHarness ldut mem axi4buf_auto_in_arvalid", false,-1);
        tracep->declBus(c+17000,"TestHarness ldut mem axi4buf_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19191,"TestHarness ldut mem axi4buf_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+19192,"TestHarness ldut mem axi4buf_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15147,"TestHarness ldut mem axi4buf_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+15148,"TestHarness ldut mem axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+15113,"TestHarness ldut mem axi4buf_auto_out_awready", false,-1);
        tracep->declBit(c+15114,"TestHarness ldut mem axi4buf_auto_out_awvalid", false,-1);
        tracep->declBus(c+15115,"TestHarness ldut mem axi4buf_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15116,"TestHarness ldut mem axi4buf_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+15117,"TestHarness ldut mem axi4buf_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+15118,"TestHarness ldut mem axi4buf_auto_out_wready", false,-1);
        tracep->declBit(c+15119,"TestHarness ldut mem axi4buf_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15120,"TestHarness ldut mem axi4buf_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15122,"TestHarness ldut mem axi4buf_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15123,"TestHarness ldut mem axi4buf_auto_out_bready", false,-1);
        tracep->declBit(c+15124,"TestHarness ldut mem axi4buf_auto_out_bvalid", false,-1);
        tracep->declBus(c+15125,"TestHarness ldut mem axi4buf_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+15126,"TestHarness ldut mem axi4buf_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+15127,"TestHarness ldut mem axi4buf_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+15128,"TestHarness ldut mem axi4buf_auto_out_arready", false,-1);
        tracep->declBit(c+15129,"TestHarness ldut mem axi4buf_auto_out_arvalid", false,-1);
        tracep->declBus(c+15130,"TestHarness ldut mem axi4buf_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15131,"TestHarness ldut mem axi4buf_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+15132,"TestHarness ldut mem axi4buf_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+15133,"TestHarness ldut mem axi4buf_auto_out_rready", false,-1);
        tracep->declBit(c+15134,"TestHarness ldut mem axi4buf_auto_out_rvalid", false,-1);
        tracep->declBus(c+15135,"TestHarness ldut mem axi4buf_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+15136,"TestHarness ldut mem axi4buf_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15138,"TestHarness ldut mem axi4buf_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+15139,"TestHarness ldut mem axi4buf_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4frag_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4frag_reset", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut mem axi4frag_auto_in_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4frag_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut mem axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut mem axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut mem axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut mem axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut mem axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut mem axi4frag_auto_in_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4frag_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut mem axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut mem axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut mem axi4frag_auto_in_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4frag_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4frag_auto_in_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4frag_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut mem axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+15140,"TestHarness ldut mem axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+19186,"TestHarness ldut mem axi4frag_auto_out_awvalid", false,-1);
        tracep->declBus(c+16996,"TestHarness ldut mem axi4frag_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19187,"TestHarness ldut mem axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+19188,"TestHarness ldut mem axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+15141,"TestHarness ldut mem axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+19189,"TestHarness ldut mem axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16997,"TestHarness ldut mem axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16999,"TestHarness ldut mem axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15142,"TestHarness ldut mem axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+15143,"TestHarness ldut mem axi4frag_auto_out_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4frag_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+15144,"TestHarness ldut mem axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+15145,"TestHarness ldut mem axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+15146,"TestHarness ldut mem axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+19190,"TestHarness ldut mem axi4frag_auto_out_arvalid", false,-1);
        tracep->declBus(c+17000,"TestHarness ldut mem axi4frag_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19191,"TestHarness ldut mem axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+19192,"TestHarness ldut mem axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4frag_auto_out_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4frag_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+15147,"TestHarness ldut mem axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+15148,"TestHarness ldut mem axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem srams clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem srams reset", false,-1);
        tracep->declBit(c+15113,"TestHarness ldut mem srams auto_in_awready", false,-1);
        tracep->declBit(c+15114,"TestHarness ldut mem srams auto_in_awvalid", false,-1);
        tracep->declBus(c+15115,"TestHarness ldut mem srams auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+15116,"TestHarness ldut mem srams auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+15117,"TestHarness ldut mem srams auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+15118,"TestHarness ldut mem srams auto_in_wready", false,-1);
        tracep->declBit(c+15119,"TestHarness ldut mem srams auto_in_wvalid", false,-1);
        tracep->declQuad(c+15120,"TestHarness ldut mem srams auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15122,"TestHarness ldut mem srams auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15123,"TestHarness ldut mem srams auto_in_bready", false,-1);
        tracep->declBit(c+15124,"TestHarness ldut mem srams auto_in_bvalid", false,-1);
        tracep->declBus(c+15125,"TestHarness ldut mem srams auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15126,"TestHarness ldut mem srams auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+15127,"TestHarness ldut mem srams auto_in_becho_real_last", false,-1);
        tracep->declBit(c+15128,"TestHarness ldut mem srams auto_in_arready", false,-1);
        tracep->declBit(c+15129,"TestHarness ldut mem srams auto_in_arvalid", false,-1);
        tracep->declBus(c+15130,"TestHarness ldut mem srams auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+15131,"TestHarness ldut mem srams auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+15132,"TestHarness ldut mem srams auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+15133,"TestHarness ldut mem srams auto_in_rready", false,-1);
        tracep->declBit(c+15134,"TestHarness ldut mem srams auto_in_rvalid", false,-1);
        tracep->declBus(c+15135,"TestHarness ldut mem srams auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+15136,"TestHarness ldut mem srams auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15138,"TestHarness ldut mem srams auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15139,"TestHarness ldut mem srams auto_in_recho_real_last", false,-1);
        tracep->declBus(c+15149,"TestHarness ldut mem srams mem_R0_addr", false,-1, 27,0);
        tracep->declBit(c+15150,"TestHarness ldut mem srams mem_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem srams mem_R0_clk", false,-1);
        tracep->declBus(c+15151,"TestHarness ldut mem srams mem_R0_data_0", false,-1, 7,0);
        tracep->declBus(c+15152,"TestHarness ldut mem srams mem_R0_data_1", false,-1, 7,0);
        tracep->declBus(c+15153,"TestHarness ldut mem srams mem_R0_data_2", false,-1, 7,0);
        tracep->declBus(c+15154,"TestHarness ldut mem srams mem_R0_data_3", false,-1, 7,0);
        tracep->declBus(c+15155,"TestHarness ldut mem srams mem_R0_data_4", false,-1, 7,0);
        tracep->declBus(c+15156,"TestHarness ldut mem srams mem_R0_data_5", false,-1, 7,0);
        tracep->declBus(c+15157,"TestHarness ldut mem srams mem_R0_data_6", false,-1, 7,0);
        tracep->declBus(c+15158,"TestHarness ldut mem srams mem_R0_data_7", false,-1, 7,0);
        tracep->declBus(c+15159,"TestHarness ldut mem srams mem_W0_addr", false,-1, 27,0);
        tracep->declBit(c+15160,"TestHarness ldut mem srams mem_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem srams mem_W0_clk", false,-1);
        tracep->declBus(c+15161,"TestHarness ldut mem srams mem_W0_data_0", false,-1, 7,0);
        tracep->declBus(c+15162,"TestHarness ldut mem srams mem_W0_data_1", false,-1, 7,0);
        tracep->declBus(c+15163,"TestHarness ldut mem srams mem_W0_data_2", false,-1, 7,0);
        tracep->declBus(c+15164,"TestHarness ldut mem srams mem_W0_data_3", false,-1, 7,0);
        tracep->declBus(c+15165,"TestHarness ldut mem srams mem_W0_data_4", false,-1, 7,0);
        tracep->declBus(c+15166,"TestHarness ldut mem srams mem_W0_data_5", false,-1, 7,0);
        tracep->declBus(c+15167,"TestHarness ldut mem srams mem_W0_data_6", false,-1, 7,0);
        tracep->declBus(c+15168,"TestHarness ldut mem srams mem_W0_data_7", false,-1, 7,0);
        tracep->declBit(c+15169,"TestHarness ldut mem srams mem_W0_mask_0", false,-1);
        tracep->declBit(c+15170,"TestHarness ldut mem srams mem_W0_mask_1", false,-1);
        tracep->declBit(c+15171,"TestHarness ldut mem srams mem_W0_mask_2", false,-1);
        tracep->declBit(c+15172,"TestHarness ldut mem srams mem_W0_mask_3", false,-1);
        tracep->declBit(c+15173,"TestHarness ldut mem srams mem_W0_mask_4", false,-1);
        tracep->declBit(c+15174,"TestHarness ldut mem srams mem_W0_mask_5", false,-1);
        tracep->declBit(c+15175,"TestHarness ldut mem srams mem_W0_mask_6", false,-1);
        tracep->declBit(c+15176,"TestHarness ldut mem srams mem_W0_mask_7", false,-1);
        tracep->declBit(c+15177,"TestHarness ldut mem srams r_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+15178,"TestHarness ldut mem srams r_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+15179,"TestHarness ldut mem srams r_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+15180,"TestHarness ldut mem srams r_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+15181,"TestHarness ldut mem srams r_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+15182,"TestHarness ldut mem srams r_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+15183,"TestHarness ldut mem srams r_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+15184,"TestHarness ldut mem srams r_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+15185,"TestHarness ldut mem srams r_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+15186,"TestHarness ldut mem srams r_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+15187,"TestHarness ldut mem srams r_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+15188,"TestHarness ldut mem srams r_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+15189,"TestHarness ldut mem srams r_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+15190,"TestHarness ldut mem srams r_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+15191,"TestHarness ldut mem srams r_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+15192,"TestHarness ldut mem srams r_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+15193,"TestHarness ldut mem srams r_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+15194,"TestHarness ldut mem srams r_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+15195,"TestHarness ldut mem srams r_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+15196,"TestHarness ldut mem srams r_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+15197,"TestHarness ldut mem srams r_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+15198,"TestHarness ldut mem srams r_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+15199,"TestHarness ldut mem srams r_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+15200,"TestHarness ldut mem srams r_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+15201,"TestHarness ldut mem srams r_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+15202,"TestHarness ldut mem srams r_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+15203,"TestHarness ldut mem srams r_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+15204,"TestHarness ldut mem srams r_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+15205,"TestHarness ldut mem srams r_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+15206,"TestHarness ldut mem srams r_addr_lo", false,-1, 13,0);
        tracep->declBus(c+15207,"TestHarness ldut mem srams r_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+15208,"TestHarness ldut mem srams r_addr_hi", false,-1, 13,0);
        tracep->declBit(c+15209,"TestHarness ldut mem srams w_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+15210,"TestHarness ldut mem srams w_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+15211,"TestHarness ldut mem srams w_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+15212,"TestHarness ldut mem srams w_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+15213,"TestHarness ldut mem srams w_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+15214,"TestHarness ldut mem srams w_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+15215,"TestHarness ldut mem srams w_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+15216,"TestHarness ldut mem srams w_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+15217,"TestHarness ldut mem srams w_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+15218,"TestHarness ldut mem srams w_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+15219,"TestHarness ldut mem srams w_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+15220,"TestHarness ldut mem srams w_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+15221,"TestHarness ldut mem srams w_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+15222,"TestHarness ldut mem srams w_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+15223,"TestHarness ldut mem srams w_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+15224,"TestHarness ldut mem srams w_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+15225,"TestHarness ldut mem srams w_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+15226,"TestHarness ldut mem srams w_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+15227,"TestHarness ldut mem srams w_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+15228,"TestHarness ldut mem srams w_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+15229,"TestHarness ldut mem srams w_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+15230,"TestHarness ldut mem srams w_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+15231,"TestHarness ldut mem srams w_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+15232,"TestHarness ldut mem srams w_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+15233,"TestHarness ldut mem srams w_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+15234,"TestHarness ldut mem srams w_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+15235,"TestHarness ldut mem srams w_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+15236,"TestHarness ldut mem srams w_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+15237,"TestHarness ldut mem srams w_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+15238,"TestHarness ldut mem srams w_addr_lo", false,-1, 13,0);
        tracep->declBus(c+15239,"TestHarness ldut mem srams w_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+15240,"TestHarness ldut mem srams w_addr_hi", false,-1, 13,0);
        tracep->declBit(c+15241,"TestHarness ldut mem srams r_sel0", false,-1);
        tracep->declBit(c+15242,"TestHarness ldut mem srams w_sel0", false,-1);
        tracep->declBit(c+15124,"TestHarness ldut mem srams w_full", false,-1);
        tracep->declBus(c+15125,"TestHarness ldut mem srams w_id", false,-1, 3,0);
        tracep->declBit(c+15127,"TestHarness ldut mem srams w_echo_real_last", false,-1);
        tracep->declBit(c+15243,"TestHarness ldut mem srams r_sel1", false,-1);
        tracep->declBit(c+15244,"TestHarness ldut mem srams w_sel1", false,-1);
        tracep->declBit(c+15113,"TestHarness ldut mem srams in_awready", false,-1);
        tracep->declBit(c+15134,"TestHarness ldut mem srams r_full", false,-1);
        tracep->declBus(c+15135,"TestHarness ldut mem srams r_id", false,-1, 3,0);
        tracep->declBit(c+15139,"TestHarness ldut mem srams r_echo_real_last", false,-1);
        tracep->declBit(c+15245,"TestHarness ldut mem srams in_arready", false,-1);
        tracep->declBit(c+15246,"TestHarness ldut mem srams rdata_REG", false,-1);
        tracep->declBus(c+15247,"TestHarness ldut mem srams rdata_r0", false,-1, 7,0);
        tracep->declBus(c+15248,"TestHarness ldut mem srams rdata_r1", false,-1, 7,0);
        tracep->declBus(c+15249,"TestHarness ldut mem srams rdata_r2", false,-1, 7,0);
        tracep->declBus(c+15250,"TestHarness ldut mem srams rdata_r3", false,-1, 7,0);
        tracep->declBus(c+15251,"TestHarness ldut mem srams rdata_r4", false,-1, 7,0);
        tracep->declBus(c+15252,"TestHarness ldut mem srams rdata_r5", false,-1, 7,0);
        tracep->declBus(c+15253,"TestHarness ldut mem srams rdata_r6", false,-1, 7,0);
        tracep->declBus(c+15254,"TestHarness ldut mem srams rdata_r7", false,-1, 7,0);
        tracep->declBus(c+15255,"TestHarness ldut mem srams bundleIn_0_rdata_lo", false,-1, 31,0);
        tracep->declBus(c+15256,"TestHarness ldut mem srams bundleIn_0_rdata_hi", false,-1, 31,0);
        tracep->declBus(c+15149,"TestHarness ldut mem srams mem R0_addr", false,-1, 27,0);
        tracep->declBit(c+15150,"TestHarness ldut mem srams mem R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem srams mem R0_clk", false,-1);
        tracep->declBus(c+15151,"TestHarness ldut mem srams mem R0_data_0", false,-1, 7,0);
        tracep->declBus(c+15152,"TestHarness ldut mem srams mem R0_data_1", false,-1, 7,0);
        tracep->declBus(c+15153,"TestHarness ldut mem srams mem R0_data_2", false,-1, 7,0);
        tracep->declBus(c+15154,"TestHarness ldut mem srams mem R0_data_3", false,-1, 7,0);
        tracep->declBus(c+15155,"TestHarness ldut mem srams mem R0_data_4", false,-1, 7,0);
        tracep->declBus(c+15156,"TestHarness ldut mem srams mem R0_data_5", false,-1, 7,0);
        tracep->declBus(c+15157,"TestHarness ldut mem srams mem R0_data_6", false,-1, 7,0);
        tracep->declBus(c+15158,"TestHarness ldut mem srams mem R0_data_7", false,-1, 7,0);
        tracep->declBus(c+15159,"TestHarness ldut mem srams mem W0_addr", false,-1, 27,0);
        tracep->declBit(c+15160,"TestHarness ldut mem srams mem W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem srams mem W0_clk", false,-1);
        tracep->declBus(c+15161,"TestHarness ldut mem srams mem W0_data_0", false,-1, 7,0);
        tracep->declBus(c+15162,"TestHarness ldut mem srams mem W0_data_1", false,-1, 7,0);
        tracep->declBus(c+15163,"TestHarness ldut mem srams mem W0_data_2", false,-1, 7,0);
        tracep->declBus(c+15164,"TestHarness ldut mem srams mem W0_data_3", false,-1, 7,0);
        tracep->declBus(c+15165,"TestHarness ldut mem srams mem W0_data_4", false,-1, 7,0);
        tracep->declBus(c+15166,"TestHarness ldut mem srams mem W0_data_5", false,-1, 7,0);
        tracep->declBus(c+15167,"TestHarness ldut mem srams mem W0_data_6", false,-1, 7,0);
        tracep->declBus(c+15168,"TestHarness ldut mem srams mem W0_data_7", false,-1, 7,0);
        tracep->declBit(c+15169,"TestHarness ldut mem srams mem W0_mask_0", false,-1);
        tracep->declBit(c+15170,"TestHarness ldut mem srams mem W0_mask_1", false,-1);
        tracep->declBit(c+15171,"TestHarness ldut mem srams mem W0_mask_2", false,-1);
        tracep->declBit(c+15172,"TestHarness ldut mem srams mem W0_mask_3", false,-1);
        tracep->declBit(c+15173,"TestHarness ldut mem srams mem W0_mask_4", false,-1);
        tracep->declBit(c+15174,"TestHarness ldut mem srams mem W0_mask_5", false,-1);
        tracep->declBit(c+15175,"TestHarness ldut mem srams mem W0_mask_6", false,-1);
        tracep->declBit(c+15176,"TestHarness ldut mem srams mem W0_mask_7", false,-1);
        tracep->declBus(c+15149,"TestHarness ldut mem srams mem mem_ext_R0_addr", false,-1, 27,0);
        tracep->declBit(c+15150,"TestHarness ldut mem srams mem mem_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem srams mem mem_ext_R0_clk", false,-1);
        tracep->declQuad(c+15257,"TestHarness ldut mem srams mem mem_ext_R0_data", false,-1, 63,0);
        tracep->declBus(c+15159,"TestHarness ldut mem srams mem mem_ext_W0_addr", false,-1, 27,0);
        tracep->declBit(c+15160,"TestHarness ldut mem srams mem mem_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem srams mem mem_ext_W0_clk", false,-1);
        tracep->declQuad(c+15120,"TestHarness ldut mem srams mem mem_ext_W0_data", false,-1, 63,0);
        tracep->declBus(c+15122,"TestHarness ldut mem srams mem mem_ext_W0_mask", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut mem srams mem mem_ext W0_clk", false,-1);
        tracep->declBus(c+15159,"TestHarness ldut mem srams mem mem_ext W0_addr", false,-1, 27,0);
        tracep->declBit(c+15160,"TestHarness ldut mem srams mem mem_ext W0_en", false,-1);
        tracep->declQuad(c+15120,"TestHarness ldut mem srams mem mem_ext W0_data", false,-1, 63,0);
        tracep->declBus(c+15122,"TestHarness ldut mem srams mem mem_ext W0_mask", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut mem srams mem mem_ext R0_clk", false,-1);
        tracep->declBus(c+15149,"TestHarness ldut mem srams mem mem_ext R0_addr", false,-1, 27,0);
        tracep->declBit(c+15150,"TestHarness ldut mem srams mem mem_ext R0_en", false,-1);
        tracep->declQuad(c+15257,"TestHarness ldut mem srams mem mem_ext R0_data", false,-1, 63,0);
        tracep->declBit(c+15259,"TestHarness ldut mem srams mem mem_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15260,"TestHarness ldut mem srams mem mem_ext reg_R0_addr", false,-1, 27,0);
        tracep->declBus(c+20441,"TestHarness ldut mem srams mem mem_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4xbar clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4xbar reset", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut mem axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut mem axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut mem axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut mem axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut mem axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut mem axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut mem axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut mem axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut mem axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut mem axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut mem axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem axi4xbar auto_out_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut mem axi4xbar auto_out_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4xbar auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4xbar auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4xbar auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4xbar auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4xbar auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut mem axi4xbar auto_out_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut mem axi4xbar auto_out_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem axi4xbar auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut mem axi4xbar auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut mem axi4xbar auto_out_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut mem axi4xbar auto_out_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut mem axi4xbar auto_out_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4xbar auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut mem axi4xbar auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut mem axi4xbar auto_out_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut mem axi4xbar auto_out_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4xbar auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4xbar auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4xbar auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4xbar auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4xbar auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4xbar auto_out_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4xbar auto_out_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4xbar auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4xbar auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4xbar auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut mem axi4xbar auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf reset", false,-1);
        tracep->declBit(c+15140,"TestHarness ldut mem axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+19186,"TestHarness ldut mem axi4buf auto_in_awvalid", false,-1);
        tracep->declBus(c+16996,"TestHarness ldut mem axi4buf auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19187,"TestHarness ldut mem axi4buf auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+19188,"TestHarness ldut mem axi4buf auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+15141,"TestHarness ldut mem axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+19189,"TestHarness ldut mem axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+16997,"TestHarness ldut mem axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16999,"TestHarness ldut mem axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15142,"TestHarness ldut mem axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+15143,"TestHarness ldut mem axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15144,"TestHarness ldut mem axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+15145,"TestHarness ldut mem axi4buf auto_in_becho_real_last", false,-1);
        tracep->declBit(c+15146,"TestHarness ldut mem axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+19190,"TestHarness ldut mem axi4buf auto_in_arvalid", false,-1);
        tracep->declBus(c+17000,"TestHarness ldut mem axi4buf auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19191,"TestHarness ldut mem axi4buf auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+19192,"TestHarness ldut mem axi4buf auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15147,"TestHarness ldut mem axi4buf auto_in_recho_real_last", false,-1);
        tracep->declBit(c+15148,"TestHarness ldut mem axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+15113,"TestHarness ldut mem axi4buf auto_out_awready", false,-1);
        tracep->declBit(c+15114,"TestHarness ldut mem axi4buf auto_out_awvalid", false,-1);
        tracep->declBus(c+15115,"TestHarness ldut mem axi4buf auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15116,"TestHarness ldut mem axi4buf auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+15117,"TestHarness ldut mem axi4buf auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+15118,"TestHarness ldut mem axi4buf auto_out_wready", false,-1);
        tracep->declBit(c+15119,"TestHarness ldut mem axi4buf auto_out_wvalid", false,-1);
        tracep->declQuad(c+15120,"TestHarness ldut mem axi4buf auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15122,"TestHarness ldut mem axi4buf auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15123,"TestHarness ldut mem axi4buf auto_out_bready", false,-1);
        tracep->declBit(c+15124,"TestHarness ldut mem axi4buf auto_out_bvalid", false,-1);
        tracep->declBus(c+15125,"TestHarness ldut mem axi4buf auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+15126,"TestHarness ldut mem axi4buf auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+15127,"TestHarness ldut mem axi4buf auto_out_becho_real_last", false,-1);
        tracep->declBit(c+15128,"TestHarness ldut mem axi4buf auto_out_arready", false,-1);
        tracep->declBit(c+15129,"TestHarness ldut mem axi4buf auto_out_arvalid", false,-1);
        tracep->declBus(c+15130,"TestHarness ldut mem axi4buf auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15131,"TestHarness ldut mem axi4buf auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+15132,"TestHarness ldut mem axi4buf auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+15133,"TestHarness ldut mem axi4buf auto_out_rready", false,-1);
        tracep->declBit(c+15134,"TestHarness ldut mem axi4buf auto_out_rvalid", false,-1);
        tracep->declBus(c+15135,"TestHarness ldut mem axi4buf auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+15136,"TestHarness ldut mem axi4buf auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15138,"TestHarness ldut mem axi4buf auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+15139,"TestHarness ldut mem axi4buf auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+15140,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19186,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBus(c+16996,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19187,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19188,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+15113,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_io_deq_ready", false,-1);
        tracep->declBit(c+15114,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_io_deq_valid", false,-1);
        tracep->declBus(c+15115,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+15116,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+15117,"TestHarness ldut mem axi4buf bundleOut_0_awdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+15141,"TestHarness ldut mem axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19189,"TestHarness ldut mem axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+16997,"TestHarness ldut mem axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16999,"TestHarness ldut mem axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15118,"TestHarness ldut mem axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+15119,"TestHarness ldut mem axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+15120,"TestHarness ldut mem axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15122,"TestHarness ldut mem axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+15123,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+15124,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_io_enq_valid", false,-1);
        tracep->declBus(c+15125,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+15126,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15127,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+15142,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+15143,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+15144,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15145,"TestHarness ldut mem axi4buf bundleIn_0_bdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+15146,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+19190,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBus(c+17000,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19191,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19192,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+15128,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_io_deq_ready", false,-1);
        tracep->declBit(c+15129,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_io_deq_valid", false,-1);
        tracep->declBus(c+15130,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+15131,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+15132,"TestHarness ldut mem axi4buf bundleOut_0_ardeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+15133,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_enq_ready", false,-1);
        tracep->declBit(c+15134,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_enq_valid", false,-1);
        tracep->declBus(c+15135,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+15136,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15138,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15139,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15147,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+15148,"TestHarness ldut mem axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+15140,"TestHarness ldut mem axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+19186,"TestHarness ldut mem axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBus(c+16996,"TestHarness ldut mem axi4buf bundleOut_0_awdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19187,"TestHarness ldut mem axi4buf bundleOut_0_awdeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19188,"TestHarness ldut mem axi4buf bundleOut_0_awdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+15113,"TestHarness ldut mem axi4buf bundleOut_0_awdeq io_deq_ready", false,-1);
        tracep->declBit(c+15114,"TestHarness ldut mem axi4buf bundleOut_0_awdeq io_deq_valid", false,-1);
        tracep->declBus(c+15115,"TestHarness ldut mem axi4buf bundleOut_0_awdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+15116,"TestHarness ldut mem axi4buf bundleOut_0_awdeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+15117,"TestHarness ldut mem axi4buf bundleOut_0_awdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+15261+i*1,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+15115,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+15263,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16996,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+15264,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17001,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+15265+i*1,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+15116,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+15263,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19187,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+15264,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+17001,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+15267+i*1,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+15117,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+15263,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19188,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+15264,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17001,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+15264,"TestHarness ldut mem axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+15263,"TestHarness ldut mem axi4buf bundleOut_0_awdeq value_1", false,-1);
        tracep->declBit(c+15269,"TestHarness ldut mem axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+15270,"TestHarness ldut mem axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+15271,"TestHarness ldut mem axi4buf bundleOut_0_awdeq empty", false,-1);
        tracep->declBit(c+15272,"TestHarness ldut mem axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+19193,"TestHarness ldut mem axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+15273,"TestHarness ldut mem axi4buf bundleOut_0_awdeq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+15141,"TestHarness ldut mem axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+19189,"TestHarness ldut mem axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+16997,"TestHarness ldut mem axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16999,"TestHarness ldut mem axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15118,"TestHarness ldut mem axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+15119,"TestHarness ldut mem axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+15120,"TestHarness ldut mem axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15122,"TestHarness ldut mem axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+15274+i*2,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+15120,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+15278,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+16997,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+15279,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17002,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+15280+i*1,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+15122,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+15278,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16999,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+15279,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+17002,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+15279,"TestHarness ldut mem axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+15278,"TestHarness ldut mem axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+15282,"TestHarness ldut mem axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+15283,"TestHarness ldut mem axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+15284,"TestHarness ldut mem axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+15285,"TestHarness ldut mem axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+19194,"TestHarness ldut mem axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+15286,"TestHarness ldut mem axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+15123,"TestHarness ldut mem axi4buf bundleIn_0_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+15124,"TestHarness ldut mem axi4buf bundleIn_0_bdeq io_enq_valid", false,-1);
        tracep->declBus(c+15125,"TestHarness ldut mem axi4buf bundleIn_0_bdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+15126,"TestHarness ldut mem axi4buf bundleIn_0_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15127,"TestHarness ldut mem axi4buf bundleIn_0_bdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+15142,"TestHarness ldut mem axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+15143,"TestHarness ldut mem axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+15144,"TestHarness ldut mem axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15145,"TestHarness ldut mem axi4buf bundleIn_0_bdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+15287+i*1,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+1126,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+15289,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15125,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+15290,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15291,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+15292+i*1,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+15144,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+15289,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15126,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+15290,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+15291,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+15294+i*1,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+15145,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+15289,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+15127,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+15290,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15291,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+15290,"TestHarness ldut mem axi4buf bundleIn_0_bdeq value", false,-1);
        tracep->declBit(c+15289,"TestHarness ldut mem axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+15296,"TestHarness ldut mem axi4buf bundleIn_0_bdeq maybe_full", false,-1);
        tracep->declBit(c+15297,"TestHarness ldut mem axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+15298,"TestHarness ldut mem axi4buf bundleIn_0_bdeq empty", false,-1);
        tracep->declBit(c+15299,"TestHarness ldut mem axi4buf bundleIn_0_bdeq full", false,-1);
        tracep->declBit(c+15300,"TestHarness ldut mem axi4buf bundleIn_0_bdeq do_enq", false,-1);
        tracep->declBit(c+15301,"TestHarness ldut mem axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+15146,"TestHarness ldut mem axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+19190,"TestHarness ldut mem axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBus(c+17000,"TestHarness ldut mem axi4buf bundleOut_0_ardeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19191,"TestHarness ldut mem axi4buf bundleOut_0_ardeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19192,"TestHarness ldut mem axi4buf bundleOut_0_ardeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+15128,"TestHarness ldut mem axi4buf bundleOut_0_ardeq io_deq_ready", false,-1);
        tracep->declBit(c+15129,"TestHarness ldut mem axi4buf bundleOut_0_ardeq io_deq_valid", false,-1);
        tracep->declBus(c+15130,"TestHarness ldut mem axi4buf bundleOut_0_ardeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+15131,"TestHarness ldut mem axi4buf bundleOut_0_ardeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+15132,"TestHarness ldut mem axi4buf bundleOut_0_ardeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+15302+i*1,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+15130,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+15304,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17000,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+15305,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17003,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+15306+i*1,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+15131,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+15304,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19191,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+15305,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+17003,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+15308+i*1,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+15132,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+15304,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19192,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+15305,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17003,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+15305,"TestHarness ldut mem axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+15304,"TestHarness ldut mem axi4buf bundleOut_0_ardeq value_1", false,-1);
        tracep->declBit(c+15310,"TestHarness ldut mem axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+15311,"TestHarness ldut mem axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+15312,"TestHarness ldut mem axi4buf bundleOut_0_ardeq empty", false,-1);
        tracep->declBit(c+15313,"TestHarness ldut mem axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+19195,"TestHarness ldut mem axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+15314,"TestHarness ldut mem axi4buf bundleOut_0_ardeq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+15133,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_enq_ready", false,-1);
        tracep->declBit(c+15134,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_enq_valid", false,-1);
        tracep->declBus(c+15135,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+15136,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15138,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15139,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15147,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+15148,"TestHarness ldut mem axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+15315+i*1,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+1131,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+15317,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15135,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+15318,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15319,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+15320+i*2,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+15317,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+15136,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+15318,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15319,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+15324+i*1,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1134,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+15317,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15138,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+15318,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+15319,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+15326+i*1,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+15147,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+15317,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+15139,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+15318,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15319,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+15328+i*1,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+15148,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+15317,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+15318,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+15319,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+15318,"TestHarness ldut mem axi4buf bundleIn_0_rdeq value", false,-1);
        tracep->declBit(c+15317,"TestHarness ldut mem axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+15330,"TestHarness ldut mem axi4buf bundleIn_0_rdeq maybe_full", false,-1);
        tracep->declBit(c+15331,"TestHarness ldut mem axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+15332,"TestHarness ldut mem axi4buf bundleIn_0_rdeq empty", false,-1);
        tracep->declBit(c+15333,"TestHarness ldut mem axi4buf bundleIn_0_rdeq full", false,-1);
        tracep->declBit(c+15334,"TestHarness ldut mem axi4buf bundleIn_0_rdeq do_enq", false,-1);
        tracep->declBit(c+15335,"TestHarness ldut mem axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4frag clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4frag reset", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut mem axi4frag auto_in_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4frag auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut mem axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut mem axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut mem axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut mem axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut mem axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut mem axi4frag auto_in_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4frag auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut mem axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut mem axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut mem axi4frag auto_in_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4frag auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4frag auto_in_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4frag auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut mem axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+15140,"TestHarness ldut mem axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+19186,"TestHarness ldut mem axi4frag auto_out_awvalid", false,-1);
        tracep->declBus(c+16996,"TestHarness ldut mem axi4frag auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19187,"TestHarness ldut mem axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+19188,"TestHarness ldut mem axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+15141,"TestHarness ldut mem axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+19189,"TestHarness ldut mem axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+16997,"TestHarness ldut mem axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16999,"TestHarness ldut mem axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15142,"TestHarness ldut mem axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+15143,"TestHarness ldut mem axi4frag auto_out_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem axi4frag auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+15144,"TestHarness ldut mem axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+15145,"TestHarness ldut mem axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+15146,"TestHarness ldut mem axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+19190,"TestHarness ldut mem axi4frag auto_out_arvalid", false,-1);
        tracep->declBus(c+17000,"TestHarness ldut mem axi4frag auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19191,"TestHarness ldut mem axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+19192,"TestHarness ldut mem axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+1129,"TestHarness ldut mem axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem axi4frag auto_out_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem axi4frag auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+15147,"TestHarness ldut mem axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+15148,"TestHarness ldut mem axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4frag deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4frag deq_reset", false,-1);
        tracep->declBit(c+1128,"TestHarness ldut mem axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut mem axi4frag deq_io_enq_valid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4frag deq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19196,"TestHarness ldut mem axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+19190,"TestHarness ldut mem axi4frag deq_io_deq_valid", false,-1);
        tracep->declBus(c+17000,"TestHarness ldut mem axi4frag deq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19197,"TestHarness ldut mem axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19198,"TestHarness ldut mem axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19199,"TestHarness ldut mem axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+15336,"TestHarness ldut mem axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut mem axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4frag deq_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19200,"TestHarness ldut mem axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+19201,"TestHarness ldut mem axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBus(c+16996,"TestHarness ldut mem axi4frag deq_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19202,"TestHarness ldut mem axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19203,"TestHarness ldut mem axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19204,"TestHarness ldut mem axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+15337,"TestHarness ldut mem axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+1123,"TestHarness ldut mem axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut mem axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut mem axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut mem axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19205,"TestHarness ldut mem axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+19206,"TestHarness ldut mem axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+16997,"TestHarness ldut mem axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16999,"TestHarness ldut mem axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17004,"TestHarness ldut mem axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+15338,"TestHarness ldut mem axi4frag busy", false,-1);
        tracep->declBus(c+15339,"TestHarness ldut mem axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+15340,"TestHarness ldut mem axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+19198,"TestHarness ldut mem axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+19207,"TestHarness ldut mem axi4frag len", false,-1, 7,0);
        tracep->declBus(c+19197,"TestHarness ldut mem axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19208,"TestHarness ldut mem axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+15336,"TestHarness ldut mem axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+15341,"TestHarness ldut mem axi4frag fixed", false,-1);
        tracep->declBus(c+19199,"TestHarness ldut mem axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBus(c+19209,"TestHarness ldut mem axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+19210,"TestHarness ldut mem axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+19192,"TestHarness ldut mem axi4frag ar_last", false,-1);
        tracep->declBit(c+19190,"TestHarness ldut mem axi4frag irr_valid", false,-1);
        tracep->declBit(c+15342,"TestHarness ldut mem axi4frag busy_1", false,-1);
        tracep->declBus(c+15343,"TestHarness ldut mem axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+15344,"TestHarness ldut mem axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+19203,"TestHarness ldut mem axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+19211,"TestHarness ldut mem axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+19202,"TestHarness ldut mem axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19212,"TestHarness ldut mem axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+15337,"TestHarness ldut mem axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+15345,"TestHarness ldut mem axi4frag fixed_1", false,-1);
        tracep->declBus(c+19204,"TestHarness ldut mem axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBus(c+19213,"TestHarness ldut mem axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+19214,"TestHarness ldut mem axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+19188,"TestHarness ldut mem axi4frag aw_last", false,-1);
        tracep->declBus(c+15346,"TestHarness ldut mem axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+15347,"TestHarness ldut mem axi4frag w_idle", false,-1);
        tracep->declBit(c+15348,"TestHarness ldut mem axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+15349,"TestHarness ldut mem axi4frag in_awready", false,-1);
        tracep->declBit(c+19201,"TestHarness ldut mem axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+19215,"TestHarness ldut mem axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+17005,"TestHarness ldut mem axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+17006,"TestHarness ldut mem axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+17007,"TestHarness ldut mem axi4frag w_last", false,-1);
        tracep->declBit(c+19206,"TestHarness ldut mem axi4frag in_wvalid", false,-1);
        tracep->declBit(c+17008,"TestHarness ldut mem axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+17004,"TestHarness ldut mem axi4frag in_wlast", false,-1);
        tracep->declBit(c+15142,"TestHarness ldut mem axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+15350,"TestHarness ldut mem axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+15351,"TestHarness ldut mem axi4frag error_1", false,-1, 1,0);
        tracep->declBus(c+15352,"TestHarness ldut mem axi4frag error_2", false,-1, 1,0);
        tracep->declBus(c+15353,"TestHarness ldut mem axi4frag error_3", false,-1, 1,0);
        tracep->declBus(c+15354,"TestHarness ldut mem axi4frag error_4", false,-1, 1,0);
        tracep->declBus(c+15355,"TestHarness ldut mem axi4frag error_5", false,-1, 1,0);
        tracep->declBus(c+15356,"TestHarness ldut mem axi4frag error_6", false,-1, 1,0);
        tracep->declBus(c+15357,"TestHarness ldut mem axi4frag error_7", false,-1, 1,0);
        tracep->declBus(c+15358,"TestHarness ldut mem axi4frag error_8", false,-1, 1,0);
        tracep->declBus(c+15359,"TestHarness ldut mem axi4frag error_9", false,-1, 1,0);
        tracep->declBus(c+15360,"TestHarness ldut mem axi4frag error_10", false,-1, 1,0);
        tracep->declBus(c+15361,"TestHarness ldut mem axi4frag error_11", false,-1, 1,0);
        tracep->declBus(c+15362,"TestHarness ldut mem axi4frag error_12", false,-1, 1,0);
        tracep->declBus(c+15363,"TestHarness ldut mem axi4frag error_13", false,-1, 1,0);
        tracep->declBus(c+15364,"TestHarness ldut mem axi4frag error_14", false,-1, 1,0);
        tracep->declBus(c+15365,"TestHarness ldut mem axi4frag error_15", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4frag deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4frag deq reset", false,-1);
        tracep->declBit(c+1128,"TestHarness ldut mem axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut mem axi4frag deq io_enq_valid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4frag deq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19196,"TestHarness ldut mem axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+19190,"TestHarness ldut mem axi4frag deq io_deq_valid", false,-1);
        tracep->declBus(c+17000,"TestHarness ldut mem axi4frag deq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19197,"TestHarness ldut mem axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19198,"TestHarness ldut mem axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19199,"TestHarness ldut mem axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+15336,"TestHarness ldut mem axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15366+i*1,"TestHarness ldut mem axi4frag deq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+15367,"TestHarness ldut mem axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4frag deq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17009,"TestHarness ldut mem axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15368+i*1,"TestHarness ldut mem axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+15369,"TestHarness ldut mem axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+17009,"TestHarness ldut mem axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15370+i*1,"TestHarness ldut mem axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+15371,"TestHarness ldut mem axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+17009,"TestHarness ldut mem axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15372+i*1,"TestHarness ldut mem axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+15373,"TestHarness ldut mem axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17009,"TestHarness ldut mem axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15374+i*1,"TestHarness ldut mem axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+15375,"TestHarness ldut mem axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+17009,"TestHarness ldut mem axi4frag deq ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+15376,"TestHarness ldut mem axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+1128,"TestHarness ldut mem axi4frag deq empty", false,-1);
        tracep->declBit(c+17009,"TestHarness ldut mem axi4frag deq do_enq", false,-1);
        tracep->declBit(c+17010,"TestHarness ldut mem axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut mem axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4frag deq_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19200,"TestHarness ldut mem axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+19201,"TestHarness ldut mem axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBus(c+16996,"TestHarness ldut mem axi4frag deq_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19202,"TestHarness ldut mem axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19203,"TestHarness ldut mem axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19204,"TestHarness ldut mem axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+15337,"TestHarness ldut mem axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15377+i*1,"TestHarness ldut mem axi4frag deq_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+15378,"TestHarness ldut mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem axi4frag deq_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17011,"TestHarness ldut mem axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15379+i*1,"TestHarness ldut mem axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+15380,"TestHarness ldut mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18416,"TestHarness ldut mem axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+17011,"TestHarness ldut mem axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15381+i*1,"TestHarness ldut mem axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+15382,"TestHarness ldut mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18417,"TestHarness ldut mem axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+17011,"TestHarness ldut mem axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15383+i*1,"TestHarness ldut mem axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+15384,"TestHarness ldut mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18418,"TestHarness ldut mem axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17011,"TestHarness ldut mem axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15385+i*1,"TestHarness ldut mem axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+15386,"TestHarness ldut mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1122,"TestHarness ldut mem axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+17011,"TestHarness ldut mem axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+15387,"TestHarness ldut mem axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+17011,"TestHarness ldut mem axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+17012,"TestHarness ldut mem axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut mem axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+1123,"TestHarness ldut mem axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut mem axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut mem axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut mem axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+19205,"TestHarness ldut mem axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+19206,"TestHarness ldut mem axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+16997,"TestHarness ldut mem axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16999,"TestHarness ldut mem axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17004,"TestHarness ldut mem axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+15388+i*2,"TestHarness ldut mem axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+15390,"TestHarness ldut mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17013,"TestHarness ldut mem axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15392+i*1,"TestHarness ldut mem axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+15393,"TestHarness ldut mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18422,"TestHarness ldut mem axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+17013,"TestHarness ldut mem axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+15394+i*1,"TestHarness ldut mem axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+15395,"TestHarness ldut mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18423,"TestHarness ldut mem axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut mem axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut mem axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+17013,"TestHarness ldut mem axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+15396,"TestHarness ldut mem axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+1123,"TestHarness ldut mem axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+17013,"TestHarness ldut mem axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+17014,"TestHarness ldut mem axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+1,"TestHarness ldut spiFlash clk", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut spiFlash cs", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut spiFlash mosi", false,-1);
        tracep->declBit(c+17878,"TestHarness ldut spiFlash miso", false,-1);
        tracep->declBit(c+72,"TestHarness ldut spiFlash reset", false,-1);
        tracep->declBus(c+17879,"TestHarness ldut spiFlash state", false,-1, 2,0);
        tracep->declBus(c+17880,"TestHarness ldut spiFlash counter", false,-1, 7,0);
        tracep->declBus(c+17881,"TestHarness ldut spiFlash cmd", false,-1, 7,0);
        tracep->declBus(c+17882,"TestHarness ldut spiFlash addr", false,-1, 21,0);
        tracep->declQuad(c+17883,"TestHarness ldut spiFlash data", false,-1, 63,0);
        tracep->declBit(c+17885,"TestHarness ldut spiFlash ren", false,-1);
        tracep->declQuad(c+19428,"TestHarness ldut spiFlash rdata", false,-1, 63,0);
        tracep->declQuad(c+17886,"TestHarness ldut spiFlash raddr", false,-1, 63,0);
        tracep->declBit(c+1,"TestHarness ldut spiFlash flashRead clock", false,-1);
        tracep->declBit(c+17885,"TestHarness ldut spiFlash flashRead ren", false,-1);
        tracep->declQuad(c+17886,"TestHarness ldut spiFlash flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+19428,"TestHarness ldut spiFlash flashRead data", false,-1, 63,0);
    }
}
