Analysis & Synthesis report for Progetto_Gestione_Accessi
Thu Jul 11 15:59:43 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Gestione_Accessi|COM_Raspberry:inst|Writer:inst3|state
 10. State Machine - |Gestione_Accessi|COM_Raspberry:inst|uart:inst|rx_fsm
 11. State Machine - |Gestione_Accessi|COM_Raspberry:inst|uart:inst|tx_fsm
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAM:inst1|altsyncram:dataram_rtl_0|altsyncram_ot61:auto_generated
 18. Parameter Settings for User Entity Instance: COM_Raspberry:inst|uart:inst
 19. Parameter Settings for User Entity Instance: COM_Raspberry:inst|Timer:inst2
 20. Parameter Settings for User Entity Instance: COM_Raspberry:inst|AliveCharacter:inst4
 21. Parameter Settings for User Entity Instance: COM_Raspberry:inst|Timer:inst1
 22. Parameter Settings for User Entity Instance: BUSMUX:inst2
 23. Parameter Settings for Inferred Entity Instance: RAM:inst1|altsyncram:dataram_rtl_0
 24. altsyncram Parameter Settings by Entity Instance
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 11 15:59:43 2019      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; Progetto_Gestione_Accessi                  ;
; Top-level Entity Name              ; Gestione_Accessi                           ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 251                                        ;
;     Total combinational functions  ; 214                                        ;
;     Dedicated logic registers      ; 169                                        ;
; Total registers                    ; 169                                        ;
; Total pins                         ; 21                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,048                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+----------------------------------------------------------------------------+--------------------+---------------------------+
; Option                                                                     ; Setting            ; Default Value             ;
+----------------------------------------------------------------------------+--------------------+---------------------------+
; Device                                                                     ; EP4CE115F29C7      ;                           ;
; Top-level entity name                                                      ; Gestione_Accessi   ; Progetto_Gestione_Accessi ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX             ;
; Use smart compilation                                                      ; Off                ; Off                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                        ;
; Enable compact report table                                                ; Off                ; Off                       ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                      ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                       ;
; Preserve fewer node names                                                  ; On                 ; On                        ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                       ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001              ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                 ;
; State Machine Processing                                                   ; Auto               ; Auto                      ;
; Safe State Machine                                                         ; Off                ; Off                       ;
; Extract Verilog State Machines                                             ; On                 ; On                        ;
; Extract VHDL State Machines                                                ; On                 ; On                        ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                       ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                      ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                        ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                        ;
; Parallel Synthesis                                                         ; On                 ; On                        ;
; DSP Block Balancing                                                        ; Auto               ; Auto                      ;
; NOT Gate Push-Back                                                         ; On                 ; On                        ;
; Power-Up Don't Care                                                        ; On                 ; On                        ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                       ;
; Remove Duplicate Registers                                                 ; On                 ; On                        ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                       ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                       ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                       ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                       ;
; Ignore SOFT Buffers                                                        ; On                 ; On                        ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                       ;
; Optimization Technique                                                     ; Balanced           ; Balanced                  ;
; Carry Chain Length                                                         ; 70                 ; 70                        ;
; Auto Carry Chains                                                          ; On                 ; On                        ;
; Auto Open-Drain Pins                                                       ; On                 ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                       ;
; Auto ROM Replacement                                                       ; On                 ; On                        ;
; Auto RAM Replacement                                                       ; On                 ; On                        ;
; Auto DSP Block Replacement                                                 ; On                 ; On                        ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                      ;
; Auto Clock Enable Replacement                                              ; On                 ; On                        ;
; Strict RAM Replacement                                                     ; Off                ; Off                       ;
; Allow Synchronous Control Signals                                          ; On                 ; On                        ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                       ;
; Auto RAM Block Balancing                                                   ; On                 ; On                        ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                       ;
; Auto Resource Sharing                                                      ; Off                ; Off                       ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                       ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                       ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                        ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                       ;
; Timing-Driven Synthesis                                                    ; On                 ; On                        ;
; Report Parameter Settings                                                  ; On                 ; On                        ;
; Report Source Assignments                                                  ; On                 ; On                        ;
; Report Connectivity Checks                                                 ; On                 ; On                        ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                       ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                         ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation        ;
; HDL message level                                                          ; Level2             ; Level2                    ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                       ;
; Clock MUX Protection                                                       ; On                 ; On                        ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                       ;
; Block Design Naming                                                        ; Auto               ; Auto                      ;
; SDC constraint protection                                                  ; Off                ; Off                       ;
; Synthesis Effort                                                           ; Auto               ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                        ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                       ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                    ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                      ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                        ;
; Synthesis Seed                                                             ; 1                  ; 1                         ;
+----------------------------------------------------------------------------+--------------------+---------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; Timer.vhd                        ; yes             ; User VHDL File                     ; C:/Users/andre/Desktop/Progetto Gestione Accessi/Timer.vhd              ;         ;
; uart.vhd                         ; yes             ; User VHDL File                     ; C:/Users/andre/Desktop/Progetto Gestione Accessi/uart.vhd               ;         ;
; AliveCharacter.vhd               ; yes             ; User VHDL File                     ; C:/Users/andre/Desktop/Progetto Gestione Accessi/AliveCharacter.vhd     ;         ;
; Writer.vhd                       ; yes             ; User VHDL File                     ; C:/Users/andre/Desktop/Progetto Gestione Accessi/Writer.vhd             ;         ;
; COM_Raspberry.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/Users/andre/Desktop/Progetto Gestione Accessi/COM_Raspberry.bdf      ;         ;
; RAM.vhd                          ; yes             ; User VHDL File                     ; C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd                ;         ;
; Gestione_Accessi.bdf             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/andre/Desktop/Progetto Gestione Accessi/Gestione_Accessi.bdf   ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf              ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc           ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc             ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc             ;         ;
; db/mux_erc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/andre/Desktop/Progetto Gestione Accessi/db/mux_erc.tdf         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_ot61.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/andre/Desktop/Progetto Gestione Accessi/db/altsyncram_ot61.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 251         ;
;                                             ;             ;
; Total combinational functions               ; 214         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 72          ;
;     -- 3 input functions                    ; 34          ;
;     -- <=2 input functions                  ; 108         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 128         ;
;     -- arithmetic mode                      ; 86          ;
;                                             ;             ;
; Total registers                             ; 169         ;
;     -- Dedicated logic registers            ; 169         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 21          ;
; Total memory bits                           ; 2048        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 177         ;
; Total fan-out                               ; 1188        ;
; Average fan-out                             ; 2.74        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |Gestione_Accessi                         ; 214 (0)           ; 169 (0)      ; 2048        ; 0            ; 0       ; 0         ; 21   ; 0            ; |Gestione_Accessi                                                                   ; work         ;
;    |COM_Raspberry:inst|                   ; 206 (0)           ; 169 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|COM_Raspberry:inst                                                ; work         ;
;       |Timer:inst1|                       ; 44 (44)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|COM_Raspberry:inst|Timer:inst1                                    ; work         ;
;       |Timer:inst2|                       ; 47 (47)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|COM_Raspberry:inst|Timer:inst2                                    ; work         ;
;       |Writer:inst3|                      ; 25 (25)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|COM_Raspberry:inst|Writer:inst3                                   ; work         ;
;       |uart:inst|                         ; 90 (90)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|COM_Raspberry:inst|uart:inst                                      ; work         ;
;    |RAM:inst1|                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|RAM:inst1                                                         ; work         ;
;       |altsyncram:dataram_rtl_0|          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|RAM:inst1|altsyncram:dataram_rtl_0                                ; work         ;
;          |altsyncram_ot61:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|RAM:inst1|altsyncram:dataram_rtl_0|altsyncram_ot61:auto_generated ; work         ;
;    |busmux:inst2|                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|busmux:inst2                                                      ; work         ;
;       |lpm_mux:$00000|                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|busmux:inst2|lpm_mux:$00000                                       ; work         ;
;          |mux_erc:auto_generated|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Gestione_Accessi|busmux:inst2|lpm_mux:$00000|mux_erc:auto_generated                ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                            ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; RAM:inst1|altsyncram:dataram_rtl_0|altsyncram_ot61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Gestione_Accessi|COM_Raspberry:inst|Writer:inst3|state                                                     ;
+-------------------+-----------------+-----------------+-------------------+-----------------+------------------+------------+
; Name              ; state.Safe_Mode ; state.End2Write ; state.Start2Write ; state.Wait4Data ; state.Wait4Start ; state.Idle ;
+-------------------+-----------------+-----------------+-------------------+-----------------+------------------+------------+
; state.Idle        ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0          ;
; state.Wait4Start  ; 0               ; 0               ; 0                 ; 0               ; 1                ; 1          ;
; state.Wait4Data   ; 0               ; 0               ; 0                 ; 1               ; 0                ; 1          ;
; state.Start2Write ; 0               ; 0               ; 1                 ; 0               ; 0                ; 1          ;
; state.End2Write   ; 0               ; 1               ; 0                 ; 0               ; 0                ; 1          ;
; state.Safe_Mode   ; 1               ; 0               ; 0                 ; 0               ; 0                ; 1          ;
+-------------------+-----------------+-----------------+-------------------+-----------------+------------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Gestione_Accessi|COM_Raspberry:inst|uart:inst|rx_fsm                                                              ;
+---------------------+--------------+--------------+--------------+---------------+-------------+---------------------+-------------+
; Name                ; rx_fsm.stop3 ; rx_fsm.stop2 ; rx_fsm.stop1 ; rx_fsm.parity ; rx_fsm.data ; rx_fsm.ck_start_bit ; rx_fsm.idle ;
+---------------------+--------------+--------------+--------------+---------------+-------------+---------------------+-------------+
; rx_fsm.idle         ; 0            ; 0            ; 0            ; 0             ; 0           ; 0                   ; 0           ;
; rx_fsm.ck_start_bit ; 0            ; 0            ; 0            ; 0             ; 0           ; 1                   ; 1           ;
; rx_fsm.data         ; 0            ; 0            ; 0            ; 0             ; 1           ; 0                   ; 1           ;
; rx_fsm.parity       ; 0            ; 0            ; 0            ; 1             ; 0           ; 0                   ; 1           ;
; rx_fsm.stop1        ; 0            ; 0            ; 1            ; 0             ; 0           ; 0                   ; 1           ;
; rx_fsm.stop2        ; 0            ; 1            ; 0            ; 0             ; 0           ; 0                   ; 1           ;
; rx_fsm.stop3        ; 1            ; 0            ; 0            ; 0             ; 0           ; 0                   ; 1           ;
+---------------------+--------------+--------------+--------------+---------------+-------------+---------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Gestione_Accessi|COM_Raspberry:inst|uart:inst|tx_fsm                                                              ;
+---------------------+--------------+--------------+--------------+---------------+-------------+---------------------+-------------+
; Name                ; tx_fsm.stop3 ; tx_fsm.stop2 ; tx_fsm.stop1 ; tx_fsm.parity ; tx_fsm.data ; tx_fsm.ck_start_bit ; tx_fsm.idle ;
+---------------------+--------------+--------------+--------------+---------------+-------------+---------------------+-------------+
; tx_fsm.idle         ; 0            ; 0            ; 0            ; 0             ; 0           ; 0                   ; 0           ;
; tx_fsm.ck_start_bit ; 0            ; 0            ; 0            ; 0             ; 0           ; 1                   ; 1           ;
; tx_fsm.data         ; 0            ; 0            ; 0            ; 0             ; 1           ; 0                   ; 1           ;
; tx_fsm.parity       ; 0            ; 0            ; 0            ; 1             ; 0           ; 0                   ; 1           ;
; tx_fsm.stop1        ; 0            ; 0            ; 1            ; 0             ; 0           ; 0                   ; 1           ;
; tx_fsm.stop2        ; 0            ; 1            ; 0            ; 0             ; 0           ; 0                   ; 1           ;
; tx_fsm.stop3        ; 1            ; 0            ; 0            ; 0             ; 0           ; 0                   ; 1           ;
+---------------------+--------------+--------------+--------------+---------------+-------------+---------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+--------------------------------------------------+-------------------------------------------------------+
; Register name                                    ; Reason for Removal                                    ;
+--------------------------------------------------+-------------------------------------------------------+
; COM_Raspberry:inst|uart:inst|rx_par_bit          ; Stuck at GND due to stuck port data_in                ;
; COM_Raspberry:inst|uart:inst|tx_data_tmp[7]      ; Stuck at GND due to stuck port data_in                ;
; COM_Raspberry:inst|uart:inst|rx_fsm.stop2        ; Merged with COM_Raspberry:inst|uart:inst|rx_fsm.stop1 ;
; COM_Raspberry:inst|uart:inst|rx_fsm.stop3        ; Merged with COM_Raspberry:inst|uart:inst|rx_fsm.stop1 ;
; COM_Raspberry:inst|uart:inst|tx_fsm.ck_start_bit ; Merged with COM_Raspberry:inst|uart:inst|rx_fsm.stop1 ;
; COM_Raspberry:inst|uart:inst|tx_fsm.stop3        ; Merged with COM_Raspberry:inst|uart:inst|rx_fsm.stop1 ;
; COM_Raspberry:inst|uart:inst|tx_fsm.parity       ; Stuck at GND due to stuck port data_in                ;
; COM_Raspberry:inst|uart:inst|rx_fsm.parity       ; Stuck at GND due to stuck port data_in                ;
; COM_Raspberry:inst|uart:inst|rx_fsm.stop1        ; Stuck at GND due to stuck port data_in                ;
; COM_Raspberry:inst|uart:inst|tx_par_bit          ; Lost fanout                                           ;
; Total Number of Removed Registers = 10           ;                                                       ;
+--------------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                      ;
+--------------------------------------------+---------------------------+-----------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register  ;
+--------------------------------------------+---------------------------+-----------------------------------------+
; COM_Raspberry:inst|uart:inst|tx_fsm.parity ; Stuck at GND              ; COM_Raspberry:inst|uart:inst|tx_par_bit ;
;                                            ; due to stuck port data_in ;                                         ;
+--------------------------------------------+---------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 169   ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 59    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions              ;
+--------------------------+-------------------------+------+
; Register Name            ; Megafunction            ; Type ;
+--------------------------+-------------------------+------+
; RAM:inst1|addr_reg[0..7] ; RAM:inst1|dataram_rtl_0 ; RAM  ;
+--------------------------+-------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Gestione_Accessi|COM_Raspberry:inst|uart:inst|tx_data_tmp[1] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Gestione_Accessi|COM_Raspberry:inst|uart:inst|tx_data_cnt[2] ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Gestione_Accessi|COM_Raspberry:inst|uart:inst|rx_clk_cnt[0]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Gestione_Accessi|COM_Raspberry:inst|uart:inst|rx_data_cnt    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Gestione_Accessi|COM_Raspberry:inst|uart:inst|tx_fsm         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Gestione_Accessi|COM_Raspberry:inst|Writer:inst3|Selector11  ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; No         ; |Gestione_Accessi|COM_Raspberry:inst|uart:inst|rx_fsm         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Gestione_Accessi|COM_Raspberry:inst|uart:inst|rx_fsm         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for RAM:inst1|altsyncram:dataram_rtl_0|altsyncram_ot61:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: COM_Raspberry:inst|uart:inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; clk_freq       ; 50    ; Signed Integer                                   ;
; ser_freq       ; 9600  ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: COM_Raspberry:inst|Timer:inst2 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; timeout        ; 3        ; Signed Integer                                  ;
; clkfrq         ; 50000000 ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: COM_Raspberry:inst|AliveCharacter:inst4 ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; hexcharacter   ; 01010101 ; Unsigned Binary                                          ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: COM_Raspberry:inst|Timer:inst1 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; timeout        ; 4        ; Signed Integer                                  ;
; clkfrq         ; 50000000 ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 8     ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:inst1|altsyncram:dataram_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Untyped                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; RAMContent.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ot61      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; RAM:inst1|altsyncram:dataram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                        ;
;     -- WIDTH_A                            ; 8                                  ;
;     -- NUMWORDS_A                         ; 256                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 169                         ;
;     ENA               ; 54                          ;
;     ENA SCLR          ; 5                           ;
;     SCLR              ; 66                          ;
;     plain             ; 44                          ;
; cycloneiii_lcell_comb ; 214                         ;
;     arith             ; 86                          ;
;         2 data inputs ; 86                          ;
;     normal            ; 128                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 72                          ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Jul 11 15:59:32 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Progetto_Gestione_Accessi -c Progetto_Gestione_Accessi
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-Beh
    Info (12023): Found entity 1: Timer
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: uart-Behavioral
    Info (12023): Found entity 1: uart
Info (12021): Found 2 design units, including 1 entities, in source file alivecharacter.vhd
    Info (12022): Found design unit 1: AliveCharacter-dflow
    Info (12023): Found entity 1: AliveCharacter
Info (12021): Found 2 design units, including 1 entities, in source file writer.vhd
    Info (12022): Found design unit 1: Writer-beh
    Info (12023): Found entity 1: Writer
Info (12021): Found 1 design units, including 1 entities, in source file com_raspberry.bdf
    Info (12023): Found entity 1: COM_Raspberry
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-rtl
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file gestione_accessi.bdf
    Info (12023): Found entity 1: Gestione_Accessi
Info (12127): Elaborating entity "Gestione_Accessi" for the top level hierarchy
Info (12128): Elaborating entity "COM_Raspberry" for hierarchy "COM_Raspberry:inst"
Info (12128): Elaborating entity "uart" for hierarchy "COM_Raspberry:inst|uart:inst"
Info (12128): Elaborating entity "Timer" for hierarchy "COM_Raspberry:inst|Timer:inst2"
Info (12128): Elaborating entity "AliveCharacter" for hierarchy "COM_Raspberry:inst|AliveCharacter:inst4"
Info (12128): Elaborating entity "Timer" for hierarchy "COM_Raspberry:inst|Timer:inst1"
Info (12128): Elaborating entity "Writer" for hierarchy "COM_Raspberry:inst|Writer:inst3"
Warning (10492): VHDL Process Statement warning at Writer.vhd(78): signal "Rx_Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst1"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst2"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst2"
Info (12133): Instantiated megafunction "BUSMUX:inst2" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst2|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst2|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_erc.tdf
    Info (12023): Found entity 1: mux_erc
Info (12128): Elaborating entity "mux_erc" for hierarchy "BUSMUX:inst2|lpm_mux:$00000|mux_erc:auto_generated"
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/andre/Desktop/Progetto Gestione Accessi/RAMContent.mif -- setting all initial values to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:inst1|dataram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to RAMContent.mif
Info (12130): Elaborated megafunction instantiation "RAM:inst1|altsyncram:dataram_rtl_0"
Info (12133): Instantiated megafunction "RAM:inst1|altsyncram:dataram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "RAMContent.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ot61.tdf
    Info (12023): Found entity 1: altsyncram_ot61
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "RAM:inst1|dataout[7]" to the node "O[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "RAM:inst1|dataout[6]" to the node "O[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "RAM:inst1|dataout[5]" to the node "O[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "RAM:inst1|dataout[4]" to the node "O[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "RAM:inst1|dataout[3]" to the node "O[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "RAM:inst1|dataout[2]" to the node "O[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "RAM:inst1|dataout[1]" to the node "O[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "RAM:inst1|dataout[0]" to the node "O[0]" into a wire
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 282 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 253 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Thu Jul 11 15:59:43 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


