;----------------------------------------------------------------------------------------------	
; "init" opl2 by writing zeros into all registers
;----------------------------------------------------------------------------------------------
.init_opl2
	ldx #$F5 ; until reg 245
-	stx opl_stat

	jsr opl2_delay_register

	stz opl_data

	jsr opl2_delay_data

	dex
	bne -
	
	rts


; jsr here: 6 cycles
; rts back: 6 cycles

opl2_delay_data ; 23000ns / 0
!for .i,0,opl2_data_delay {
	nop
}
opl2_delay_register ; 3300 ns
!for .i,0,opl2_reg_delay {
	nop
}
	rts
