Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov 21 11:13:06 2015
| Host         : NATHANIEL2-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/needlemanWunsch_timing_synth.rpt
| Design       : needlemanWunsch
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.536ns  (required time - arrival time)
  Source:                 ap_reg_ppiten_pp0_it1_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.309ns (23.222%)  route 4.328ns (76.778%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 6.610 - 5.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14677, unset)        1.737     1.737    ap_clk
                         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  ap_reg_ppiten_pp0_it1_reg_rep__1/Q
                         net (fo=123, unplaced)       0.575     2.830    orig1_U/needlemanWunsch_orig1_ram_U/ap_reg_ppiten_pp0_it1_reg_rep__1_0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.125 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_835__0/O
                         net (fo=29, unplaced)        0.971     4.096    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_62
                         LUT3 (Prop_lut3_I0_O)        0.124     4.220 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_882__0/O
                         net (fo=21, unplaced)        0.510     4.730    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_882__0_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.854 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_584__0/O
                         net (fo=21, unplaced)        0.963     5.817    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_584__0_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.941 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_210__0/O
                         net (fo=20, unplaced)        0.509     6.450    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_210__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.574 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_56__0/O
                         net (fo=1, unplaced)         0.800     7.374    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_56__0_n_0
                         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14677, unset)        1.610     6.610    orig1_U/needlemanWunsch_orig1_ram_U/ap_clk
                         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     6.610    
                         clock uncertainty           -0.035     6.575    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737     5.838    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.838    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                 -1.536    




