<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: UART_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu May 12 09:05:04 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  110.023MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_rxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_4' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_5' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[2]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_6' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_7' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[4]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_8' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_9' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[6]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_10' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_11' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[8]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_12' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_13' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[10]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_14' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_15' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[12]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_16' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_17' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[14]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_18' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_19' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[16]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_20' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_21' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[18]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_22' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_23' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[20]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_24' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_25' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[22]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_26' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_27' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[24]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_28' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_29' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[26]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_30' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_31' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[28]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_32' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_33' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[30]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_34' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[31]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_35' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_state[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_36' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_37' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_38' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[0]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_39' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_40' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[2]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_41' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_42' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[4]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_43' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_44' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[6]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_45' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[7]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_46' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_state[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_47' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_48' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_49' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[0]" (0 errors)</A></LI>            3 items scored.

<LI><A href='#par_twr_pref_0_50' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[1]" (0 errors)</A></LI>            6 items scored.

<LI><A href='#par_twr_pref_0_51' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[2]" (0 errors)</A></LI>            10 items scored.

<LI><A href='#par_twr_pref_0_52' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[3]" (0 errors)</A></LI>            12 items scored.

<LI><A href='#par_twr_pref_0_53' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[4]" (0 errors)</A></LI>            16 items scored.

<LI><A href='#par_twr_pref_0_54' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[5]" (0 errors)</A></LI>            18 items scored.

<LI><A href='#par_twr_pref_0_55' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[6]" (0 errors)</A></LI>            22 items scored.

<LI><A href='#par_twr_pref_0_56' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[7]" (0 errors)</A></LI>            25 items scored.

<LI><A href='#par_twr_pref_0_57' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opTxReady" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_58' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Valid" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_59' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_60' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_61' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_62' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_63' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_64' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_65' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_66' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_67' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_68' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_69' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_70' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_71' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_72' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_73' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_74' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_75' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_76' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_77' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_78' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_79' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_80' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_81' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_82' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_83' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_84' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_85' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_86' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_87' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_88' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_89' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_90' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_91' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_92' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_93' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_94' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_95' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxSend" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_96' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[0]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_97' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_98' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[2]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_99' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_100' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[4]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_101' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_102' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[6]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_103' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_104' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_105' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_106' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_107' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_108' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_109' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_110' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_111' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_112' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_113' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_114' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_115' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_116' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_117' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_118' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_119' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_120' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_121' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_122' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_123' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_124' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_125' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_126' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_127' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_128' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_129' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_130' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_131' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_132' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_133' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_134' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_135' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_136' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_137' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_138' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_139' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_140' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_141' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_142' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_143' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_144' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_145' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_146' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_147' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_148' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_149' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_150' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_151' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_152' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_153' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_154' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_155' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_156' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_157' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_158' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_159' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rst" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_160' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_161' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_162' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_163' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_164' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_165' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_166' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_167' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_168' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_169' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_170' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_171' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_172' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_173' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_174' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_175' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_176' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_177' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_178' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_179' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_180' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_181' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_182' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_183' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_184' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_185' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_186' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_187' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_188' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_189' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_190' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_191' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_192' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_193' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_194' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_195' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_196' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_197' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_198' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_199' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_200' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_201' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_202' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_203' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_204' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_205' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_206' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_207' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_208' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_209' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_210' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_211' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_212' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_213' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_214' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_215' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_216' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_217' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_218' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_219' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_220' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_221' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_222' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_223' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_224' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_225' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_226' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_227' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_228' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_229' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_230' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_231' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_232' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_233' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_234' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_235' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_236' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_237' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_238' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_239' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_240' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_241' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_242' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_243' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_244' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_245' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_246' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_247' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_248' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_249' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_250' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_251' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_252' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_253' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_254' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_255' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_256' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_257' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_258' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_259' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_260' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_261' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_262' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_263' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_264' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_265' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_266' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_267' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_268' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_269' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_270' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_271' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_272' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_273' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_274' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_275' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_276' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_277' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_278' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_279' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_280' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_281' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_282' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_283' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_284' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_285' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_286' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_287' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_rxio" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_288' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_289' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_290' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_291' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_292' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_293' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_294' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_295' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_296' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_297' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_298' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_299' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_300' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_301' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_302' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_303' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_304' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_305' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_306' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_307' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_308' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_309' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_310' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_311' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_312' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_313' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_314' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_315' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_316' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_317' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_318' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_319' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_320' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_321' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_322' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_323' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_324' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_325' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_326' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_327' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_328' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_329' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_330' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_331' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_332' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_333' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_334' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_335' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_336' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_337' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_338' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_339' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_340' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_341' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_342' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_343' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opTxReady" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_344' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_345' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_346' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_347' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_348' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_349' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_350' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_351' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_352' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_353' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_354' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_355' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_356' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_357' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_358' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_359' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_360' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_361' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_362' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_363' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_364' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_365' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_366' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_367' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_368' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_369' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_370' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_371' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_372' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_373' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_374' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_375' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_376' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_377' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_378' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_379' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_380' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_381' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxSend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_382' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_383' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_384' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_385' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_386' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_387' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_388' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_389' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_390' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_391' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_392' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_393' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_394' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_395' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_396' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_397' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_398' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_399' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_400' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_401' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_402' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_403' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_404' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_405' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_406' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_407' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_408' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_409' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_410' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_411' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_412' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_413' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_414' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_415' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_416' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_417' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_418' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_419' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_420' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_421' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_422' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_423' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_424' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_425' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_426' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_427' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_428' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_429' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_430' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_431' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_432' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_433' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_434' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_435' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_436' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_437' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_438' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_439' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_440' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_441' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_442' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_443' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_444' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_445' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rst" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_446' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_447' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_448' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_449' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_450' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_451' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_452' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_453' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_454' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_455' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_456' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_457' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_458' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_459' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_460' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_461' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_462' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_463' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_464' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_465' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_466' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_467' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_468' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_469' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_470' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_471' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_472' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_473' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_474' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_475' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_476' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_477' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_478' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_479' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_480' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_481' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_482' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_483' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_484' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_485' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_486' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_487' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_488' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_489' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_490' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_491' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_492' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_493' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_494' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_495' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_496' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_497' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_498' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_499' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_500' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_501' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_502' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_503' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_504' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_505' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_506' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_507' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_508' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_509' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_510' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_511' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_512' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_513' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_514' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_515' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_516' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_517' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_518' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_519' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_520' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_521' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_522' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_523' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_524' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_525' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_526' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_527' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_528' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_529' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_530' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_531' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_532' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_533' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_534' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_535' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_536' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_537' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_538' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_539' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_540' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_541' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_542' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_543' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_544' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_545' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_546' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_547' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_548' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_549' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_550' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_551' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_552' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_553' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_554' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_555' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_556' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_557' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_558' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_559' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_560' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_561' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_562' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_563' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_564' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_565' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_566' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_567' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_568' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_569' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_570' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_571' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_572' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_573' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_rxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_574' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_575' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_576' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_577' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_578' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_579' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_580' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_581' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_582' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_583' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_584' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_585' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_586' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_587' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_588' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_589' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_590' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_591' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_592' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_593' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_594' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_595' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_596' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_597' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_598' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_599' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_600' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_601' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_602' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_603' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_604' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_605' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_606' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_607' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_608' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_609' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_610' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_611' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_612' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_613' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_614' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_615' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_616' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_617' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_618' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_619' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_620' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_621' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_622' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_623' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_624' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_625' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_626' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_627' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_628' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_629' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opTxReady" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_630' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_631' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_632' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_633' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_634' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_635' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_636' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_637' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_638' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_639' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_640' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_641' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_642' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_643' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_644' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_645' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_646' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_647' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_648' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_649' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_650' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_651' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_652' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_653' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_654' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_655' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_656' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_657' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_658' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_659' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_660' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_661' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_662' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_663' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_664' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_665' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_666' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_667' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxSend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_668' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_669' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_670' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_671' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_672' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_673' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_674' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_675' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_676' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_677' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_678' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_679' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_680' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_681' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_682' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_683' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_684' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_685' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_686' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_687' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_688' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_689' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_690' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_691' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_692' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_693' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_694' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_695' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_696' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_697' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_698' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_699' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_700' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_701' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_702' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_703' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_704' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_705' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_706' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_707' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_708' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_709' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_710' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_711' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_712' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_713' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_714' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_715' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_716' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_717' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_718' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_719' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_720' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_721' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_722' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_723' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_724' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_725' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_726' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_727' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_728' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_729' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_730' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_731' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rst" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_732' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_733' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_734' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_735' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_736' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_737' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_738' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_739' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_740' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_741' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_742' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_743' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_744' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_745' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_746' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_747' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_748' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_749' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_750' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_751' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_752' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_753' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_754' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_755' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_756' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_757' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_758' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_759' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_760' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_761' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_762' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_763' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_764' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_765' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_766' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_767' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_768' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_769' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_770' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_771' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_772' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_773' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_774' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_775' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_776' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_777' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_778' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_779' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_780' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_781' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_782' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_783' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_784' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_785' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_786' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_787' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_788' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_789' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_790' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_791' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_792' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_793' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_794' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_795' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_796' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_797' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_798' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_799' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_800' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_801' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_802' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_803' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_804' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_805' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_806' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_807' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_808' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_809' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_810' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_811' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_812' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_813' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_814' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_815' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_816' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_817' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_818' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_819' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_820' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_821' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_822' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_823' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_824' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_825' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_826' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_827' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_828' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_829' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_830' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_831' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_832' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_833' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_834' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_835' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_836' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_837' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_838' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_839' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_840' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_841' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_842' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_843' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_844' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_845' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_846' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_847' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_848' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_849' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_850' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_851' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_852' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_853' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_854' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_855' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_856' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_857' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_858' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_859' Target='right'>BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_860' Target='right'>BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_861' Target='right'>BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opUART_Tx" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_862' Target='right'>BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_863' Target='right'>BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_864' Target='right'>BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_865' Target='right'>BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_866' Target='right'>BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_867' Target='right'>BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_868' Target='right'>BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_869' Target='right'>BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_870' Target='right'>BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_871' Target='right'>BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_872' Target='right'>BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_873' Target='right'>BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_874' Target='right'>BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_875' Target='right'>BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_876' Target='right'>BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_877' Target='right'>BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_878' Target='right'>BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_879' Target='right'>BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_880' Target='right'>BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_881' Target='right'>BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_882' Target='right'>BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_883' Target='right'>BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_884' Target='right'>BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_885' Target='right'>BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_886' Target='right'>BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_887' Target='right'>BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_888' Target='right'>BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_889' Target='right'>BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_890' Target='right'>BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_891' Target='right'>BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_892' Target='right'>BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_893' Target='right'>BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_894' Target='right'>BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_895' Target='right'>BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_896' Target='right'>BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_897' Target='right'>BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_898' Target='right'>BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_899' Target='right'>BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_900' Target='right'>BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_901' Target='right'>BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_902' Target='right'>BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_903' Target='right'>BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_904' Target='right'>BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_905' Target='right'>BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_906' Target='right'>BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_907' Target='right'>BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_908' Target='right'>BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_909' Target='right'>BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_910' Target='right'>BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_911' Target='right'>BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_912' Target='right'>BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_913' Target='right'>BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_914' Target='right'>BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_915' Target='right'>BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_916' Target='right'>BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_917' Target='right'>BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_918' Target='right'>BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_919' Target='right'>BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_920' Target='right'>BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_921' Target='right'>BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_922' Target='right'>BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_923' Target='right'>BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_924' Target='right'>BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_925' Target='right'>BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_926' Target='right'>BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_927' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_928' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_929' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_930' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_931' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_932' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_933' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_934' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_935' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_936' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_937' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_938' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_939' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_940' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_941' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_942' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_943' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_944' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_945' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_946' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_947' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_948' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_949' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_950' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_951' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_952' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_953' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_954' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_955' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_956' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_957' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_958' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_959' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_960' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_961' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_962' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_963' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_964' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_965' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_966' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_967' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_968' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_969' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_970' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_971' Target='right'>BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_972' Target='right'>BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_973' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_974' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_975' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_976' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_977' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_978' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_979' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_980' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_981' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_982' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_983' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_984' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_985' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_986' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_987' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_988' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_989' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_990' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_991' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_992' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_993' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_994' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_995' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_996' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_997' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_998' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_999' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1000' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1001' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1002' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1003' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1004' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1005' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1006' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1007' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1008' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1009' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1010' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1011' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1012' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1013' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1014' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1015' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1016' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1017' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1018' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1019' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1020' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1021' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1022' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1023' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1024' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1025' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1026' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1027' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1028' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1029' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1030' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1031' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1032' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1033' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1034' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1035' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1036' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1037' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1038' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1039' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1040' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1041' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1042' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1043' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1044' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1045' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1046' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1047' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1048' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1049' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1050' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1051' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1052' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1053' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1054' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1055' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1056' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1057' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1058' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1059' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1060' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1061' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1062' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1063' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1064' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1065' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1066' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1067' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1068' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1069' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1070' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1071' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1072' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1073' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1074' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1075' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1076' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1077' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1078' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1079' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1080' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1081' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1082' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1083' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1084' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1085' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1086' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1087' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1088' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1089' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1090' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1091' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1092' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1093' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1094' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1095' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1096' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1097' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1098' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1099' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1100' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1101' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1102' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1103' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1104' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1105' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1106' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1107' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1108' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1109' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1110' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1111' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1112' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1113' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1114' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1115' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1116' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1117' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1118' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1119' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1120' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1121' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1122' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1123' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1124' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1125' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1126' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1127' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1128' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1129' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1130' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1131' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1132' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1133' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1134' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1135' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1136' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1137' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1138' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1139' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1140' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1141' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1142' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1143' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1144' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1145' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1146' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1147' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1148' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1149' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1150' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1151' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1152' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1153' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1154' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1155' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1156' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1157' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1158' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1159' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1160' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1161' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1162' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1163' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1164' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1165' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1166' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1167' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1168' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1169' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1170' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1171' Target='right'>BLOCK PATH FROM CELL "control/state[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1172' Target='right'>BLOCK PATH FROM CELL "control/state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1173' Target='right'>BLOCK PATH FROM CELL "control/state[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1174' Target='right'>BLOCK PATH FROM CELL "control/state[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1175' Target='right'>BLOCK PATH FROM CELL "control/rst" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1176' Target='right'>BLOCK PATH FROM CELL "control/rst" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1177' Target='right'>BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1178' Target='right'>BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1179' Target='right'>BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1180' Target='right'>BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1181' Target='right'>BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1182' Target='right'>BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1183' Target='right'>BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1184' Target='right'>BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1185' Target='right'>BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1186' Target='right'>BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1187' Target='right'>BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1188' Target='right'>BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1189' Target='right'>BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1190' Target='right'>BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1191' Target='right'>BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1192' Target='right'>BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1193' Target='right'>BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1194' Target='right'>BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1195' Target='right'>BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1196' Target='right'>BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1197' Target='right'>BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1198' Target='right'>BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1199' Target='right'>BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1200' Target='right'>BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1201' Target='right'>BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1202' Target='right'>BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1203' Target='right'>BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1204' Target='right'>BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1205' Target='right'>BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1206' Target='right'>BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1207' Target='right'>BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1208' Target='right'>BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1209' Target='right'>BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1210' Target='right'>BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1211' Target='right'>BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1212' Target='right'>BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1213' Target='right'>BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1214' Target='right'>BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1215' Target='right'>BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1216' Target='right'>BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1217' Target='right'>BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1218' Target='right'>BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1219' Target='right'>BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1220' Target='right'>BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1221' Target='right'>BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1222' Target='right'>BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1223' Target='right'>BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1224' Target='right'>BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1225' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1226' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1227' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1228' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1229' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1230' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1231' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1232' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1233' Target='right'>BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1234' Target='right'>BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1235' Target='right'>BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1236' Target='right'>BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1237' Target='right'>BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1238' Target='right'>BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1239' Target='right'>BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1240' Target='right'>BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1241' Target='right'>BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1242' Target='right'>BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1243' Target='right'>BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1244' Target='right'>BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1245' Target='right'>BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1246' Target='right'>BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1247' Target='right'>BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1248' Target='right'>BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1249' Target='right'>BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1250' Target='right'>BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1251' Target='right'>BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1252' Target='right'>BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1253' Target='right'>BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1254' Target='right'>BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1255' Target='right'>BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1256' Target='right'>BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1257' Target='right'>BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1258' Target='right'>BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1259' Target='right'>BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1260' Target='right'>BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1261' Target='right'>BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1262' Target='right'>BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1263' Target='right'>BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1264' Target='right'>BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1265' Target='right'>BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1266' Target='right'>BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1267' Target='right'>BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1268' Target='right'>BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1269' Target='right'>BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1270' Target='right'>BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1271' Target='right'>BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1272' Target='right'>BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1273' Target='right'>BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1274' Target='right'>BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1275' Target='right'>BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1276' Target='right'>BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1277' Target='right'>BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1278' Target='right'>BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1279' Target='right'>BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1280' Target='right'>BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1281' Target='right'>BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1282' Target='right'>BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1283' Target='right'>BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1284' Target='right'>BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1285' Target='right'>BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1286' Target='right'>BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1287' Target='right'>BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1288' Target='right'>BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1289' Target='right'>BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1290' Target='right'>BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1291' Target='right'>BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1292' Target='right'>BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1293' Target='right'>BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1294' Target='right'>BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1295' Target='right'>BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1296' Target='right'>BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1297' Target='right'>BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1298' Target='right'>BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1299' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1300' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1301' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1302' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1303' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1304' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1305' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1306' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1307' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1308' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1309' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1310' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1311' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1312' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1313' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1314' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1315' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1316' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1317' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1318' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1319' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1320' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1321' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1322' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1323' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1324' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1325' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1326' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1327' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1328' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1329' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1330' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1331' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1332' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1333' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1334' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1335' Target='right'>BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1336' Target='right'>BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1337' Target='right'>BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1338' Target='right'>BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1339' Target='right'>BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1340' Target='right'>BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1341' Target='right'>BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1342' Target='right'>BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1343' Target='right'>BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1344' Target='right'>BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1345' Target='right'>BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1346' Target='right'>BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1347' Target='right'>BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1348' Target='right'>BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1349' Target='right'>BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1350' Target='right'>BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1351' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1352' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1353' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1354' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1355' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1356' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1357' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1358' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1359' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1360' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1361' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1362' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1363' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1364' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1365' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1366' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_1367' Target='right'>BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1368' Target='right'>BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1369' Target='right'>BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1370' Target='right'>BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1371' Target='right'>BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1372' Target='right'>BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1373' Target='right'>BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1374' Target='right'>BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1375' Target='right'>BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1376' Target='right'>BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1377' Target='right'>BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1378' Target='right'>BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1379' Target='right'>BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1380' Target='right'>BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1381' Target='right'>BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1382' Target='right'>BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1383' Target='right'>BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1384' Target='right'>BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1385' Target='right'>BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1386' Target='right'>BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1387' Target='right'>BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1388' Target='right'>BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1389' Target='right'>BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1390' Target='right'>BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1391' Target='right'>BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1392' Target='right'>BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1393' Target='right'>BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1394' Target='right'>BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1395' Target='right'>BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1396' Target='right'>BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1397' Target='right'>BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1398' Target='right'>BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1399' Target='right'>BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1400' Target='right'>BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1401' Target='right'>BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1402' Target='right'>BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1403' Target='right'>BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1404' Target='right'>BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1405' Target='right'>BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1406' Target='right'>BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1407' Target='right'>BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1408' Target='right'>BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1409' Target='right'>BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1410' Target='right'>BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1411' Target='right'>BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1412' Target='right'>BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1413' Target='right'>BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1414' Target='right'>BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1415' Target='right'>BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1416' Target='right'>BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1417' Target='right'>BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1418' Target='right'>BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1419' Target='right'>BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1420' Target='right'>BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1421' Target='right'>BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1422' Target='right'>BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1423' Target='right'>BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1424' Target='right'>BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1425' Target='right'>BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1426' Target='right'>BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1427' Target='right'>BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1428' Target='right'>BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1429' Target='right'>BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_1430' Target='right'>BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.911ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.996ns  (31.9% logic, 68.1% route), 8 logic levels.

 Constraint Details:

      8.996ns physical path delay packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_137 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.911ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12B.CLK to     R10C12B.Q1 packetiser/UART_Inst/SLICE_17 (from ipClk_c)
ROUTE         4     1.051     R10C12B.Q1 to     R10C12D.B1 packetiser/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R10C12D.B1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R10C12C.FCI to     R10C12C.F1 packetiser/UART_Inst/SLICE_16
ROUTE         1     1.153     R10C12C.F1 to     R11C13C.A0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R11C13C.A0 to     R11C13C.F0 packetiser/UART_Inst/SLICE_137
ROUTE         1     0.000     R11C13C.F0 to    R11C13C.DI0 packetiser/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.996   (31.9% logic, 68.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.914ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[3]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.993ns  (29.0% logic, 71.0% route), 7 logic levels.

 Constraint Details:

      8.993ns physical path delay packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_137 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.914ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12C.CLK to     R10C12C.Q0 packetiser/UART_Inst/SLICE_16 (from ipClk_c)
ROUTE         4     1.247     R10C12C.Q0 to     R11C12C.B1 packetiser/UART_Inst/clk_cnt2[3]
CTOF_DEL    ---     0.260     R11C12C.B1 to     R11C12C.F1 packetiser/UART_Inst/SLICE_222
ROUTE         1     0.949     R11C12C.F1 to     R12C12C.B1 packetiser/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_5
CTOF_DEL    ---     0.260     R12C12C.B1 to     R12C12C.F1 packetiser/UART_Inst/SLICE_194
ROUTE        13     1.477     R12C12C.F1 to     R12C13B.A0 packetiser/UART_Inst/N_116
CTOF_DEL    ---     0.260     R12C13B.A0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R10C12C.FCI to     R10C12C.F1 packetiser/UART_Inst/SLICE_16
ROUTE         1     1.153     R10C12C.F1 to     R11C13C.A0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R11C13C.A0 to     R11C13C.F0 packetiser/UART_Inst/SLICE_137
ROUTE         1     0.000     R11C13C.F0 to    R11C13C.DI0 packetiser/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.993   (29.0% logic, 71.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.954ns  (33.8% logic, 66.2% route), 10 logic levels.

 Constraint Details:

      8.954ns physical path delay packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_138 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.953ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12B.CLK to     R10C12B.Q1 packetiser/UART_Inst/SLICE_17 (from ipClk_c)
ROUTE         4     1.051     R10C12B.Q1 to     R10C12D.B1 packetiser/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R10C12D.B1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R10C12C.FCI to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R10C13B.FCI to     R10C13B.F1 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.949     R10C13B.F1 to     R12C13A.B0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R12C13A.B0 to     R12C13A.F0 packetiser/UART_Inst/SLICE_138
ROUTE         1     0.000     R12C13A.F0 to    R12C13A.DI0 packetiser/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.954   (33.8% logic, 66.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C13A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.956ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[3]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.951ns  (30.9% logic, 69.1% route), 9 logic levels.

 Constraint Details:

      8.951ns physical path delay packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_138 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.956ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12C.CLK to     R10C12C.Q0 packetiser/UART_Inst/SLICE_16 (from ipClk_c)
ROUTE         4     1.247     R10C12C.Q0 to     R11C12C.B1 packetiser/UART_Inst/clk_cnt2[3]
CTOF_DEL    ---     0.260     R11C12C.B1 to     R11C12C.F1 packetiser/UART_Inst/SLICE_222
ROUTE         1     0.949     R11C12C.F1 to     R12C12C.B1 packetiser/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_5
CTOF_DEL    ---     0.260     R12C12C.B1 to     R12C12C.F1 packetiser/UART_Inst/SLICE_194
ROUTE        13     1.477     R12C12C.F1 to     R12C13B.A0 packetiser/UART_Inst/N_116
CTOF_DEL    ---     0.260     R12C13B.A0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R10C12C.FCI to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R10C13B.FCI to     R10C13B.F1 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.949     R10C13B.F1 to     R12C13A.B0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R12C13A.B0 to     R12C13A.F0 packetiser/UART_Inst/SLICE_138
ROUTE         1     0.000     R12C13A.F0 to    R12C13A.DI0 packetiser/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.951   (30.9% logic, 69.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C13A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.034ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.873ns  (33.2% logic, 66.8% route), 9 logic levels.

 Constraint Details:

      8.873ns physical path delay packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_138 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.034ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12B.CLK to     R10C12B.Q1 packetiser/UART_Inst/SLICE_17 (from ipClk_c)
ROUTE         4     1.051     R10C12B.Q1 to     R10C12D.B1 packetiser/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R10C12D.B1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12C.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12C.B0 to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R10C13B.FCI to     R10C13B.F1 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.949     R10C13B.F1 to     R12C13A.B0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R12C13A.B0 to     R12C13A.F0 packetiser/UART_Inst/SLICE_138
ROUTE         1     0.000     R12C13A.F0 to    R12C13A.DI0 packetiser/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.873   (33.2% logic, 66.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C13A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.037ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[3]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.870ns  (30.3% logic, 69.7% route), 8 logic levels.

 Constraint Details:

      8.870ns physical path delay packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_138 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.037ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12C.CLK to     R10C12C.Q0 packetiser/UART_Inst/SLICE_16 (from ipClk_c)
ROUTE         4     1.247     R10C12C.Q0 to     R11C12C.B1 packetiser/UART_Inst/clk_cnt2[3]
CTOF_DEL    ---     0.260     R11C12C.B1 to     R11C12C.F1 packetiser/UART_Inst/SLICE_222
ROUTE         1     0.949     R11C12C.F1 to     R12C12C.B1 packetiser/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_5
CTOF_DEL    ---     0.260     R12C12C.B1 to     R12C12C.F1 packetiser/UART_Inst/SLICE_194
ROUTE        13     1.477     R12C12C.F1 to     R12C13B.A0 packetiser/UART_Inst/N_116
CTOF_DEL    ---     0.260     R12C13B.A0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12C.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12C.B0 to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R10C13B.FCI to     R10C13B.F1 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.949     R10C13B.F1 to     R12C13A.B0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R12C13A.B0 to     R12C13A.F0 packetiser/UART_Inst/SLICE_138
ROUTE         1     0.000     R12C13A.F0 to    R12C13A.DI0 packetiser/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.870   (30.3% logic, 69.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C13A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.127ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[0]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.780ns  (32.6% logic, 67.4% route), 8 logic levels.

 Constraint Details:

      8.780ns physical path delay packetiser/UART_Inst/SLICE_148 to packetiser/UART_Inst/SLICE_137 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.127ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_148 to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C12A.CLK to     R12C12A.Q0 packetiser/UART_Inst/SLICE_148 (from ipClk_c)
ROUTE         5     0.835     R12C12A.Q0 to     R10C12D.D1 packetiser/UART_Inst/un4lt1
CTOF_DEL    ---     0.260     R10C12D.D1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R10C12C.FCI to     R10C12C.F1 packetiser/UART_Inst/SLICE_16
ROUTE         1     1.153     R10C12C.F1 to     R11C13C.A0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R11C13C.A0 to     R11C13C.F0 packetiser/UART_Inst/SLICE_137
ROUTE         1     0.000     R11C13C.F0 to    R11C13C.DI0 packetiser/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.780   (32.6% logic, 67.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C12A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.158ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[7]  (to ipClk_c +)

   Delay:               8.749ns  (33.6% logic, 66.4% route), 10 logic levels.

 Constraint Details:

      8.749ns physical path delay packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_137 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.158ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12B.CLK to     R10C12B.Q1 packetiser/UART_Inst/SLICE_17 (from ipClk_c)
ROUTE         4     1.051     R10C12B.Q1 to     R10C12D.B1 packetiser/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R10C12D.B1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R10C12C.FCI to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF0_DE  ---     0.305    R10C13B.FCI to     R10C13B.F0 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.832     R10C13B.F0 to     R11C13C.C1 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S0
CTOF_DEL    ---     0.260     R11C13C.C1 to     R11C13C.F1 packetiser/UART_Inst/SLICE_137
ROUTE         1     0.000     R11C13C.F1 to    R11C13C.DI1 packetiser/UART_Inst/clk_cnt2_0[7] (to ipClk_c)
                  --------
                    8.749   (33.6% logic, 66.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[3]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[7]  (to ipClk_c +)

   Delay:               8.746ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

      8.746ns physical path delay packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_137 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.161ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12C.CLK to     R10C12C.Q0 packetiser/UART_Inst/SLICE_16 (from ipClk_c)
ROUTE         4     1.247     R10C12C.Q0 to     R11C12C.B1 packetiser/UART_Inst/clk_cnt2[3]
CTOF_DEL    ---     0.260     R11C12C.B1 to     R11C12C.F1 packetiser/UART_Inst/SLICE_222
ROUTE         1     0.949     R11C12C.F1 to     R12C12C.B1 packetiser/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_5
CTOF_DEL    ---     0.260     R12C12C.B1 to     R12C12C.F1 packetiser/UART_Inst/SLICE_194
ROUTE        13     1.477     R12C12C.F1 to     R12C13B.A0 packetiser/UART_Inst/N_116
CTOF_DEL    ---     0.260     R12C13B.A0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R10C12C.FCI to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF0_DE  ---     0.305    R10C13B.FCI to     R10C13B.F0 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.832     R10C13B.F0 to     R11C13C.C1 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S0
CTOF_DEL    ---     0.260     R11C13C.C1 to     R11C13C.F1 packetiser/UART_Inst/SLICE_137
ROUTE         1     0.000     R11C13C.F1 to    R11C13C.DI1 packetiser/UART_Inst/clk_cnt2_0[7] (to ipClk_c)
                  --------
                    8.746   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.169ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[0]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.738ns  (34.7% logic, 65.3% route), 10 logic levels.

 Constraint Details:

      8.738ns physical path delay packetiser/UART_Inst/SLICE_148 to packetiser/UART_Inst/SLICE_138 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.169ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_148 to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C12A.CLK to     R12C12A.Q0 packetiser/UART_Inst/SLICE_148 (from ipClk_c)
ROUTE         5     0.835     R12C12A.Q0 to     R10C12D.D1 packetiser/UART_Inst/un4lt1
CTOF_DEL    ---     0.260     R10C12D.D1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R10C12C.FCI to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R10C13B.FCI to     R10C13B.F1 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.949     R10C13B.F1 to     R12C13A.B0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R12C13A.B0 to     R12C13A.F0 packetiser/UART_Inst/SLICE_138
ROUTE         1     0.000     R12C13A.F0 to    R12C13A.DI0 packetiser/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.738   (34.7% logic, 65.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C12A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C13A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

Report:  110.023MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[0]  (to ipClk_c +)

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R19C11C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[2]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[2]  (to ipClk_c +)
                   FF                        clk_cnt[1]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C11B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[4]  (to ipClk_c +)
                   FF                        clk_cnt[3]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C11C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[6]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[6]  (to ipClk_c +)
                   FF                        clk_cnt[5]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C12A.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_10"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_11"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[8]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[8]  (to ipClk_c +)
                   FF                        clk_cnt[7]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C12B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_12"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_13"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[10]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[10]  (to ipClk_c +)
                   FF                        clk_cnt[9]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C12C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_14"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_15"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[12]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[12]  (to ipClk_c +)
                   FF                        clk_cnt[11]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C13A.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_16"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_17"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[14]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[14]  (to ipClk_c +)
                   FF                        clk_cnt[13]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C13B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_18"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_19"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[16]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[16]  (to ipClk_c +)
                   FF                        clk_cnt[15]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C13C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_20"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_21"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[18]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[18]  (to ipClk_c +)
                   FF                        clk_cnt[17]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C14A.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_22"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_23"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[20]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[20]  (to ipClk_c +)
                   FF                        clk_cnt[19]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C14B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_24"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_25"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[22]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[22]  (to ipClk_c +)
                   FF                        clk_cnt[21]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C14C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_26"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_27"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[24]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[24]  (to ipClk_c +)
                   FF                        clk_cnt[23]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C15A.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_28"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_29"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[26]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[26]  (to ipClk_c +)
                   FF                        clk_cnt[25]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C15B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_30"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_31"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[28]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[28]  (to ipClk_c +)
                   FF                        clk_cnt[27]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C15C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_32"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_33"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[30]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[30]  (to ipClk_c +)
                   FF                        clk_cnt[29]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C16A.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_34"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[31]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[31]  (to ipClk_c +)

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C16B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_35"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_state[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_state[0]  (to ipClk_c +)

   Delay:               4.798ns  (23.3% logic, 76.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.680       19.PADDI to     R15C18C.A0 ipnReset_c
CTOF_DEL    ---     0.260     R15C18C.A0 to     R15C18C.F0 packetiser/SLICE_173
ROUTE         1     0.000     R15C18C.F0 to    R15C18C.DI0 packetiser/tx_state_nss[0] (to ipClk_c)
                  --------
                    4.798   (23.3% logic, 76.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_36"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_packet[0]  (to ipClk_c +)

   Delay:               3.859ns  (29.0% logic, 71.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.741       19.PADDI to     R15C17C.D0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17C.D0 to     R15C17C.F0 packetiser/SLICE_172
ROUTE         1     0.000     R15C17C.F0 to    R15C17C.DI0 packetiser/tx_packet_nss[0] (to ipClk_c)
                  --------
                    3.859   (29.0% logic, 71.0% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_37"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_packet[1]  (to ipClk_c +)

   Delay:               3.859ns  (29.0% logic, 71.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.741       19.PADDI to     R15C17C.D1 ipnReset_c
CTOF_DEL    ---     0.260     R15C17C.D1 to     R15C17C.F1 packetiser/SLICE_172
ROUTE         1     0.000     R15C17C.F1 to    R15C17C.DI1 packetiser/tx_packet_nss[1] (to ipClk_c)
                  --------
                    3.859   (29.0% logic, 71.0% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_38"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[0]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[0]  (to ipClk_c +)

   Delay:               6.483ns  (21.3% logic, 78.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.791     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.260     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    6.483   (21.3% logic, 78.7% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[0]  (to ipClk_c +)

   Delay:               4.985ns  (22.4% logic, 77.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.029       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    4.985   (22.4% logic, 77.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_39"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_40"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[2]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[2]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[1]

   Delay:               6.483ns  (21.3% logic, 78.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.791     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.260     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    6.483   (21.3% logic, 78.7% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[2]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[1]

   Delay:               4.985ns  (22.4% logic, 77.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.029       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    4.985   (22.4% logic, 77.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_41"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_42"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[4]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[4]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[3]

   Delay:               6.483ns  (21.3% logic, 78.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.791     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.260     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18C.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    6.483   (21.3% logic, 78.7% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[4]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[3]

   Delay:               4.985ns  (22.4% logic, 77.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.029       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18C.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    4.985   (22.4% logic, 77.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_43"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_44"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[6]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[6]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[5]

   Delay:               6.788ns  (20.3% logic, 79.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.791     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.260     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     1.143     R16C16D.F0 to     R16C19A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    6.788   (20.3% logic, 79.7% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[6]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[5]

   Delay:               5.290ns  (21.1% logic, 78.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.029       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     1.143     R16C16D.F0 to     R16C19A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    5.290   (21.1% logic, 78.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_45"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[7]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[7]  (to ipClk_c +)

   Delay:               6.788ns  (20.3% logic, 79.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.791     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.260     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     1.143     R16C16D.F0 to     R16C19B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    6.788   (20.3% logic, 79.7% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[7]  (to ipClk_c +)

   Delay:               5.290ns  (21.1% logic, 78.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.029       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     1.143     R16C16D.F0 to     R16C19B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    5.290   (21.1% logic, 78.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_46"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_state[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_state[0]  (to ipClk_c +)

   Delay:               3.513ns  (31.8% logic, 68.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.395       19.PADDI to      R15C8C.A0 ipnReset_c
CTOF_DEL    ---     0.260      R15C8C.A0 to      R15C8C.F0 packetiser/SLICE_171
ROUTE         1     0.000      R15C8C.F0 to     R15C8C.DI0 packetiser/rx_state_nss[0] (to ipClk_c)
                  --------
                    3.513   (31.8% logic, 68.2% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_47"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_packet[0]  (to ipClk_c +)

   Delay:               3.522ns  (31.7% logic, 68.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.404       19.PADDI to      R15C9C.A0 ipnReset_c
CTOF_DEL    ---     0.260      R15C9C.A0 to      R15C9C.F0 packetiser/SLICE_170
ROUTE         1     0.000      R15C9C.F0 to     R15C9C.DI0 packetiser/N_175s (to ipClk_c)
                  --------
                    3.522   (31.7% logic, 68.3% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_48"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_packet[1]  (to ipClk_c +)

   Delay:               3.522ns  (31.7% logic, 68.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.404       19.PADDI to      R15C9C.A1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9C.A1 to      R15C9C.F1 packetiser/SLICE_170
ROUTE         1     0.000      R15C9C.F1 to     R15C9C.DI1 packetiser/N_176s (to ipClk_c)
                  --------
                    3.522   (31.7% logic, 68.3% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_49"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[0]" ;
            3 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               5.817ns  (28.2% logic, 71.8% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.842      R16C9B.F1 to      R16C9C.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9C.C0 to      R16C9C.F0 packetiser/SLICE_169
ROUTE         1     0.000      R16C9C.F0 to     R16C9C.DI0 packetiser/rx_len_8[0] (to ipClk_c)
                  --------
                    5.817   (28.2% logic, 71.8% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               4.608ns  (29.9% logic, 70.1% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.858      R15C9B.F1 to      R16C9C.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9C.A0 to      R16C9C.F0 packetiser/SLICE_169
ROUTE         1     0.000      R16C9C.F0 to     R16C9C.DI0 packetiser/rx_len_8[0] (to ipClk_c)
                  --------
                    4.608   (29.9% logic, 70.1% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               4.098ns  (27.3% logic, 72.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.505       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.260      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.475      R16C9A.F1 to     R16C9C.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    4.098   (27.3% logic, 72.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_50"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[1]" ;
            6 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               7.826ns  (24.3% logic, 75.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF_DEL    ---     0.260      R16C7B.C0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    7.826   (24.3% logic, 75.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               7.675ns  (31.5% logic, 68.5% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.305     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    7.675   (31.5% logic, 68.5% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               6.609ns  (32.7% logic, 67.3% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.305     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    6.609   (32.7% logic, 67.3% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               6.455ns  (33.4% logic, 66.6% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.475      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.305     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    6.455   (33.4% logic, 66.6% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               5.935ns  (27.6% logic, 72.4% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7B.B0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    5.935   (27.6% logic, 72.4% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               5.847ns  (28.0% logic, 72.0% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.700      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF_DEL    ---     0.260      R16C7B.C0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    5.847   (28.0% logic, 72.0% route), 4 logic levels.


================================================================================
<A name="par_twr_pref_0_51"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[2]" ;
            10 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               7.959ns  (25.5% logic, 74.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF1_DEL   ---     0.393      R16C7B.C0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    7.959   (25.5% logic, 74.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               7.763ns  (32.3% logic, 67.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.393     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    7.763   (32.3% logic, 67.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               6.969ns  (27.2% logic, 72.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
CTOF_DEL    ---     0.260      R16C7B.C1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    6.969   (27.2% logic, 72.8% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               6.697ns  (33.5% logic, 66.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.393     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    6.697   (33.5% logic, 66.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               6.543ns  (34.3% logic, 65.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.475      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.393     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    6.543   (34.3% logic, 65.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               6.068ns  (29.2% logic, 70.8% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
CTOF1_DEL   ---     0.393      R16C7B.B0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    6.068   (29.2% logic, 70.8% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               5.980ns  (29.6% logic, 70.4% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.700      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF1_DEL   ---     0.393      R16C7B.C0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    5.980   (29.6% logic, 70.4% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               5.956ns  (27.5% logic, 72.5% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
CTOF_DEL    ---     0.260      R16C7B.C1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    5.956   (27.5% logic, 72.5% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               5.935ns  (27.6% logic, 72.4% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7B.B1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    5.935   (27.6% logic, 72.4% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)
                   FF                        packetiser/rx_len[1]

   Delay:               4.462ns  (25.1% logic, 74.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.505       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.260      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.839      R16C9A.F1 to     R16C7B.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    4.462   (25.1% logic, 74.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_52"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[3]" ;
            12 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               8.661ns  (31.6% logic, 68.4% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    8.661   (31.6% logic, 68.4% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               7.756ns  (32.2% logic, 67.8% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    7.756   (32.2% logic, 67.8% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               7.489ns  (32.3% logic, 67.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    7.489   (32.3% logic, 67.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.969ns  (27.2% logic, 72.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
CTOF_DEL    ---     0.260      R16C7C.C0 to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.969   (27.2% logic, 72.8% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.770ns  (36.5% logic, 63.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.770   (36.5% logic, 63.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.690ns  (33.5% logic, 66.5% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.690   (33.5% logic, 66.5% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.682ns  (37.0% logic, 63.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.700      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.682   (37.0% logic, 63.0% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.536ns  (34.3% logic, 65.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.475      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.536   (34.3% logic, 65.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.476ns  (33.3% logic, 66.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.476   (33.3% logic, 66.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.455ns  (33.4% logic, 66.6% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.475      R16C7B.B1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.455   (33.4% logic, 66.6% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_0_53"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[4]" ;
            16 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               8.749ns  (32.2% logic, 67.8% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    8.749   (32.2% logic, 67.8% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               7.844ns  (33.0% logic, 67.0% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    7.844   (33.0% logic, 67.0% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               7.577ns  (33.1% logic, 66.9% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    7.577   (33.1% logic, 66.9% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               7.102ns  (28.6% logic, 71.4% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
CTOF1_DEL   ---     0.393      R16C7C.C0 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    7.102   (28.6% logic, 71.4% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.858ns  (37.3% logic, 62.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.858   (37.3% logic, 62.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.835ns  (27.8% logic, 72.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.480      R16C9B.F1 to      R16C9D.D1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.D1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     1.120      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
CTOF_DEL    ---     0.260      R16C7C.C1 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.835   (27.8% logic, 72.2% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.778ns  (34.3% logic, 65.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.778   (34.3% logic, 65.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.770ns  (37.8% logic, 62.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.700      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.770   (37.8% logic, 62.2% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.624ns  (35.1% logic, 64.9% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.475      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.624   (35.1% logic, 64.9% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.564ns  (34.2% logic, 65.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.564   (34.2% logic, 65.8% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_0_54"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[5]" ;
            18 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               8.742ns  (32.2% logic, 67.8% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    8.742   (32.2% logic, 67.8% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               7.837ns  (32.9% logic, 67.1% route), 8 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    7.837   (32.9% logic, 67.1% route), 8 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               7.804ns  (35.0% logic, 65.0% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    7.804   (35.0% logic, 65.0% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               7.570ns  (33.0% logic, 67.0% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    7.570   (33.0% logic, 67.0% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               7.355ns  (32.9% logic, 67.1% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.480      R16C9B.F1 to      R16C9D.D1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.D1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     1.120      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.475      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    7.355   (32.9% logic, 67.1% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               6.900ns  (27.5% logic, 72.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.833      R16C9B.F1 to      R16C9D.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.C0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.832      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
CTOF_DEL    ---     0.260      R16C8A.C0 to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    6.900   (27.5% logic, 72.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               6.851ns  (37.3% logic, 62.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    6.851   (37.3% logic, 62.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               6.791ns  (36.4% logic, 63.6% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    6.791   (36.4% logic, 63.6% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               6.771ns  (34.3% logic, 65.7% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    6.771   (34.3% logic, 65.7% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               6.770ns  (36.5% logic, 63.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7C.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7C.B0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    6.770   (36.5% logic, 63.5% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_0_55"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[6]" ;
            22 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               8.830ns  (32.9% logic, 67.1% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    8.830   (32.9% logic, 67.1% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               8.122ns  (23.4% logic, 76.6% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.767      R16C9B.F1 to      R15C8A.C1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C8A.C1 to      R15C8A.F1 packetiser/SLICE_224
ROUTE         1     1.120      R15C8A.F1 to      R16C8A.C1 packetiser/rx_len_8_0[6]
CTOF_DEL    ---     0.260      R16C8A.C1 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    8.122   (23.4% logic, 76.6% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               7.925ns  (33.7% logic, 66.3% route), 8 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    7.925   (33.7% logic, 66.3% route), 8 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               7.892ns  (35.7% logic, 64.3% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    7.892   (35.7% logic, 64.3% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               7.658ns  (33.8% logic, 66.2% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    7.658   (33.8% logic, 66.2% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               7.443ns  (33.7% logic, 66.3% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.480      R16C9B.F1 to      R16C9D.D1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.D1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     1.120      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.475      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    7.443   (33.7% logic, 66.3% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               7.033ns  (28.9% logic, 71.1% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.833      R16C9B.F1 to      R16C9D.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.C0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.832      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
CTOF1_DEL   ---     0.393      R16C8A.C0 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    7.033   (28.9% logic, 71.1% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               6.939ns  (38.1% logic, 61.9% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    6.939   (38.1% logic, 61.9% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               6.879ns  (37.2% logic, 62.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    6.879   (37.2% logic, 62.8% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               6.859ns  (35.1% logic, 64.9% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    6.859   (35.1% logic, 64.9% route), 7 logic levels.


================================================================================
<A name="par_twr_pref_0_56"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[7]" ;
            25 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               8.823ns  (32.8% logic, 67.2% route), 8 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    8.823   (32.8% logic, 67.2% route), 8 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               8.642ns  (28.0% logic, 72.0% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.767      R16C9B.F1 to      R15C8A.C1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C8A.C1 to      R15C8A.F1 packetiser/SLICE_224
ROUTE         1     1.120      R15C8A.F1 to      R16C8A.C1 packetiser/rx_len_8_0[6]
C1TOFCO_DE  ---     0.475      R16C8A.C1 to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    8.642   (28.0% logic, 72.0% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               8.138ns  (23.3% logic, 76.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.767      R16C9B.F1 to      R15C8A.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C8A.C0 to      R15C8A.F0 packetiser/SLICE_224
ROUTE         1     1.136      R15C8A.F0 to      R16C8B.A0 packetiser/rx_len_8_0[7]
CTOF_DEL    ---     0.260      R16C8B.A0 to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    8.138   (23.3% logic, 76.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               7.918ns  (33.6% logic, 66.4% route), 9 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    7.918   (33.6% logic, 66.4% route), 9 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               7.885ns  (35.7% logic, 64.3% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    7.885   (35.7% logic, 64.3% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               7.735ns  (35.3% logic, 64.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.833      R16C9B.F1 to      R16C9D.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.C0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.832      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
C0TOFCO_DE  ---     0.790      R16C8A.C0 to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    7.735   (35.3% logic, 64.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               7.651ns  (33.7% logic, 66.3% route), 8 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    7.651   (33.7% logic, 66.3% route), 8 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               7.436ns  (33.6% logic, 66.4% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.480      R16C9B.F1 to      R16C9D.D1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.D1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     1.120      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.475      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    7.436   (33.6% logic, 66.4% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               6.932ns  (38.0% logic, 62.0% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    6.932   (38.0% logic, 62.0% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               6.872ns  (37.2% logic, 62.8% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    6.872   (37.2% logic, 62.8% route), 6 logic levels.


================================================================================
<A name="par_twr_pref_0_57"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opTxReady" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opTxReady  (to ipClk_c +)

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R16C16C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_58"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Valid" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Valid  (to ipClk_c +)

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to      R16C8C.CE ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_59"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_60"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[0]

   Delay:               5.586ns  (24.7% logic, 75.3% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.871      R16C9A.F0 to     R16C13C.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    5.586   (24.7% logic, 75.3% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_0_61"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_62"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[2]

   Delay:               5.900ns  (23.4% logic, 76.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     1.185      R16C9A.F0 to     R15C12A.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    5.900   (23.4% logic, 76.6% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_0_63"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_64"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[4]

   Delay:               5.586ns  (24.7% logic, 75.3% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.871      R16C9A.F0 to     R16C12B.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    5.586   (24.7% logic, 75.3% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_0_65"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_66"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[6]

   Delay:               5.900ns  (23.4% logic, 76.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     1.185      R16C9A.F0 to     R15C12C.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    5.900   (23.4% logic, 76.6% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_0_67"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_68"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Length[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Length[0]

   Delay:               5.868ns  (23.5% logic, 76.5% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.153      R16C9B.F1 to     R15C10A.CE packetiser/rx_packet_4_sqmuxa (to ipClk_c)
                  --------
                    5.868   (23.5% logic, 76.5% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_0_69"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_70"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Length[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Length[2]

   Delay:               5.868ns  (23.5% logic, 76.5% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.153      R16C9B.F1 to     R15C10C.CE packetiser/rx_packet_4_sqmuxa (to ipClk_c)
                  --------
                    5.868   (23.5% logic, 76.5% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_0_71"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_72"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[0]

   Delay:               5.085ns  (27.1% logic, 72.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.700     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.260     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     0.917     R16C10C.F0 to     R16C11A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    5.085   (27.1% logic, 72.9% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_0_73"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_74"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[2]

   Delay:               5.399ns  (25.5% logic, 74.5% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.700     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.260     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     1.231     R16C10C.F0 to     R17C11A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    5.399   (25.5% logic, 74.5% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_0_75"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_76"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[4]

   Delay:               6.018ns  (22.9% logic, 77.1% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.700     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.260     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     1.850     R16C10C.F0 to     R16C10A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    6.018   (22.9% logic, 77.1% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_0_77"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_78"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[6]

   Delay:               6.018ns  (22.9% logic, 77.1% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.700     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.260     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     1.850     R16C10C.F0 to     R16C10B.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    6.018   (22.9% logic, 77.1% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_0_79"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_80"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[0]

   Delay:               4.149ns  (26.9% logic, 73.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     0.941     R16C10D.F0 to     R17C11C.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    4.149   (26.9% logic, 73.1% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_81"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_82"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[2]

   Delay:               4.389ns  (25.5% logic, 74.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     1.181     R16C10D.F0 to     R17C10C.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    4.389   (25.5% logic, 74.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_83"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_84"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[4]

   Delay:               4.389ns  (25.5% logic, 74.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     1.181     R16C10D.F0 to     R17C10B.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    4.389   (25.5% logic, 74.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_85"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_86"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[6]

   Delay:               4.389ns  (25.5% logic, 74.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     1.181     R16C10D.F0 to     R17C10A.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    4.389   (25.5% logic, 74.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_87"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_88"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[1]  (to ipClk_c +)
                   FF                        packetiser/data_cache[0]

   Delay:               6.131ns  (18.2% logic, 81.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     1.537     R16C16D.F1 to     R16C15A.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    6.131   (18.2% logic, 81.8% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_89"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_90"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[3]  (to ipClk_c +)
                   FF                        packetiser/data_cache[2]

   Delay:               5.512ns  (20.3% logic, 79.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.918     R16C16D.F1 to     R15C16B.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    5.512   (20.3% logic, 79.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_91"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_92"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[5]  (to ipClk_c +)
                   FF                        packetiser/data_cache[4]

   Delay:               5.826ns  (19.2% logic, 80.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     1.232     R16C16D.F1 to     R15C15B.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    5.826   (19.2% logic, 80.8% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_93"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_94"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[7]  (to ipClk_c +)
                   FF                        packetiser/data_cache[6]

   Delay:               5.826ns  (19.2% logic, 80.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     1.232     R16C16D.F1 to     R15C14C.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    5.826   (19.2% logic, 80.8% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_95"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxSend" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxSend  (to ipClk_c +)

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to     R15C18B.CE ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_96"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[0]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[0]  (to ipClk_c +)

   Delay:               5.703ns  (19.6% logic, 80.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.135     R15C17D.F0 to     R16C15B.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.703   (19.6% logic, 80.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[0]  (to ipClk_c +)

   Delay:               5.340ns  (20.9% logic, 79.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.351       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     0.871     R15C16D.F0 to    R16C15B.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    5.340   (20.9% logic, 79.1% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_97"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[1]  (to ipClk_c +)

   Delay:               5.703ns  (19.6% logic, 80.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.135     R15C17D.F0 to     R16C15C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.703   (19.6% logic, 80.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_98"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[2]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[2]  (to ipClk_c +)

   Delay:               5.959ns  (18.8% logic, 81.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.351       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     1.490     R15C16D.F0 to    R15C16C.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    5.959   (18.8% logic, 81.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[2]  (to ipClk_c +)

   Delay:               5.758ns  (19.4% logic, 80.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.190     R15C17D.F0 to     R15C16C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.758   (19.4% logic, 80.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_99"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[3]  (to ipClk_c +)

   Delay:               5.749ns  (19.4% logic, 80.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.181     R15C17D.F0 to     R16C16A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.749   (19.4% logic, 80.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_100"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[4]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[4]  (to ipClk_c +)

   Delay:               5.654ns  (19.8% logic, 80.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.351       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     1.185     R15C16D.F0 to    R15C15A.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    5.654   (19.8% logic, 80.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[4]  (to ipClk_c +)

   Delay:               5.767ns  (19.4% logic, 80.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.199     R15C17D.F0 to     R15C15A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.767   (19.4% logic, 80.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_101"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[5]  (to ipClk_c +)

   Delay:               5.767ns  (19.4% logic, 80.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.199     R15C17D.F0 to     R15C15C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.767   (19.4% logic, 80.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_102"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[6]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[6]  (to ipClk_c +)

   Delay:               6.072ns  (18.4% logic, 81.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.504     R15C17D.F0 to     R15C14A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    6.072   (18.4% logic, 81.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[6]  (to ipClk_c +)

   Delay:               5.645ns  (19.8% logic, 80.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.351       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     1.176     R15C16D.F0 to    R15C14A.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    5.645   (19.8% logic, 80.2% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_103"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[7]  (to ipClk_c +)

   Delay:               6.072ns  (18.4% logic, 81.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.504     R15C17D.F0 to     R15C14B.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    6.072   (18.4% logic, 81.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_104"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_105"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_106"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_107"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_108"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_109"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_110"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_111"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_112"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_113"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_114"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_115"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_116"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_117"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_118"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_119"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_120"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_121"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_122"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_123"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_124"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_125"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_126"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_127"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_128"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_129"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_130"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_131"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_132"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_133"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_134"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_135"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_136"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_137"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_138"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_139"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_140"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_141"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_142"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_143"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_144"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_145"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_146"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_147"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_148"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_149"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_150"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_151"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_152"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_153"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_154"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_155"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_156"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_157"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_158"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_159"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rst" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        control/rst  (to ipClk_c +)

   Delay:               4.391ns  (25.5% logic, 74.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.273       19.PADDI to     R25C19B.B0 ipnReset_c
CTOF_DEL    ---     0.260     R25C19B.B0 to     R25C19B.F0 SLICE_53
ROUTE         1     0.000     R25C19B.F0 to    R25C19B.DI0 ipnReset_c_i (to ipClk_c)
                  --------
                    4.391   (25.5% logic, 74.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_160"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_161"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_162"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_163"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_164"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_165"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_166"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_167"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_168"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_169"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_170"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_171"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_172"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_173"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_174"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_175"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_176"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_177"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_178"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_179"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_180"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_181"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_182"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_183"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_184"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_185"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_186"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_187"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_188"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_189"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_190"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_191"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_192"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_193"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_194"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_195"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_196"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_197"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_198"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_199"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_200"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_201"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_202"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_203"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_204"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_205"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_206"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_207"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_208"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_209"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_210"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_211"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_212"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_213"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_214"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_215"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_216"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_217"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_218"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_219"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_220"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_221"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_222"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_223"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_224"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_225"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_226"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_227"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_228"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_229"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_230"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_231"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_232"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_233"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_234"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_235"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_236"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_237"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_238"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_239"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_240"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_241"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_242"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_243"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_244"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_245"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_246"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_247"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_248"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_249"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_250"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_251"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_252"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_253"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_254"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_255"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_256"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_257"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_258"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_259"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_260"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_261"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_262"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_263"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_264"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_265"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_266"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_267"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_268"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_269"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_270"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_271"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_272"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_273"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_274"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_275"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_276"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_277"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_278"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_279"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_280"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_281"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_282"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_283"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_284"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_285"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_286"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_287"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_rxio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        packetiser_UART_Inst_rxio  (to ipClk_c +)

   Delay:               0.858ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1     0.000      110.PADDI to    IOL_T28A.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    0.858   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_288"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_289"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_290"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_291"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_292"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_293"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_294"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_295"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_296"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_297"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_298"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_299"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_300"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_301"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_302"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_303"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_304"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_305"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_306"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_307"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_308"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_309"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_310"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_311"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_312"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_313"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_314"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_315"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_316"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_317"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_318"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_319"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_320"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_321"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_322"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_323"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_324"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_325"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_326"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_327"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_328"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_329"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_330"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_331"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_332"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_333"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_334"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_335"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_336"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_337"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_338"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_339"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_340"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_341"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_342"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_343"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_344"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_345"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_346"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_347"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_348"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_349"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_350"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_351"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_352"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_353"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_354"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_355"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_356"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_357"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_358"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_359"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_360"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_361"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_362"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_363"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_364"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_365"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_366"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_367"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_368"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_369"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_370"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_371"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_372"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_373"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_374"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_375"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_376"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_377"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_378"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_379"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_380"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_381"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_382"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_383"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_384"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_385"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_386"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_387"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_388"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_389"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_390"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_391"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_392"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_393"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_394"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_395"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_396"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_397"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_398"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_399"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_400"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_401"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_402"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_403"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_404"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_405"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_406"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_407"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_408"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_409"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_410"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_411"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_412"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_413"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_414"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_415"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_416"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_417"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_418"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_419"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_420"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_421"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_422"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_423"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_424"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_425"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_426"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_427"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_428"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_429"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_430"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_431"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_432"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_433"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_434"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_435"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_436"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_437"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_438"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_439"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_440"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_441"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_442"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_443"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_444"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_445"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rst" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_446"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_447"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_448"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_449"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_450"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_451"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_452"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_453"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_454"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_455"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_456"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_457"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_458"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_459"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_460"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_461"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_462"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_463"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_464"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_465"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_466"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_467"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_468"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_469"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_470"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_471"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_472"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_473"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_474"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_475"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_476"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_477"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_478"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_479"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_480"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_481"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_482"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_483"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_484"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_485"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_486"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_487"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_488"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_489"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_490"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_491"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_492"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_493"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_494"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_495"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_496"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_497"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_498"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_499"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_500"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_501"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_502"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_503"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_504"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_505"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_506"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_507"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_508"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_509"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_510"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_511"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_512"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_513"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_514"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_515"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_516"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_517"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_518"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_519"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_520"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_521"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_522"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_523"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_524"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_525"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_526"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_527"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_528"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_529"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_530"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_531"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_532"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_533"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_534"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_535"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_536"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_537"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_538"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_539"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_540"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_541"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_542"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_543"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_544"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_545"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_546"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_547"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_548"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_549"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_550"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_551"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_552"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_553"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_554"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_555"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_556"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_557"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_558"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_559"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_560"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_561"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_562"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_563"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_564"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_565"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_566"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_567"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_568"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_569"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_570"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_571"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_572"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_573"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_574"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_575"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_576"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_577"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_578"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_579"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_580"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_581"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_582"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_583"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_584"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_585"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_586"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_587"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_588"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_589"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_590"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_591"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_592"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_593"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_594"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_595"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_596"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_597"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_598"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_599"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_600"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_601"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_602"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_603"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_604"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_605"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_606"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_607"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_608"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_609"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_610"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_611"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_612"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_613"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_614"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_615"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_616"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_617"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_618"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_619"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_620"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_621"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_622"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_623"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_624"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_625"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_626"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_627"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_628"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_629"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_630"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_631"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_632"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_633"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_634"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_635"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_636"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_637"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_638"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_639"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_640"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_641"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_642"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_643"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_644"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_645"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_646"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_647"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_648"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_649"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_650"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_651"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_652"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_653"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_654"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_655"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_656"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_657"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_658"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_659"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_660"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_661"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_662"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_663"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_664"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_665"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_666"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_667"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_668"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_669"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_670"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_671"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_672"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_673"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_674"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_675"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_676"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_677"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_678"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_679"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_680"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_681"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_682"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_683"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_684"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_685"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_686"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_687"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_688"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_689"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_690"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_691"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_692"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_693"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_694"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_695"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_696"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_697"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_698"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_699"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_700"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_701"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_702"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_703"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_704"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_705"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_706"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_707"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_708"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_709"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_710"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_711"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_712"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_713"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_714"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_715"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_716"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_717"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_718"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_719"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_720"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_721"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_722"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_723"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_724"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_725"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_726"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_727"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_728"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_729"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_730"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_731"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rst" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_732"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_733"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_734"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_735"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_736"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_737"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_738"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_739"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_740"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_741"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_742"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_743"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_744"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_745"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_746"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_747"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_748"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_749"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_750"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_751"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_752"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_753"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_754"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_755"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_756"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_757"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_758"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_759"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_760"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_761"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_762"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_763"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_764"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_765"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_766"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_767"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_768"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_769"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_770"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_771"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_772"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_773"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_774"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_775"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_776"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_777"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_778"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_779"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_780"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_781"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_782"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_783"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_784"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_785"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_786"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_787"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_788"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_789"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_790"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_791"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_792"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_793"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_794"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_795"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_796"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_797"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_798"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_799"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_800"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_801"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_802"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_803"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_804"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_805"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_806"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_807"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_808"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_809"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_810"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_811"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_812"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_813"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_814"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_815"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_816"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_817"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_818"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_819"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_820"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_821"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_822"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_823"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_824"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_825"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_826"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_827"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_828"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_829"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_830"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipButtons[3]
   Destination:    FF         Data in        register/opRdData[3]  (to ipClk_c +)

   Delay:               2.529ns  (44.2% logic, 55.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         50.PAD to       50.PADDI ipButtons[3]
ROUTE         1     1.411       50.PADDI to     R21C15C.B1 ipButtons_c[3]
CTOF_DEL    ---     0.260     R21C15C.B1 to     R21C15C.F1 register/SLICE_88
ROUTE         1     0.000     R21C15C.F1 to    R21C15C.DI1 register/N_91 (to ipClk_c)
                  --------
                    2.529   (44.2% logic, 55.8% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_831"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_832"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_833"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_834"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_835"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_836"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_837"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_838"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_839"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_840"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_841"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_842"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_843"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_844"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_845"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_846"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_847"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_848"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_849"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_850"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_851"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_852"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_853"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_854"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_855"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_856"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_857"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_858"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_859"></A>Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_860"></A>Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_861"></A>Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opUART_Tx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser_UART_Inst_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opUART_Tx

   Delay:               2.566ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.603   IOL_T28B.CLK to IOL_T28B.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1     0.000 IOL_T28B.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.963      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    2.566   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_862"></A>Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_863"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_864"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_865"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_866"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_867"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_868"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_869"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_870"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_871"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_872"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_873"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_874"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_875"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_876"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_877"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_878"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_879"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_880"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_881"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_882"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_883"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_884"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_885"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_886"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_887"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_888"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_889"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_890"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_891"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_892"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_893"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_894"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_895"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_896"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_897"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_898"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_899"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_900"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_901"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_902"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_903"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_904"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_905"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_906"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_907"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_908"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_909"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_910"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_911"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_912"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_913"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_914"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_915"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_916"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_917"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_918"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_919"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_920"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_921"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_922"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_923"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_924"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_925"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_926"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_927"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_928"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_929"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_930"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_931"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_932"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_933"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_934"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_935"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_936"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_937"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_938"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_939"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_940"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_941"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_942"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_943"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_944"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_945"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_946"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_947"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_948"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_949"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_950"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_951"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_952"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_953"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_954"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_955"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_956"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_957"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_958"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_959"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_960"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_961"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_962"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_963"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_964"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_965"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_966"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_967"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_968"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_969"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_970"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_971"></A>Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_972"></A>Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_973"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_974"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_975"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_976"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_977"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_978"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_979"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_980"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_981"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_982"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_983"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_984"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_985"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_986"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_987"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_988"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_989"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_990"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_991"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_992"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_993"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_994"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_995"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_996"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_997"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_998"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_999"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1000"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1001"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1002"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1003"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1004"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1005"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1006"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1007"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1008"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1009"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1010"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1011"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1012"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1013"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1014"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1015"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1016"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1017"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1018"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1019"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1020"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1021"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1022"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1023"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1024"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1025"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1026"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1027"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1028"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1029"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1030"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1031"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1032"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1033"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1034"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1035"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1036"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1037"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1038"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1039"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1040"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1041"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1042"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1043"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1044"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1045"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1046"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1047"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1048"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1049"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1050"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1051"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1052"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1053"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1054"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1055"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1056"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1057"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1058"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1059"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1060"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1061"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1062"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1063"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1064"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1065"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1066"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1067"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1068"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1069"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1070"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1071"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1072"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1073"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1074"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1075"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1076"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1077"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1078"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1079"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1080"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1081"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1082"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1083"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1084"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1085"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1086"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1087"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1088"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1089"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1090"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1091"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1092"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1093"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1094"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1095"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1096"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1097"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1098"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1099"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1100"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1101"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1102"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1103"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1104"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1105"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1106"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1107"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1108"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1109"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1110"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1111"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1112"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1113"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1114"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1115"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1116"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1117"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1118"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1119"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1120"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1121"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1122"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1123"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1124"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1125"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1126"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1127"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1128"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1129"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1130"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1131"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1132"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1133"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1134"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1135"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1136"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1137"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1138"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1139"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1140"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1141"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1142"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1143"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1144"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1145"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1146"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1147"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1148"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1149"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1150"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1151"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1152"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1153"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1154"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1155"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1156"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1157"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1158"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1159"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1160"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1161"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1162"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1163"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1164"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1165"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1166"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1167"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1168"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1169"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1170"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1171"></A>Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1172"></A>Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1173"></A>Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1174"></A>Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1175"></A>Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1176"></A>Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1177"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1178"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1179"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1180"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1181"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1182"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1183"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1184"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1185"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1186"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1187"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1188"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1189"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1190"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1191"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1192"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1193"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1194"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1195"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1196"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1197"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1198"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1199"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1200"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1201"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1202"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1203"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1204"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1205"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1206"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1207"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1208"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1209"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1210"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1211"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1212"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1213"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1214"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1215"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1216"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1217"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1218"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1219"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1220"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1221"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1222"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1223"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1224"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1225"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1226"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1227"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1228"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1229"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1230"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1231"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1232"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1233"></A>Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1234"></A>Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1235"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1236"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1237"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1238"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1239"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1240"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1241"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1242"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1243"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1244"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1245"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1246"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1247"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1248"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1249"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1250"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1251"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1252"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1253"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1254"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1255"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1256"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1257"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1258"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1259"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1260"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1261"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1262"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1263"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1264"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1265"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1266"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1267"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1268"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1269"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1270"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1271"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1272"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1273"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1274"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1275"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1276"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1277"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1278"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1279"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1280"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1281"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1282"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1283"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1284"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1285"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1286"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1287"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1288"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1289"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1290"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1291"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1292"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1293"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1294"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1295"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1296"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1297"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1298"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1299"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1300"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1301"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1302"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1303"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1304"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1305"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1306"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1307"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1308"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1309"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1310"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1311"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1312"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1313"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1314"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1315"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1316"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1317"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1318"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1319"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1320"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1321"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1322"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1323"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1324"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1325"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1326"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1327"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1328"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1329"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1330"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1331"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1332"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1333"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1334"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1335"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1336"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1337"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1338"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1339"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1340"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1341"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1342"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1343"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1344"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1345"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1346"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1347"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1348"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1349"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1350"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1351"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1352"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1353"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1354"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1355"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1356"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1357"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1358"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1359"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1360"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1361"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1362"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1363"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1364"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1365"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1366"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opLED[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register/opWrRegisters.LEDs[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[7]

   Delay:               3.623ns  (43.9% logic, 56.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R19C9B.CLK to      R19C9B.Q1 register/SLICE_111 (from ipClk_c)
ROUTE         2     2.033      R19C9B.Q1 to       37.PADDO opLED_c[7]
DOPAD_DEL   ---     1.207       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.623   (43.9% logic, 56.1% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_1367"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1368"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1369"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1370"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1371"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1372"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1373"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1374"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1375"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1376"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1377"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1378"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1379"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1380"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1381"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1382"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1383"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1384"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1385"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1386"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1387"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1388"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1389"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1390"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1391"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1392"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1393"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1394"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1395"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1396"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1397"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1398"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1399"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1400"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1401"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1402"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1403"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1404"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1405"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1406"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1407"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1408"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1409"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1410"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1411"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1412"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1413"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1414"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1415"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1416"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1417"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1418"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1419"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1420"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1421"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1422"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1423"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1424"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1425"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1426"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1427"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1428"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1429"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1430"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  110.023 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 165
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6292 paths, 1 nets, and 1627 connections (99.39% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu May 12 09:05:04 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_rxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_4' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_5' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[2]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_6' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_7' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[4]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_8' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_9' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[6]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_10' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_11' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[8]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_12' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_13' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[10]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_14' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_15' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[12]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_16' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_17' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[14]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_18' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_19' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[16]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_20' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_21' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[18]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_22' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_23' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[20]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_24' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_25' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[22]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_26' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_27' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[24]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_28' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_29' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[26]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_30' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_31' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[28]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_32' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_33' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[30]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_34' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[31]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_35' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_state[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_36' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_37' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_38' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[0]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_39' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_40' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[2]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_41' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_42' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[4]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_43' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_44' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[6]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_45' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[7]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_46' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_state[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_47' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_48' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_49' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[0]" (0 errors)</A></LI>            3 items scored.

<LI><A href='#par_twr_pref_1_50' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[1]" (0 errors)</A></LI>            6 items scored.

<LI><A href='#par_twr_pref_1_51' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[2]" (0 errors)</A></LI>            10 items scored.

<LI><A href='#par_twr_pref_1_52' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[3]" (0 errors)</A></LI>            12 items scored.

<LI><A href='#par_twr_pref_1_53' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[4]" (0 errors)</A></LI>            16 items scored.

<LI><A href='#par_twr_pref_1_54' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[5]" (0 errors)</A></LI>            18 items scored.

<LI><A href='#par_twr_pref_1_55' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[6]" (0 errors)</A></LI>            22 items scored.

<LI><A href='#par_twr_pref_1_56' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[7]" (0 errors)</A></LI>            25 items scored.

<LI><A href='#par_twr_pref_1_57' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opTxReady" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_58' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Valid" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_59' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_60' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_61' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_62' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_63' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_64' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_65' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_66' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_67' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_68' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_69' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_70' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_71' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_72' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_73' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_74' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_75' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_76' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_77' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_78' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_79' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_80' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_81' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_82' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_83' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_84' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_85' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_86' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_87' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_88' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_89' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_90' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_91' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_92' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_93' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_94' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_95' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxSend" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_96' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[0]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_97' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_98' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[2]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_99' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_100' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[4]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_101' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_102' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[6]" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_103' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_104' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_105' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_106' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_107' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_108' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_109' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_110' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_111' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_112' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_113' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_114' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_115' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_116' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_117' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_118' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_119' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_120' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_121' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_122' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_123' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_124' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_125' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_126' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_127' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_128' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_129' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_130' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_131' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_132' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_133' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_134' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_135' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_136' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_137' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_138' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_139' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_140' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_141' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_142' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_143' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_144' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_145' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_146' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_147' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_148' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_149' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_150' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_151' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_152' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_153' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_154' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_155' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_156' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_157' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_158' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_159' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rst" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_160' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_161' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_162' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_163' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_164' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_165' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_166' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_167' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_168' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_169' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_170' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_171' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_172' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_173' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_174' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_175' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_176' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_177' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_178' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_179' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_180' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_181' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_182' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_183' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_184' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_185' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_186' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_187' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_188' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_189' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_190' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_191' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_192' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_193' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_194' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_195' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_196' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_197' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_198' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_199' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_200' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_201' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_202' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_203' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_204' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_205' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_206' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_207' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_208' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_209' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_210' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_211' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_212' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_213' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_214' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_215' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_216' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_217' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_218' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_219' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_220' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_221' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_222' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_223' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_224' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_225' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_226' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_227' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_228' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_229' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_230' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_231' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_232' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_233' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_234' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_235' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_236' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_237' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_238' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_239' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_240' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_241' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_242' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_243' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_244' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_245' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_246' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_247' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_248' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_249' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_250' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_251' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_252' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_253' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_254' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_255' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_256' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_257' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_258' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_259' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_260' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_261' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_262' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_263' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_264' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_265' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_266' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_267' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_268' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_269' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_270' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_271' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_272' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_273' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_274' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_275' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_276' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_277' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_278' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_279' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_280' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_281' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_282' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_283' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_284' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_285' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_286' Target='right'>BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_287' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_rxio" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_288' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_289' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_290' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_291' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_292' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_293' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_294' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_295' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_296' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_297' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_298' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_299' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_300' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_301' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_302' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_303' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_304' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_305' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_306' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_307' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_308' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_309' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_310' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_311' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_312' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_313' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_314' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_315' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_316' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_317' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_318' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_319' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_320' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_321' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_322' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_323' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_324' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_325' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_326' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_327' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_328' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_329' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_330' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_331' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_332' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_333' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_334' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_335' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_336' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_337' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_338' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_339' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_340' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_341' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_342' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_343' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opTxReady" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_344' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_345' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_346' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_347' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_348' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_349' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_350' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_351' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_352' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_353' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_354' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_355' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_356' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_357' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_358' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_359' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_360' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_361' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_362' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_363' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_364' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_365' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_366' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_367' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_368' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_369' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_370' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_371' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_372' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_373' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_374' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_375' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_376' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_377' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_378' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_379' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_380' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_381' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxSend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_382' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_383' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_384' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_385' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_386' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_387' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_388' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_389' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_390' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_391' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_392' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_393' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_394' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_395' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_396' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_397' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_398' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_399' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_400' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_401' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_402' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_403' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_404' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_405' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_406' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_407' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_408' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_409' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_410' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_411' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_412' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_413' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_414' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_415' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_416' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_417' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_418' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_419' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_420' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_421' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_422' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_423' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_424' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_425' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_426' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_427' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_428' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_429' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_430' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_431' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_432' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_433' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_434' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_435' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_436' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_437' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_438' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_439' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_440' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_441' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_442' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_443' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_444' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_445' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rst" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_446' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_447' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_448' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_449' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_450' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_451' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_452' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_453' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_454' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_455' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_456' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_457' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_458' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_459' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_460' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_461' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_462' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_463' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_464' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_465' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_466' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_467' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_468' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_469' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_470' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_471' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_472' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_473' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_474' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_475' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_476' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_477' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_478' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_479' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_480' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_481' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_482' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_483' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_484' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_485' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_486' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_487' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_488' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_489' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_490' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_491' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_492' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_493' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_494' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_495' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_496' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_497' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_498' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_499' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_500' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_501' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_502' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_503' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_504' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_505' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_506' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_507' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_508' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_509' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_510' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_511' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_512' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_513' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_514' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_515' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_516' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_517' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_518' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_519' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_520' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_521' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_522' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_523' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_524' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_525' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_526' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_527' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_528' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_529' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_530' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_531' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_532' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_533' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_534' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_535' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_536' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_537' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_538' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_539' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_540' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_541' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_542' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_543' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_544' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_545' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_546' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_547' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_548' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_549' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_550' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_551' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_552' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_553' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_554' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_555' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_556' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_557' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_558' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_559' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_560' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_561' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_562' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_563' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_564' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_565' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_566' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_567' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_568' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_569' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_570' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_571' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_572' Target='right'>BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_573' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_rxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_574' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_opTxio" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_575' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_576' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_577' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_578' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_579' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_580' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_581' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_582' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_583' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_584' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_585' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_586' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_587' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_588' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_589' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_590' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_591' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_592' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_593' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_594' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_595' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_596' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_597' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_598' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_599' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_600' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_601' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_602' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_603' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_604' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_605' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_606' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_607' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_608' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_609' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_610' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_611' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_612' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_613' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_614' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_615' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_616' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_617' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_618' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_619' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_620' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_621' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_622' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_623' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_624' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_625' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_626' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_627' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_628' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_629' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opTxReady" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_630' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_631' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_632' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_633' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_634' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_635' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_636' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_637' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_638' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_639' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_640' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_641' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_642' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_643' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_644' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_645' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_646' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_647' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_648' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_649' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_650' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_651' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_652' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_653' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_654' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_655' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_656' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_657' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_658' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_659' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_660' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_661' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_662' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_663' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_664' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_665' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_666' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_667' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxSend" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_668' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_669' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_670' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_671' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_672' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_673' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_674' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_675' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_676' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_677' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_678' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_679' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_680' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_681' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_682' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_683' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_684' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_685' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_686' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_687' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_688' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_689' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_690' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_691' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_692' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_693' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_694' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_695' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_696' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opTxBusy" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_697' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxValid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_698' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_699' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_700' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_701' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_702' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_703' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_704' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_705' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_706' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_707' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_708' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_709' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_710' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_711' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_712' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_713' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_714' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_715' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_716' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_717' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_718' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_719' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_720' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_721' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_722' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_723' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_724' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_725' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_726' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_727' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_728' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_729' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_730' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_731' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rst" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_732' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_733' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_734' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_735' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_736' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_737' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_738' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_739' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_740' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_741' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_742' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_743' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_744' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_745' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_746' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_747' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_748' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_749' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_750' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_751' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_752' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_753' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_754' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_755' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_756' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_757' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_758' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_759' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_760' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrEnable" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_761' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_762' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_763' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_764' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_765' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_766' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_767' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_768' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_769' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_770' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_771' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_772' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_773' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_774' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_775' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_776' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_777' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_778' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_779' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_780' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_781' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_782' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_783' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_784' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_785' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_786' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_787' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_788' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_789' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_790' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_791' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_792' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_793' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Valid" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_794' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.SoP" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_795' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_796' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_797' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_798' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_799' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_800' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_801' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_802' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_803' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_804' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_805' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_806' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_807' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_808' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_809' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_810' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_811' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_812' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_813' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_814' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_815' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_816' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_817' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_818' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_819' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_820' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_821' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_822' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_823' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_824' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_825' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_826' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_827' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_828' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_829' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_830' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_831' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_832' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_833' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_834' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_835' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[8]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_836' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[9]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_837' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[10]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_838' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[11]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_839' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[12]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_840' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[13]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_841' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[14]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_842' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[15]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_843' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[16]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_844' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[17]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_845' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[18]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_846' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[19]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_847' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[20]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_848' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[21]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_849' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[22]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_850' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[23]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_851' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[24]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_852' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[25]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_853' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[26]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_854' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[27]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_855' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[28]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_856' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[29]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_857' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[30]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_858' Target='right'>BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[31]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_859' Target='right'>BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_860' Target='right'>BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_861' Target='right'>BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opUART_Tx" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_862' Target='right'>BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_863' Target='right'>BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_864' Target='right'>BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_865' Target='right'>BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_866' Target='right'>BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_867' Target='right'>BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_868' Target='right'>BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_869' Target='right'>BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_870' Target='right'>BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_871' Target='right'>BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_872' Target='right'>BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_873' Target='right'>BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_874' Target='right'>BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_875' Target='right'>BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_876' Target='right'>BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_877' Target='right'>BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_878' Target='right'>BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_879' Target='right'>BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_880' Target='right'>BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_881' Target='right'>BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_882' Target='right'>BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_883' Target='right'>BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_884' Target='right'>BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_885' Target='right'>BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_886' Target='right'>BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_887' Target='right'>BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_888' Target='right'>BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_889' Target='right'>BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_890' Target='right'>BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_891' Target='right'>BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_892' Target='right'>BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_893' Target='right'>BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_894' Target='right'>BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_895' Target='right'>BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_896' Target='right'>BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_897' Target='right'>BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_898' Target='right'>BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_899' Target='right'>BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_900' Target='right'>BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_901' Target='right'>BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_902' Target='right'>BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_903' Target='right'>BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_904' Target='right'>BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_905' Target='right'>BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_906' Target='right'>BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_907' Target='right'>BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_908' Target='right'>BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_909' Target='right'>BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_910' Target='right'>BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_911' Target='right'>BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_912' Target='right'>BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_913' Target='right'>BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_914' Target='right'>BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_915' Target='right'>BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_916' Target='right'>BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_917' Target='right'>BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_918' Target='right'>BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_919' Target='right'>BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_920' Target='right'>BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_921' Target='right'>BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_922' Target='right'>BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_923' Target='right'>BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_924' Target='right'>BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_925' Target='right'>BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_926' Target='right'>BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_927' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_928' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_929' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_930' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_931' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_932' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_933' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_934' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_935' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_936' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_937' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_938' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_939' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_940' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_941' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_942' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_943' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_944' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_945' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_946' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_947' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_948' Target='right'>BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_949' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_950' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_951' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_952' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_953' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_954' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_955' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_956' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_957' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_958' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_959' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_960' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_961' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_962' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_963' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_964' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_965' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_966' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_967' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_968' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_969' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_970' Target='right'>BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_971' Target='right'>BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_972' Target='right'>BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_973' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_974' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_975' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_976' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_977' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_978' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_979' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_980' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_981' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_982' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_983' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_984' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_985' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_986' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_987' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_988' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_989' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_990' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_991' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_992' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_993' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_994' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_995' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_996' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_997' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_998' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_999' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1000' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1001' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1002' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1003' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1004' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1005' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1006' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1007' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1008' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1009' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1010' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1011' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1012' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1013' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1014' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1015' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1016' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1017' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1018' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1019' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1020' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1021' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1022' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1023' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1024' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1025' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1026' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1027' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1028' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1029' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1030' Target='right'>BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1031' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1032' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1033' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1034' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1035' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1036' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1037' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1038' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1039' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1040' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1041' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1042' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1043' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1044' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1045' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1046' Target='right'>BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1047' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1048' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1049' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1050' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1051' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1052' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1053' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1054' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1055' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1056' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1057' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1058' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1059' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1060' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1061' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1062' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1063' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1064' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1065' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1066' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1067' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1068' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1069' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1070' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1071' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1072' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1073' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1074' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1075' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1076' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1077' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1078' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1079' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1080' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1081' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1082' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1083' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1084' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1085' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1086' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1087' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1088' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1089' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1090' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1091' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1092' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1093' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1094' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1095' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1096' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1097' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1098' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1099' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1100' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1101' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1102' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1103' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1104' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1105' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1106' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1107' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1108' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1109' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1110' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1111' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1112' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1113' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1114' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1115' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1116' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1117' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1118' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1119' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1120' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1121' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1122' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1123' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1124' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1125' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1126' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1127' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1128' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1129' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1130' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1131' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1132' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1133' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1134' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1135' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1136' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1137' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1138' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1139' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1140' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1141' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1142' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1143' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1144' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1145' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1146' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1147' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1148' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1149' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1150' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1151' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1152' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1153' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1154' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1155' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1156' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1157' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1158' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1159' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1160' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1161' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1162' Target='right'>BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1163' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1164' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1165' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1166' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1167' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1168' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1169' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1170' Target='right'>BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1171' Target='right'>BLOCK PATH FROM CELL "control/state[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1172' Target='right'>BLOCK PATH FROM CELL "control/state[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1173' Target='right'>BLOCK PATH FROM CELL "control/state[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1174' Target='right'>BLOCK PATH FROM CELL "control/state[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1175' Target='right'>BLOCK PATH FROM CELL "control/rst" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1176' Target='right'>BLOCK PATH FROM CELL "control/rst" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1177' Target='right'>BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1178' Target='right'>BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1179' Target='right'>BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1180' Target='right'>BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1181' Target='right'>BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1182' Target='right'>BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1183' Target='right'>BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1184' Target='right'>BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1185' Target='right'>BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1186' Target='right'>BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1187' Target='right'>BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1188' Target='right'>BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1189' Target='right'>BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1190' Target='right'>BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1191' Target='right'>BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1192' Target='right'>BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1193' Target='right'>BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1194' Target='right'>BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1195' Target='right'>BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1196' Target='right'>BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1197' Target='right'>BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1198' Target='right'>BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1199' Target='right'>BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1200' Target='right'>BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1201' Target='right'>BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1202' Target='right'>BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1203' Target='right'>BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1204' Target='right'>BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1205' Target='right'>BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1206' Target='right'>BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1207' Target='right'>BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1208' Target='right'>BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1209' Target='right'>BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1210' Target='right'>BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1211' Target='right'>BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1212' Target='right'>BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1213' Target='right'>BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1214' Target='right'>BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1215' Target='right'>BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1216' Target='right'>BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1217' Target='right'>BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1218' Target='right'>BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1219' Target='right'>BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1220' Target='right'>BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1221' Target='right'>BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1222' Target='right'>BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1223' Target='right'>BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1224' Target='right'>BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1225' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1226' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1227' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1228' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1229' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1230' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1231' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1232' Target='right'>BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1233' Target='right'>BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1234' Target='right'>BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1235' Target='right'>BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1236' Target='right'>BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1237' Target='right'>BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1238' Target='right'>BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1239' Target='right'>BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1240' Target='right'>BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1241' Target='right'>BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1242' Target='right'>BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1243' Target='right'>BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1244' Target='right'>BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1245' Target='right'>BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1246' Target='right'>BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1247' Target='right'>BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1248' Target='right'>BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1249' Target='right'>BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1250' Target='right'>BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1251' Target='right'>BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1252' Target='right'>BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1253' Target='right'>BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1254' Target='right'>BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1255' Target='right'>BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1256' Target='right'>BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1257' Target='right'>BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1258' Target='right'>BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1259' Target='right'>BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1260' Target='right'>BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1261' Target='right'>BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1262' Target='right'>BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1263' Target='right'>BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1264' Target='right'>BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1265' Target='right'>BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1266' Target='right'>BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1267' Target='right'>BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1268' Target='right'>BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1269' Target='right'>BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1270' Target='right'>BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1271' Target='right'>BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1272' Target='right'>BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1273' Target='right'>BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1274' Target='right'>BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1275' Target='right'>BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1276' Target='right'>BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1277' Target='right'>BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1278' Target='right'>BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1279' Target='right'>BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1280' Target='right'>BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1281' Target='right'>BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1282' Target='right'>BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1283' Target='right'>BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1284' Target='right'>BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1285' Target='right'>BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1286' Target='right'>BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1287' Target='right'>BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1288' Target='right'>BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1289' Target='right'>BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1290' Target='right'>BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1291' Target='right'>BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1292' Target='right'>BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1293' Target='right'>BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1294' Target='right'>BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1295' Target='right'>BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1296' Target='right'>BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1297' Target='right'>BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1298' Target='right'>BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1299' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1300' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1301' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1302' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1303' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1304' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1305' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1306' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1307' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1308' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1309' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1310' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1311' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1312' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1313' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1314' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1315' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1316' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1317' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1318' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1319' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1320' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1321' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1322' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1323' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1324' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1325' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1326' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1327' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1328' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1329' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1330' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1331' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1332' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1333' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1334' Target='right'>BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1335' Target='right'>BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1336' Target='right'>BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1337' Target='right'>BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1338' Target='right'>BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1339' Target='right'>BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1340' Target='right'>BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1341' Target='right'>BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1342' Target='right'>BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1343' Target='right'>BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1344' Target='right'>BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1345' Target='right'>BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1346' Target='right'>BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1347' Target='right'>BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1348' Target='right'>BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1349' Target='right'>BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1350' Target='right'>BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1351' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1352' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1353' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1354' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1355' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1356' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1357' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1358' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1359' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1360' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1361' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1362' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1363' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1364' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1365' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1366' Target='right'>BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_1367' Target='right'>BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1368' Target='right'>BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1369' Target='right'>BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1370' Target='right'>BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1371' Target='right'>BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1372' Target='right'>BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1373' Target='right'>BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1374' Target='right'>BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1375' Target='right'>BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1376' Target='right'>BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1377' Target='right'>BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1378' Target='right'>BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1379' Target='right'>BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1380' Target='right'>BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1381' Target='right'>BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1382' Target='right'>BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1383' Target='right'>BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1384' Target='right'>BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1385' Target='right'>BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1386' Target='right'>BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1387' Target='right'>BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1388' Target='right'>BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1389' Target='right'>BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1390' Target='right'>BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1391' Target='right'>BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1392' Target='right'>BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1393' Target='right'>BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1394' Target='right'>BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1395' Target='right'>BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1396' Target='right'>BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1397' Target='right'>BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1398' Target='right'>BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1399' Target='right'>BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1400' Target='right'>BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1401' Target='right'>BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1402' Target='right'>BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1403' Target='right'>BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1404' Target='right'>BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1405' Target='right'>BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1406' Target='right'>BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1407' Target='right'>BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1408' Target='right'>BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1409' Target='right'>BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1410' Target='right'>BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1411' Target='right'>BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1412' Target='right'>BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1413' Target='right'>BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1414' Target='right'>BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1415' Target='right'>BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1416' Target='right'>BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1417' Target='right'>BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1418' Target='right'>BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1419' Target='right'>BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1420' Target='right'>BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1421' Target='right'>BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1422' Target='right'>BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1423' Target='right'>BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1424' Target='right'>BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1425' Target='right'>BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1426' Target='right'>BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1427' Target='right'>BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1428' Target='right'>BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1429' Target='right'>BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opUART_Tx" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_1430' Target='right'>BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[30]  (from ipClk_c +)
   Destination:    FF         Data in        control/opWrData[22]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_65 to control/SLICE_61 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_65 to control/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R18C9B.CLK to      R18C9B.Q0 control/SLICE_65 (from ipClk_c)
ROUTE         1     0.041      R18C9B.Q0 to      R18C9C.M0 control/opWrData[30] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R18C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R18C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[6]  (from ipClk_c +)
   Destination:    FF         Data in        register/opWrRegisters.LEDs[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_106 to register/SLICE_111 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_106 to register/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R19C9C.CLK to      R19C9C.Q0 control/SLICE_106 (from ipClk_c)
ROUTE         1     0.041      R19C9C.Q0 to      R19C9B.M0 crWrData[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to register/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R19C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register/opRdData[23]  (from ipClk_c +)
   Destination:    FF         Data in        control/rd_data[23]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay register/SLICE_98 to control/SLICE_74 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path register/SLICE_98 to control/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C14B.CLK to     R21C14B.Q1 register/SLICE_98 (from ipClk_c)
ROUTE         1     0.041     R21C14B.Q1 to     R21C14C.M1 crRdData[23] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to register/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R21C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R21C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[4]  (from ipClk_c +)
   Destination:    FF         Data in        register/opWrRegisters.LEDs[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_105 to register/SLICE_110 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_105 to register/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R21C9B.CLK to      R21C9B.Q0 control/SLICE_105 (from ipClk_c)
ROUTE         1     0.041      R21C9B.Q0 to      R21C9C.M0 crWrData[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R21C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to register/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R21C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[8]  (from ipClk_c +)
   Destination:    FF         Data in        control/opWrData[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_54 to control/SLICE_103 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_54 to control/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C12B.CLK to     R18C12B.Q0 control/SLICE_54 (from ipClk_c)
ROUTE         1     0.041     R18C12B.Q0 to     R18C12C.M0 control/opWrData[8] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R18C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R18C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/opRxStream.Data[0]  (from ipClk_c +)
   Destination:    FF         Data in        control/opWrData[24]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay packetiser/SLICE_112 to control/SLICE_62 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path packetiser/SLICE_112 to control/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C11C.CLK to     R17C11C.Q0 packetiser/SLICE_112 (from ipClk_c)
ROUTE         2     0.041     R17C11C.Q0 to     R17C11B.M0 opRxStream.Data_Q[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R17C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R17C11B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[9]  (from ipClk_c +)
   Destination:    FF         Data in        control/opWrData[1]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_54 to control/SLICE_103 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_54 to control/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C12B.CLK to     R18C12B.Q1 control/SLICE_54 (from ipClk_c)
ROUTE         1     0.041     R18C12B.Q1 to     R18C12C.M1 control/opWrData[9] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R18C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R18C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[5]  (from ipClk_c +)
   Destination:    FF         Data in        register/opWrRegisters.LEDs[5]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_105 to register/SLICE_110 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_105 to register/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R21C9B.CLK to      R21C9B.Q1 control/SLICE_105 (from ipClk_c)
ROUTE         1     0.041      R21C9B.Q1 to      R21C9C.M1 crWrData[5] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R21C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to register/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R21C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[31]  (from ipClk_c +)
   Destination:    FF         Data in        control/opWrData[23]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_65 to control/SLICE_61 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_65 to control/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R18C9B.CLK to      R18C9B.Q1 control/SLICE_65 (from ipClk_c)
ROUTE         1     0.041      R18C9B.Q1 to      R18C9C.M1 control/opWrData[31] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R18C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R18C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register/opRdData[22]  (from ipClk_c +)
   Destination:    FF         Data in        control/rd_data[22]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay register/SLICE_98 to control/SLICE_74 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path register/SLICE_98 to control/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C14B.CLK to     R21C14B.Q0 register/SLICE_98 (from ipClk_c)
ROUTE         1     0.041     R21C14B.Q0 to     R21C14C.M0 crRdData[22] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to register/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R21C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R21C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[0]  (to ipClk_c +)

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R19C11C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[2]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[2]  (to ipClk_c +)
                   FF                        clk_cnt[1]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C11B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[4]  (to ipClk_c +)
                   FF                        clk_cnt[3]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C11C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[6]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[6]  (to ipClk_c +)
                   FF                        clk_cnt[5]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C12A.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_10"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_11"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[8]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[8]  (to ipClk_c +)
                   FF                        clk_cnt[7]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C12B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_12"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_13"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[10]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[10]  (to ipClk_c +)
                   FF                        clk_cnt[9]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C12C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_14"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_15"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[12]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[12]  (to ipClk_c +)
                   FF                        clk_cnt[11]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C13A.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_16"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_17"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[14]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[14]  (to ipClk_c +)
                   FF                        clk_cnt[13]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C13B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_18"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_19"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[16]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[16]  (to ipClk_c +)
                   FF                        clk_cnt[15]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C13C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_20"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_21"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[18]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[18]  (to ipClk_c +)
                   FF                        clk_cnt[17]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C14A.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_22"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_23"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[20]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[20]  (to ipClk_c +)
                   FF                        clk_cnt[19]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C14B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_24"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_25"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[22]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[22]  (to ipClk_c +)
                   FF                        clk_cnt[21]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C14C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_26"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_27"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[24]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[24]  (to ipClk_c +)
                   FF                        clk_cnt[23]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C15A.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_28"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_29"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[26]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[26]  (to ipClk_c +)
                   FF                        clk_cnt[25]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C15B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_30"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_31"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[28]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[28]  (to ipClk_c +)
                   FF                        clk_cnt[27]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C15C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_32"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_33"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[30]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[30]  (to ipClk_c +)
                   FF                        clk_cnt[29]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C16A.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_34"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[31]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[31]  (to ipClk_c +)

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C16B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_35"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_state[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_state[0]  (to ipClk_c +)

   Delay:               1.288ns  (32.3% logic, 67.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.122       19.PADDI to     R15C18C.A0 ipnReset_c
CTOF_DEL    ---     0.085     R15C18C.A0 to     R15C18C.F0 packetiser/SLICE_173
ROUTE         1     0.000     R15C18C.F0 to    R15C18C.DI0 packetiser/tx_state_nss[0] (to ipClk_c)
                  --------
                    1.764   (36.4% logic, 63.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_36"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_packet[0]  (to ipClk_c +)

   Delay:               1.054ns  (39.5% logic, 60.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.846       19.PADDI to     R15C17C.D0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17C.D0 to     R15C17C.F0 packetiser/SLICE_172
ROUTE         1     0.000     R15C17C.F0 to    R15C17C.DI0 packetiser/tx_packet_nss[0] (to ipClk_c)
                  --------
                    1.488   (43.1% logic, 56.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_37"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_packet[1]  (to ipClk_c +)

   Delay:               1.054ns  (39.5% logic, 60.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.846       19.PADDI to     R15C17C.D1 ipnReset_c
CTOF_DEL    ---     0.085     R15C17C.D1 to     R15C17C.F1 packetiser/SLICE_172
ROUTE         1     0.000     R15C17C.F1 to    R15C17C.DI1 packetiser/tx_packet_nss[1] (to ipClk_c)
                  --------
                    1.488   (43.1% logic, 56.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_38"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[0]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[0]  (to ipClk_c +)

   Delay:               1.346ns  (30.9% logic, 69.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.942       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    1.857   (34.6% logic, 65.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[0]  (to ipClk_c +)

   Delay:               1.674ns  (28.4% logic, 71.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.222     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.085     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    2.265   (32.1% logic, 67.9% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_39"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_40"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[2]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[2]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[1]

   Delay:               1.346ns  (30.9% logic, 69.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.942       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    1.857   (34.6% logic, 65.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[2]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[1]

   Delay:               1.674ns  (28.4% logic, 71.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.222     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.085     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    2.265   (32.1% logic, 67.9% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_41"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_42"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[4]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[4]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[3]

   Delay:               1.346ns  (30.9% logic, 69.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.942       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18C.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    1.857   (34.6% logic, 65.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[4]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[3]

   Delay:               1.674ns  (28.4% logic, 71.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.222     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.085     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18C.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    2.265   (32.1% logic, 67.9% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_43"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_44"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[6]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[6]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[5]

   Delay:               1.422ns  (29.3% logic, 70.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.942       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.365     R16C16D.F0 to     R16C19A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    1.949   (32.9% logic, 67.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[6]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[5]

   Delay:               1.750ns  (27.1% logic, 72.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.222     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.085     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.365     R16C16D.F0 to     R16C19A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    2.357   (30.8% logic, 69.2% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_45"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[7]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[7]  (to ipClk_c +)

   Delay:               1.422ns  (29.3% logic, 70.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.942       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.365     R16C16D.F0 to     R16C19B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    1.949   (32.9% logic, 67.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[7]  (to ipClk_c +)

   Delay:               1.750ns  (27.1% logic, 72.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.222     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.085     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.365     R16C16D.F0 to     R16C19B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    2.357   (30.8% logic, 69.2% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_46"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_state[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_state[0]  (to ipClk_c +)

   Delay:               0.995ns  (41.8% logic, 58.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.737       19.PADDI to      R15C8C.A0 ipnReset_c
CTOF_DEL    ---     0.085      R15C8C.A0 to      R15C8C.F0 packetiser/SLICE_171
ROUTE         1     0.000      R15C8C.F0 to     R15C8C.DI0 packetiser/rx_state_nss[0] (to ipClk_c)
                  --------
                    1.379   (46.6% logic, 53.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_47"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_packet[0]  (to ipClk_c +)

   Delay:               0.996ns  (41.8% logic, 58.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.744       19.PADDI to      R15C9C.A0 ipnReset_c
CTOF_DEL    ---     0.085      R15C9C.A0 to      R15C9C.F0 packetiser/SLICE_170
ROUTE         1     0.000      R15C9C.F0 to     R15C9C.DI0 packetiser/N_175s (to ipClk_c)
                  --------
                    1.386   (46.3% logic, 53.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_48"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_packet[1]  (to ipClk_c +)

   Delay:               0.996ns  (41.8% logic, 58.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.744       19.PADDI to      R15C9C.A1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9C.A1 to      R15C9C.F1 packetiser/SLICE_170
ROUTE         1     0.000      R15C9C.F1 to     R15C9C.DI1 packetiser/N_176s (to ipClk_c)
                  --------
                    1.386   (46.3% logic, 53.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_49"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[0]" ;
            3 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               1.111ns  (37.4% logic, 62.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.756       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.085      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.133      R16C9A.F1 to     R16C9C.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    1.531   (41.9% logic, 58.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               1.262ns  (37.6% logic, 62.4% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9C.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9C.A0 to      R16C9C.F0 packetiser/SLICE_169
ROUTE         1     0.000      R16C9C.F0 to     R16C9C.DI0 packetiser/rx_len_8[0] (to ipClk_c)
                  --------
                    1.741   (41.8% logic, 58.2% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               1.507ns  (35.4% logic, 64.6% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.221      R16C9B.F1 to      R16C9C.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C9C.C0 to      R16C9C.F0 packetiser/SLICE_169
ROUTE         1     0.000      R16C9C.F0 to     R16C9C.DI0 packetiser/rx_len_8[0] (to ipClk_c)
                  --------
                    2.048   (39.6% logic, 60.4% route), 4 logic levels.


================================================================================
<A name="par_twr_pref_1_50"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[1]" ;
            6 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               1.509ns  (35.4% logic, 64.6% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF_DEL    ---     0.085      R16C7B.C0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.045   (39.7% logic, 60.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7B.B0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               1.693ns  (39.5% logic, 60.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.091     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.233   (42.3% logic, 57.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               1.717ns  (39.0% logic, 61.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     0.310      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.127      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.091     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.281   (41.4% logic, 58.6% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               1.959ns  (37.2% logic, 62.8% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.228      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     0.310      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.127      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.091     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.583   (39.9% logic, 60.1% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               2.003ns  (29.6% logic, 70.4% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.465      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF_DEL    ---     0.085      R16C7B.C0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.682   (33.4% logic, 66.6% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_51"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[2]" ;
            10 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)
                   FF                        packetiser/rx_len[1]

   Delay:               1.221ns  (34.1% logic, 65.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.756       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.085      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.274      R16C9A.F1 to     R16C7B.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    1.672   (38.4% logic, 61.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.536ns  (36.5% logic, 63.5% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF1_DEL   ---     0.091      R16C7B.C0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.051   (39.9% logic, 60.1% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.538ns  (34.7% logic, 65.3% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
CTOF_DEL    ---     0.085      R16C7B.C1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.106   (38.6% logic, 61.4% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7B.B1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.585ns  (35.4% logic, 64.6% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
CTOF1_DEL   ---     0.091      R16C7B.B0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.106   (38.8% logic, 61.2% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.716ns  (40.3% logic, 59.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.117     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.259   (43.0% logic, 57.0% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.740ns  (39.8% logic, 60.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     0.310      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.127      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.117     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.307   (42.1% logic, 57.9% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.756ns  (33.8% logic, 66.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
CTOF_DEL    ---     0.085      R16C7B.C1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.367   (37.9% logic, 62.1% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.982ns  (37.9% logic, 62.1% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.228      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     0.310      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.127      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.117     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.609   (40.5% logic, 59.5% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               2.030ns  (30.5% logic, 69.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.465      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF1_DEL   ---     0.091      R16C7B.C0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.688   (33.6% logic, 66.4% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_52"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[3]" ;
            12 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.538ns  (34.7% logic, 65.3% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
CTOF_DEL    ---     0.085      R16C7C.C0 to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.106   (38.6% logic, 61.4% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7C.B0 to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.673ns  (40.0% logic, 60.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.239   (42.2% logic, 57.8% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.688ns  (42.2% logic, 57.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.213      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.264   (45.5% logic, 54.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.693ns  (39.5% logic, 60.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7B.B1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.233   (42.3% logic, 57.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.715ns  (40.3% logic, 59.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.024     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.257   (42.9% logic, 57.1% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.737ns  (41.0% logic, 59.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.213      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.319   (44.5% logic, 55.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.739ns  (39.7% logic, 60.3% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     0.310      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.127      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.024     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.305   (42.0% logic, 58.0% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.756ns  (33.8% logic, 66.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
CTOF_DEL    ---     0.085      R16C7C.C0 to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.367   (37.9% logic, 62.1% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.891ns  (38.5% logic, 61.5% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.500   (41.2% logic, 58.8% route), 6 logic levels.


================================================================================
<A name="par_twr_pref_1_53"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[4]" ;
            16 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)
                   FF                        packetiser/rx_len[3]

   Delay:               1.221ns  (34.1% logic, 65.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.756       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.085      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.274      R16C9A.F1 to     R16C7C.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    1.672   (38.4% logic, 61.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7C.B1 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.565ns  (35.8% logic, 64.2% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
CTOF1_DEL   ---     0.091      R16C7C.C0 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.112   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.569ns  (34.0% logic, 66.0% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     0.310      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
CTOF_DEL    ---     0.085      R16C7C.C1 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.136   (38.0% logic, 62.0% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.585ns  (35.4% logic, 64.6% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B0 packetiser/rx_packet_4_sqmuxa
CTOF1_DEL   ---     0.091      R16C7C.B0 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.106   (38.8% logic, 61.2% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.696ns  (40.8% logic, 59.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.117     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.265   (42.9% logic, 57.1% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.711ns  (43.0% logic, 57.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.213      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.117     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.290   (46.2% logic, 53.8% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.716ns  (40.3% logic, 59.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7B.B1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.117     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.259   (43.0% logic, 57.0% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.738ns  (41.1% logic, 58.9% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.024     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.117     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.283   (43.6% logic, 56.4% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.744ns  (34.0% logic, 66.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.142      R16C9B.F1 to      R16C9D.D1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C9D.D1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     0.310      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
CTOF_DEL    ---     0.085      R16C7C.C1 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.364   (37.9% logic, 62.1% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_54"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[5]" ;
            18 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.488ns  (35.9% logic, 64.1% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.214      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
CTOF_DEL    ---     0.085      R16C8A.C0 to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.040   (39.8% logic, 60.2% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C8A.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C8A.B0 to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.693ns  (39.5% logic, 60.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7C.B1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.233   (42.3% logic, 57.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.695ns  (40.8% logic, 59.2% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.263   (42.8% logic, 57.2% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.704ns  (39.3% logic, 60.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     0.310      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.127      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.269   (41.6% logic, 58.4% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.710ns  (43.0% logic, 57.0% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.213      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.288   (46.1% logic, 53.9% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.715ns  (40.3% logic, 59.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7B.B1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.257   (42.9% logic, 57.1% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.717ns  (41.5% logic, 58.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.213      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.325   (44.3% logic, 55.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.732ns  (34.2% logic, 65.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.215      R16C9B.F1 to      R16C9D.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C9D.C0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.214      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
CTOF_DEL    ---     0.085      R16C8A.C0 to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.341   (38.3% logic, 61.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.737ns  (41.0% logic, 59.0% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.024     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.281   (43.5% logic, 56.5% route), 7 logic levels.


================================================================================
<A name="par_twr_pref_1_55"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[6]" ;
            22 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)
                   FF                        packetiser/rx_len[5]

   Delay:               1.221ns  (34.1% logic, 65.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.756       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.085      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.274      R16C9A.F1 to     R16C8A.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    1.672   (38.4% logic, 61.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.515ns  (37.0% logic, 63.0% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.214      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
CTOF1_DEL   ---     0.091      R16C8A.C0 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.046   (40.0% logic, 60.0% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C8A.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C8A.B1 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.582ns  (33.8% logic, 66.2% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R15C8A.B1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C8A.B1 to      R15C8A.F1 packetiser/SLICE_224
ROUTE         1     0.310      R15C8A.F1 to      R16C8A.C1 packetiser/rx_len_8_0[6]
CTOF_DEL    ---     0.085      R16C8A.C1 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.148   (37.8% logic, 62.2% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.585ns  (35.4% logic, 64.6% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C8A.B0 packetiser/rx_packet_4_sqmuxa
CTOF1_DEL   ---     0.091      R16C8A.B0 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.106   (38.8% logic, 61.2% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.716ns  (40.3% logic, 59.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7C.B1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.117     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.259   (43.0% logic, 57.0% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.718ns  (41.6% logic, 58.4% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.117     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.289   (43.5% logic, 56.5% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.727ns  (40.1% logic, 59.9% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     0.310      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.127      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.117     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.295   (42.3% logic, 57.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.733ns  (43.7% logic, 56.3% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.213      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.117     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.314   (46.7% logic, 53.3% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.738ns  (41.1% logic, 58.9% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7B.B1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.117     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.283   (43.6% logic, 56.4% route), 6 logic levels.


================================================================================
<A name="par_twr_pref_1_56"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[7]" ;
            25 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.221ns  (34.1% logic, 65.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.756       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.085      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.274      R16C9A.F1 to     R16C8B.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    1.672   (38.4% logic, 61.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C8B.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C8B.B0 to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.621ns  (32.9% logic, 67.1% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R15C8A.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C8A.B0 to      R15C8A.F0 packetiser/SLICE_224
ROUTE         1     0.349      R15C8A.F0 to      R16C8B.A0 packetiser/rx_len_8_0[7]
CTOF_DEL    ---     0.085      R16C8B.A0 to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.187   (37.1% logic, 62.9% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.667ns  (42.8% logic, 57.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.214      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
C0TOFCO_DE  ---     0.213      R16C8A.C0 to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.259   (45.6% logic, 54.4% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.693ns  (39.5% logic, 60.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C8A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C8A.B1 to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.233   (42.3% logic, 57.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.715ns  (40.3% logic, 59.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7C.B1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.024     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.257   (42.9% logic, 57.1% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.717ns  (41.5% logic, 58.5% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.024     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.287   (43.4% logic, 56.6% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.717ns  (39.0% logic, 61.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R15C8A.B1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C8A.B1 to      R15C8A.F1 packetiser/SLICE_224
ROUTE         1     0.310      R15C8A.F1 to      R16C8A.C1 packetiser/rx_len_8_0[6]
C1TOFCO_DE  ---     0.127      R16C8A.C1 to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.281   (41.4% logic, 58.6% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.726ns  (40.0% logic, 60.0% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     0.310      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.127      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.024     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.293   (42.3% logic, 57.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.732ns  (43.7% logic, 56.3% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.213      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.024     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.312   (46.7% logic, 53.3% route), 7 logic levels.


================================================================================
<A name="par_twr_pref_1_57"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opTxReady" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opTxReady  (to ipClk_c +)

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R16C16C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_58"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Valid" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Valid  (to ipClk_c +)

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to      R16C8C.CE ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_59"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_60"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[0]

   Delay:               1.479ns  (32.1% logic, 67.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.268      R16C9A.F0 to     R16C13C.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    2.010   (36.2% logic, 63.8% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_61"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_62"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[2]

   Delay:               1.556ns  (30.5% logic, 69.5% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.366      R16C9A.F0 to     R15C12A.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    2.108   (34.5% logic, 65.5% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_63"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_64"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[4]

   Delay:               1.479ns  (32.1% logic, 67.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.268      R16C9A.F0 to     R16C12B.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    2.010   (36.2% logic, 63.8% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_65"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_66"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[6]

   Delay:               1.556ns  (30.5% logic, 69.5% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.366      R16C9A.F0 to     R15C12C.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    2.108   (34.5% logic, 65.5% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_67"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_68"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Length[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Length[0]

   Delay:               1.568ns  (30.3% logic, 69.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.372      R16C9B.F1 to     R15C10A.CE packetiser/rx_packet_4_sqmuxa (to ipClk_c)
                  --------
                    2.114   (34.4% logic, 65.6% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_69"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_70"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Length[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Length[2]

   Delay:               1.568ns  (30.3% logic, 69.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.372      R16C9B.F1 to     R15C10C.CE packetiser/rx_packet_4_sqmuxa (to ipClk_c)
                  --------
                    2.114   (34.4% logic, 65.6% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_71"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_72"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[0]

   Delay:               1.345ns  (35.3% logic, 64.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.174     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.085     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     0.283     R16C10C.F0 to     R16C11A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    1.830   (39.7% logic, 60.3% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_73"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_74"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[2]

   Delay:               1.422ns  (33.4% logic, 66.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.174     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.085     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     0.381     R16C10C.F0 to     R17C11A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    1.928   (37.7% logic, 62.3% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_75"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_76"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[4]

   Delay:               1.576ns  (30.1% logic, 69.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.174     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.085     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     0.571     R16C10C.F0 to     R16C10A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    2.118   (34.3% logic, 65.7% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_77"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_78"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[6]

   Delay:               1.576ns  (30.1% logic, 69.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.174     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.085     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     0.571     R16C10C.F0 to     R16C10B.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    2.118   (34.3% logic, 65.7% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_79"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_80"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[0]

   Delay:               1.150ns  (36.2% logic, 63.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     0.282     R16C10D.F0 to     R17C11C.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    1.570   (40.9% logic, 59.1% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_81"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_82"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[2]

   Delay:               1.222ns  (34.0% logic, 66.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     0.374     R16C10D.F0 to     R17C10C.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    1.662   (38.6% logic, 61.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_83"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_84"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[4]

   Delay:               1.222ns  (34.0% logic, 66.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     0.374     R16C10D.F0 to     R17C10B.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    1.662   (38.6% logic, 61.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_85"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_86"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[6]

   Delay:               1.222ns  (34.0% logic, 66.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     0.374     R16C10D.F0 to     R17C10A.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    1.662   (38.6% logic, 61.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_87"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_88"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[1]  (to ipClk_c +)
                   FF                        packetiser/data_cache[0]

   Delay:               1.595ns  (26.1% logic, 73.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.473     R16C16D.F1 to     R16C15A.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.158   (29.7% logic, 70.3% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_89"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_90"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[3]  (to ipClk_c +)
                   FF                        packetiser/data_cache[2]

   Delay:               1.442ns  (28.8% logic, 71.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.284     R16C16D.F1 to     R15C16B.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    1.969   (32.6% logic, 67.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_91"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_92"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[5]  (to ipClk_c +)
                   FF                        packetiser/data_cache[4]

   Delay:               1.519ns  (27.4% logic, 72.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.382     R16C16D.F1 to     R15C15B.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.067   (31.1% logic, 68.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_93"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_94"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[7]  (to ipClk_c +)
                   FF                        packetiser/data_cache[6]

   Delay:               1.519ns  (27.4% logic, 72.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.382     R16C16D.F1 to     R15C14C.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.067   (31.1% logic, 68.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_95"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxSend" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxSend  (to ipClk_c +)

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to     R15C18B.CE ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_96"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[0]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[0]  (to ipClk_c +)

   Delay:               1.407ns  (29.6% logic, 70.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.029       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     0.268     R15C16D.F0 to    R16C15B.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    1.939   (33.1% logic, 66.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[0]  (to ipClk_c +)

   Delay:               1.515ns  (27.5% logic, 72.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.359     R15C17D.F0 to     R16C15B.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.043   (31.4% logic, 68.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_97"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[1]  (to ipClk_c +)

   Delay:               1.515ns  (27.5% logic, 72.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.359     R15C17D.F0 to     R16C15C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.043   (31.4% logic, 68.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_98"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[2]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[2]  (to ipClk_c +)

   Delay:               1.532ns  (27.2% logic, 72.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.380     R15C17D.F0 to     R15C16C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.064   (31.1% logic, 68.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[2]  (to ipClk_c +)

   Delay:               1.561ns  (26.6% logic, 73.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.029       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     0.458     R15C16D.F0 to    R15C16C.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    2.129   (30.2% logic, 69.8% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_99"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[3]  (to ipClk_c +)

   Delay:               1.531ns  (27.2% logic, 72.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.374     R15C17D.F0 to     R16C16A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.058   (31.2% logic, 68.8% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_100"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[4]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[4]  (to ipClk_c +)

   Delay:               1.484ns  (28.0% logic, 72.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.029       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     0.366     R15C16D.F0 to    R15C15A.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    2.037   (31.5% logic, 68.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[4]  (to ipClk_c +)

   Delay:               1.533ns  (27.1% logic, 72.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.387     R15C17D.F0 to     R15C15A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.071   (31.0% logic, 69.0% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_101"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[5]  (to ipClk_c +)

   Delay:               1.533ns  (27.1% logic, 72.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.387     R15C17D.F0 to     R15C15C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.071   (31.0% logic, 69.0% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_102"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[6]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[6]  (to ipClk_c +)

   Delay:               1.484ns  (28.0% logic, 72.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.029       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     0.360     R15C16D.F0 to    R15C14A.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    2.031   (31.6% logic, 68.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[6]  (to ipClk_c +)

   Delay:               1.609ns  (25.9% logic, 74.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.478     R15C17D.F0 to     R15C14A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.162   (29.7% logic, 70.3% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_103"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[7]  (to ipClk_c +)

   Delay:               1.609ns  (25.9% logic, 74.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.478     R15C17D.F0 to     R15C14B.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.162   (29.7% logic, 70.3% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_104"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_105"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_106"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_107"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_108"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_109"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_110"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_111"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_112"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_113"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_114"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_115"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_116"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_117"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_118"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_119"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_120"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_121"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_122"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_123"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_124"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_125"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_126"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_127"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_128"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_129"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_130"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_131"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_132"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_133"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_134"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_135"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_136"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_137"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_138"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_139"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_140"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_141"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_142"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_143"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_144"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_145"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_146"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_147"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_148"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_149"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_150"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_151"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_152"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_153"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_154"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_155"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_156"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_157"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_158"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_159"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rst" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        control/rst  (to ipClk_c +)

   Delay:               1.187ns  (35.0% logic, 65.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.979       19.PADDI to     R25C19B.B0 ipnReset_c
CTOF_DEL    ---     0.085     R25C19B.B0 to     R25C19B.F0 SLICE_53
ROUTE         1     0.000     R25C19B.F0 to    R25C19B.DI0 ipnReset_c_i (to ipClk_c)
                  --------
                    1.621   (39.6% logic, 60.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_160"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_161"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_162"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_163"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_164"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_165"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_166"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_167"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_168"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_169"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_170"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_171"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_172"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_173"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_174"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_175"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_176"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_177"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_178"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_179"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_180"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_181"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_182"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_183"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_184"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_185"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_186"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_187"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_188"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_189"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_190"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_191"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_192"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_193"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_194"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_195"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_196"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_197"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_198"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_199"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_200"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_201"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_202"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_203"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_204"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_205"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_206"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_207"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_208"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_209"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_210"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_211"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_212"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_213"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_214"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_215"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_216"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_217"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_218"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_219"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_220"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_221"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_222"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_223"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_224"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_225"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_226"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_227"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_228"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_229"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_230"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_231"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_232"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_233"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_234"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_235"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_236"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_237"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_238"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_239"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_240"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_241"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_242"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_243"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_244"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_245"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_246"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_247"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_248"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_249"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_250"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_251"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_252"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_253"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_254"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_255"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_256"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_257"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_258"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_259"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_260"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_261"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_262"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_263"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_264"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_265"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_266"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_267"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_268"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_269"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_270"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_271"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_272"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_273"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_274"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_275"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_276"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_277"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_278"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_279"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_280"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_281"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_282"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_283"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_284"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_285"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_286"></A>Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_287"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_rxio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        packetiser_UART_Inst_rxio  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1     0.000      110.PADDI to    IOL_T28A.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_288"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_289"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_290"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_291"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_292"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_293"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_294"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_295"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_296"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_297"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_298"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_299"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_300"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_301"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_302"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_303"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_304"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_305"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_306"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_307"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_308"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_309"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_310"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_311"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_312"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_313"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_314"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_315"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_316"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_317"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_318"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_319"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_320"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_321"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_322"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_323"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_324"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_325"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_326"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_327"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_328"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_329"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_330"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_331"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_332"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_333"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_334"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_335"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_336"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_337"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_338"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_339"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_340"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_341"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_342"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_343"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_344"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_345"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_346"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_347"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_348"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_349"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_350"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_351"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_352"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_353"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_354"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_355"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_356"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_357"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_358"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_359"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_360"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_361"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_362"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_363"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_364"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_365"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_366"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_367"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_368"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_369"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_370"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_371"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_372"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_373"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_374"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_375"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_376"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_377"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_378"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_379"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_380"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_381"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_382"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_383"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_384"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_385"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_386"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_387"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_388"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_389"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_390"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_391"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_392"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_393"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_394"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_395"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_396"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_397"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_398"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_399"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_400"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_401"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_402"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_403"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_404"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_405"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_406"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_407"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_408"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_409"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_410"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_411"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_412"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_413"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_414"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_415"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_416"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_417"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_418"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_419"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_420"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_421"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_422"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_423"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_424"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_425"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_426"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_427"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_428"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_429"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_430"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_431"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_432"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_433"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_434"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_435"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_436"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_437"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_438"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_439"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_440"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_441"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_442"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_443"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_444"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_445"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rst" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_446"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_447"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_448"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_449"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_450"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_451"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_452"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_453"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_454"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_455"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_456"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_457"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_458"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_459"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_460"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_461"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_462"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_463"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_464"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_465"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_466"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_467"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_468"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_469"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_470"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_471"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_472"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_473"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_474"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_475"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_476"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_477"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_478"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_479"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_480"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_481"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_482"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_483"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_484"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_485"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_486"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_487"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_488"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_489"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_490"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_491"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_492"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_493"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_494"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_495"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_496"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_497"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_498"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_499"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_500"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_501"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_502"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_503"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_504"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_505"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_506"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_507"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_508"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_509"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_510"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_511"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_512"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_513"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_514"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_515"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_516"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_517"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_518"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_519"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_520"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_521"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_522"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_523"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_524"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_525"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_526"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_527"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_528"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_529"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_530"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_531"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_532"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_533"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_534"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_535"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_536"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_537"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_538"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_539"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_540"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_541"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_542"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_543"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_544"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_545"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_546"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_547"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_548"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_549"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_550"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_551"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_552"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_553"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_554"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_555"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_556"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_557"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_558"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_559"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_560"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_561"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_562"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_563"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_564"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_565"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_566"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_567"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_568"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_569"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_570"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_571"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_572"></A>Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_573"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_574"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_575"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_576"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_577"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_578"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_579"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_580"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_581"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_582"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_583"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_584"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_585"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_586"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_587"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_588"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_589"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_590"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_591"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_592"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_593"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_594"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_595"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_596"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_597"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_598"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_599"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_600"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_601"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_602"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_603"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_604"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_605"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_606"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_607"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_608"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_609"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_610"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_611"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_612"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_613"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_614"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_615"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_616"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_617"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_618"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_619"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_620"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_621"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_622"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_623"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_624"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_625"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_626"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_627"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_628"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_629"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_630"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_631"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_632"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_633"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_634"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_635"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_636"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_637"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_638"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_639"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_640"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_641"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_642"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_643"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_644"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_645"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_646"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_647"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_648"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_649"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_650"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_651"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_652"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_653"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_654"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_655"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_656"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_657"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_658"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_659"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_660"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_661"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_662"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_663"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_664"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_665"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_666"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_667"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_668"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_669"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_670"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_671"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_672"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_673"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_674"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_675"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_676"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_677"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_678"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_679"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_680"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_681"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_682"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_683"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_684"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_685"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_686"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_687"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_688"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_689"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_690"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_691"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_692"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_693"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_694"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_695"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_696"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_697"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_698"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_699"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_700"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_701"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_702"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_703"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_704"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_705"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_706"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_707"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_708"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_709"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_710"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_711"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_712"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_713"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_714"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_715"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_716"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_717"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_718"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_719"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_720"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_721"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_722"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_723"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_724"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_725"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_726"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_727"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_728"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_729"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_730"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_731"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rst" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_732"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_733"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_734"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_735"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_736"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_737"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_738"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_739"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_740"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_741"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_742"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_743"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_744"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_745"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_746"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_747"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_748"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_749"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_750"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_751"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_752"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_753"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_754"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_755"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_756"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_757"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_758"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_759"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_760"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_761"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_762"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_763"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_764"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_765"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_766"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_767"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_768"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_769"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_770"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_771"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_772"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_773"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_774"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_775"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_776"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_777"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_778"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_779"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_780"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_781"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_782"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_783"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_784"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_785"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_786"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_787"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_788"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_789"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_790"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_791"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_792"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_793"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_794"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_795"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_796"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_797"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_798"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_799"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_800"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_801"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_802"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_803"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_804"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_805"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_806"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_807"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_808"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_809"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_810"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_811"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_812"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_813"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_814"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_815"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_816"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_817"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_818"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_819"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_820"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_821"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_822"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_823"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_824"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_825"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_826"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_827"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_828"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_829"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_830"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipButtons[3]
   Destination:    FF         Data in        register/opRdData[3]  (to ipClk_c +)

   Delay:               0.730ns  (57.0% logic, 43.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         50.PAD to       50.PADDI ipButtons[3]
ROUTE         1     0.400       50.PADDI to     R21C15C.B1 ipButtons_c[3]
CTOF_DEL    ---     0.085     R21C15C.B1 to     R21C15C.F1 register/SLICE_88
ROUTE         1     0.000     R21C15C.F1 to    R21C15C.DI1 register/N_91 (to ipClk_c)
                  --------
                    1.042   (61.6% logic, 38.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_831"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_832"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_833"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_834"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_835"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_836"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_837"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_838"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_839"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_840"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_841"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_842"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_843"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_844"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_845"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_846"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_847"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_848"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_849"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_850"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_851"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_852"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_853"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_854"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_855"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_856"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_857"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_858"></A>Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_859"></A>Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_860"></A>Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_861"></A>Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opUART_Tx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser_UART_Inst_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opUART_Tx

   Delay:               0.705ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.199   IOL_T28B.CLK to IOL_T28B.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1     0.000 IOL_T28B.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.506      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    0.705   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_862"></A>Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_863"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_864"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_865"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_866"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_867"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_868"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_869"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_870"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_871"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_872"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_873"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_874"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_875"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_876"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_877"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_878"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_879"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_880"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_881"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_882"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_883"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_884"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_885"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_886"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_887"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_888"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_889"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_890"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_891"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_892"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_893"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_894"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_895"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_896"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_897"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_898"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_899"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_900"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_901"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_902"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_903"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_904"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_905"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_906"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_907"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_908"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_909"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_910"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_911"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_912"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_913"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_914"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_915"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_916"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_917"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_918"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_919"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_920"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_921"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_922"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_923"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_924"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_925"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_926"></A>Preference: BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_927"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_928"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_929"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_930"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_931"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_932"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_933"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_934"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_935"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_936"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_937"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_938"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_939"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_940"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_941"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_942"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_943"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_944"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_945"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_946"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_947"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_948"></A>Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_949"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_950"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_951"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_952"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_953"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_954"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_955"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_956"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_957"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_958"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_959"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_960"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_961"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_962"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_963"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_964"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_965"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_966"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_967"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_968"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_969"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_970"></A>Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_971"></A>Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_972"></A>Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_973"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_974"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_975"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_976"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_977"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_978"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_979"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_980"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_981"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_982"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_983"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_984"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_985"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_986"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_987"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_988"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_989"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_990"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_991"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_992"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_993"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_994"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_995"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_996"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_997"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_998"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_999"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1000"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1001"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1002"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1003"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1004"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1005"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1006"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1007"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1008"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1009"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1010"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1011"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1012"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1013"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1014"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1015"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1016"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1017"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1018"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1019"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1020"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1021"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1022"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1023"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1024"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1025"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1026"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1027"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1028"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1029"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1030"></A>Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1031"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1032"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1033"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1034"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1035"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1036"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1037"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1038"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1039"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1040"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1041"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1042"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1043"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1044"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1045"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1046"></A>Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1047"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1048"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1049"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1050"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1051"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1052"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1053"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1054"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1055"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1056"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1057"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1058"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1059"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1060"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1061"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1062"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1063"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1064"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1065"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1066"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1067"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1068"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1069"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1070"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1071"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1072"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1073"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1074"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1075"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1076"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1077"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1078"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1079"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1080"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1081"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1082"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1083"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1084"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1085"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1086"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1087"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1088"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1089"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1090"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1091"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1092"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1093"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1094"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1095"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1096"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1097"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1098"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1099"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1100"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1101"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1102"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1103"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1104"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1105"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1106"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1107"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1108"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1109"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1110"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1111"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1112"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1113"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1114"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1115"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1116"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1117"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1118"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1119"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1120"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1121"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1122"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1123"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1124"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1125"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1126"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1127"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1128"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1129"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1130"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1131"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1132"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1133"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1134"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1135"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1136"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1137"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1138"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1139"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1140"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1141"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1142"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1143"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1144"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1145"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1146"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1147"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1148"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1149"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1150"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1151"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1152"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1153"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1154"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1155"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1156"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1157"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1158"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1159"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1160"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1161"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1162"></A>Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1163"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1164"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1165"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1166"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1167"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1168"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1169"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1170"></A>Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1171"></A>Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1172"></A>Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1173"></A>Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1174"></A>Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1175"></A>Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1176"></A>Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1177"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1178"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1179"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1180"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1181"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1182"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1183"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1184"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1185"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1186"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1187"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1188"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1189"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1190"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1191"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1192"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1193"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1194"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1195"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1196"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1197"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1198"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1199"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1200"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1201"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1202"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1203"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1204"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1205"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1206"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1207"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1208"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1209"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1210"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1211"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1212"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1213"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1214"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1215"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1216"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1217"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1218"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1219"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1220"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1221"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1222"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1223"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1224"></A>Preference: BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1225"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1226"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1227"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1228"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1229"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1230"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1231"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1232"></A>Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1233"></A>Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1234"></A>Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1235"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1236"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1237"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1238"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1239"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1240"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1241"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1242"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1243"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1244"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1245"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1246"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1247"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1248"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1249"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1250"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1251"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1252"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1253"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1254"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1255"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1256"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1257"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1258"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1259"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1260"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1261"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1262"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1263"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1264"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1265"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1266"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1267"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1268"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1269"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1270"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1271"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1272"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1273"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1274"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1275"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1276"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1277"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1278"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1279"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1280"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1281"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1282"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1283"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1284"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1285"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1286"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1287"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1288"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1289"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1290"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1291"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1292"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1293"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1294"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1295"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1296"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1297"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1298"></A>Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1299"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1300"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1301"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1302"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1303"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1304"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1305"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1306"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1307"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1308"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1309"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1310"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1311"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1312"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1313"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1314"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1315"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1316"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1317"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1318"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1319"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1320"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1321"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1322"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1323"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1324"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1325"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1326"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1327"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1328"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1329"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1330"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1331"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1332"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1333"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1334"></A>Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1335"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1336"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1337"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1338"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1339"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1340"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1341"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1342"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1343"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1344"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1345"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1346"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1347"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1348"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1349"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1350"></A>Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1351"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1352"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1353"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1354"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1355"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1356"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1357"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1358"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1359"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1360"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1361"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1362"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1363"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1364"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1365"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1366"></A>Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opLED[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register/opWrRegisters.LEDs[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[7]

   Delay:               1.231ns  (60.9% logic, 39.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122     R19C9B.CLK to      R19C9B.Q1 register/SLICE_111 (from ipClk_c)
ROUTE         2     0.659      R19C9B.Q1 to       37.PADDO opLED_c[7]
DOPAD_DEL   ---     0.630       37.PADDO to         37.PAD opLED[7]
                  --------
                    1.411   (53.3% logic, 46.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_1367"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1368"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1369"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1370"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1371"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1372"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1373"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1374"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1375"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1376"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1377"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1378"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1379"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1380"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1381"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1382"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1383"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1384"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1385"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1386"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1387"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1388"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1389"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1390"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1391"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1392"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1393"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1394"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1395"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1396"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1397"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1398"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1399"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1400"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1401"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1402"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1403"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1404"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1405"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1406"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1407"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1408"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1409"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1410"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1411"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1412"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1413"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1414"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1415"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1416"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1417"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1418"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1419"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1420"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1421"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1422"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1423"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1424"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1425"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1426"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1427"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1428"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1429"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1430"></A>Preference: BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 165
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6292 paths, 1 nets, and 1627 connections (99.39% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
