{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757876330139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757876330139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 14 15:58:50 2025 " "Processing started: Sun Sep 14 15:58:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757876330139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876330139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp3_t2bB6 -c exp3_sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp3_t2bB6 -c exp3_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876330139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757876330391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757876330391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/registrador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/registrador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "../Verilog/registrador_n.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/registrador_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/interface_hcsr04_uc-parcial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/interface_hcsr04_uc-parcial.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_uc " "Found entity 1: interface_hcsr04_uc" {  } { { "../Verilog/interface_hcsr04_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_uc-PARCIAL.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/interface_hcsr04_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/interface_hcsr04_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_tb " "Found entity 1: interface_hcsr04_tb" {  } { { "../Verilog/interface_hcsr04_tb.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_tb.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/interface_hcsr04_fd-parcial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/interface_hcsr04_fd-parcial.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_fd " "Found entity 1: interface_hcsr04_fd" {  } { { "../Verilog/interface_hcsr04_fd-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_fd-PARCIAL.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/interface_hcsr04.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/interface_hcsr04.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04 " "Found entity 1: interface_hcsr04" {  } { { "../Verilog/interface_hcsr04.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "../Verilog/hexa7seg.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/hexa7seg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/gerador_pulso_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/gerador_pulso_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso_tb " "Found entity 1: gerador_pulso_tb" {  } { { "../Verilog/gerador_pulso_tb.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/gerador_pulso_tb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/gerador_pulso.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/gerador_pulso.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "../Verilog/gerador_pulso.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/gerador_pulso.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/exp3_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/exp3_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp3_sensor " "Found entity 1: exp3_sensor" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../Verilog/edge_detector.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/edge_detector.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_m_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_m_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m_tb " "Found entity 1: contador_m_tb" {  } { { "../Verilog/contador_m_tb.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_m_tb.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "../Verilog/contador_m.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_m.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_cm_uc-parcial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_cm_uc-parcial.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "../Verilog/contador_cm_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_uc-PARCIAL.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_cm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_cm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_tb " "Found entity 1: contador_cm_tb" {  } { { "../Verilog/contador_cm_tb.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_tb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_cm_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_cm_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_fd " "Found entity 1: contador_cm_fd" {  } { { "../Verilog/contador_cm_fd.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_fd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_cm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_cm.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "../Verilog/contador_cm.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_bcd_3digitos_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_bcd_3digitos_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos_tb " "Found entity 1: contador_bcd_3digitos_tb" {  } { { "../Verilog/contador_bcd_3digitos_tb.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_bcd_3digitos_tb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_bcd_3digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/verilog/contador_bcd_3digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "../Verilog/contador_bcd_3digitos.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_bcd_3digitos.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757876335237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876335237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp3_sensor " "Elaborating entity \"exp3_sensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757876335255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04 interface_hcsr04:INT " "Elaborating entity \"interface_hcsr04\" for hierarchy \"interface_hcsr04:INT\"" {  } { { "../Verilog/exp3_sensor.v" "INT" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_uc interface_hcsr04:INT\|interface_hcsr04_uc:U1 " "Elaborating entity \"interface_hcsr04_uc\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_uc:U1\"" {  } { { "../Verilog/interface_hcsr04.v" "U1" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335264 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gera interface_hcsr04_uc-PARCIAL.v(21) " "Output port \"gera\" at interface_hcsr04_uc-PARCIAL.v(21) has no driver" {  } { { "../Verilog/interface_hcsr04_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_uc-PARCIAL.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335265 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_uc:U1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "registra interface_hcsr04_uc-PARCIAL.v(22) " "Output port \"registra\" at interface_hcsr04_uc-PARCIAL.v(22) has no driver" {  } { { "../Verilog/interface_hcsr04_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_uc-PARCIAL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335265 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_uc:U1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pronto interface_hcsr04_uc-PARCIAL.v(23) " "Output port \"pronto\" at interface_hcsr04_uc-PARCIAL.v(23) has no driver" {  } { { "../Verilog/interface_hcsr04_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_uc-PARCIAL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335265 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_uc:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_fd interface_hcsr04:INT\|interface_hcsr04_fd:U2 " "Elaborating entity \"interface_hcsr04_fd\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\"" {  } { { "../Verilog/interface_hcsr04.v" "U2" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335269 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "distancia interface_hcsr04_fd-PARCIAL.v(24) " "Output port \"distancia\" at interface_hcsr04_fd-PARCIAL.v(24) has no driver" {  } { { "../Verilog/interface_hcsr04_fd-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_fd-PARCIAL.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335269 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fim_medida interface_hcsr04_fd-PARCIAL.v(20) " "Output port \"fim_medida\" at interface_hcsr04_fd-PARCIAL.v(20) has no driver" {  } { { "../Verilog/interface_hcsr04_fd-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_fd-PARCIAL.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335269 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "trigger interface_hcsr04_fd-PARCIAL.v(21) " "Output port \"trigger\" at interface_hcsr04_fd-PARCIAL.v(21) has no driver" {  } { { "../Verilog/interface_hcsr04_fd-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_fd-PARCIAL.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335269 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fim interface_hcsr04_fd-PARCIAL.v(22) " "Output port \"fim\" at interface_hcsr04_fd-PARCIAL.v(22) has no driver" {  } { { "../Verilog/interface_hcsr04_fd-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_fd-PARCIAL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335269 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_pulso interface_hcsr04:INT\|interface_hcsr04_fd:U2\|gerador_pulso:U1 " "Elaborating entity \"gerador_pulso\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|gerador_pulso:U1\"" {  } { { "../Verilog/interface_hcsr04_fd-PARCIAL.v" "U1" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_fd-PARCIAL.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2 " "Elaborating entity \"contador_cm\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\"" {  } { { "../Verilog/interface_hcsr04_fd-PARCIAL.v" "U2" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_fd-PARCIAL.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_fd interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD " "Elaborating entity \"contador_cm_fd\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\"" {  } { { "../Verilog/contador_cm.v" "FD" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1 " "Elaborating entity \"contador_m\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1\"" {  } { { "../Verilog/contador_cm_fd.v" "U1" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_fd.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bcd_3digitos interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2 " "Elaborating entity \"contador_bcd_3digitos\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2\"" {  } { { "../Verilog/contador_cm_fd.v" "U2" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_fd.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_uc interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC " "Elaborating entity \"contador_cm_uc\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC\"" {  } { { "../Verilog/contador_cm.v" "UC" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Eatual contador_cm_uc-PARCIAL.v(29) " "Verilog HDL or VHDL warning at contador_cm_uc-PARCIAL.v(29): object \"Eatual\" assigned a value but never read" {  } { { "../Verilog/contador_cm_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_uc-PARCIAL.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757876335300 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2|contador_cm:U2|contador_cm_uc:UC"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Eprox contador_cm_uc-PARCIAL.v(29) " "Verilog HDL warning at contador_cm_uc-PARCIAL.v(29): object Eprox used but never assigned" {  } { { "../Verilog/contador_cm_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_uc-PARCIAL.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1757876335300 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2|contador_cm:U2|contador_cm_uc:UC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zera_tick contador_cm_uc-PARCIAL.v(21) " "Output port \"zera_tick\" at contador_cm_uc-PARCIAL.v(21) has no driver" {  } { { "../Verilog/contador_cm_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_uc-PARCIAL.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335300 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2|contador_cm:U2|contador_cm_uc:UC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "conta_tick contador_cm_uc-PARCIAL.v(22) " "Output port \"conta_tick\" at contador_cm_uc-PARCIAL.v(22) has no driver" {  } { { "../Verilog/contador_cm_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_uc-PARCIAL.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335300 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2|contador_cm:U2|contador_cm_uc:UC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zera_bcd contador_cm_uc-PARCIAL.v(23) " "Output port \"zera_bcd\" at contador_cm_uc-PARCIAL.v(23) has no driver" {  } { { "../Verilog/contador_cm_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_uc-PARCIAL.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335300 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2|contador_cm:U2|contador_cm_uc:UC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "conta_bcd contador_cm_uc-PARCIAL.v(24) " "Output port \"conta_bcd\" at contador_cm_uc-PARCIAL.v(24) has no driver" {  } { { "../Verilog/contador_cm_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_uc-PARCIAL.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335300 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2|contador_cm:U2|contador_cm_uc:UC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pronto contador_cm_uc-PARCIAL.v(26) " "Output port \"pronto\" at contador_cm_uc-PARCIAL.v(26) has no driver" {  } { { "../Verilog/contador_cm_uc-PARCIAL.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm_uc-PARCIAL.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757876335300 "|exp3_sensor|interface_hcsr04:INT|interface_hcsr04_fd:U2|contador_cm:U2|contador_cm_uc:UC"}
{ "Warning" "WSGN_EMPTY_SHELL" "contador_cm_uc " "Entity \"contador_cm_uc\" contains only dangling pins" {  } { { "../Verilog/contador_cm.v" "UC" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/contador_cm.v" 65 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1757876335301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n interface_hcsr04:INT\|interface_hcsr04_fd:U2\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|registrador_n:U3\"" {  } { { "../Verilog/interface_hcsr04_fd-PARCIAL.v" "U3" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/interface_hcsr04_fd-PARCIAL.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:H0 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:H0\"" {  } { { "../Verilog/exp3_sensor.v" "H0" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:DB " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:DB\"" {  } { { "../Verilog/exp3_sensor.v" "DB" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876335313 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "trigger GND " "Pin \"trigger\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|trigger"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] VCC " "Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pronto GND " "Pin \"pronto\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|pronto"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_trigger GND " "Pin \"db_trigger\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|db_trigger"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[0\] GND " "Pin \"db_estado\[0\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|db_estado[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[1\] GND " "Pin \"db_estado\[1\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|db_estado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[2\] GND " "Pin \"db_estado\[2\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|db_estado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[3\] GND " "Pin \"db_estado\[3\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|db_estado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[4\] GND " "Pin \"db_estado\[4\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|db_estado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[5\] GND " "Pin \"db_estado\[5\]\" is stuck at GND" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|db_estado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[6\] VCC " "Pin \"db_estado\[6\]\" is stuck at VCC" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757876335596 "|exp3_sensor|db_estado[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1757876335596 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757876335605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757876337330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757876337330 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757876340150 "|exp3_sensor|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Verilog/exp3_sensor.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757876340150 "|exp3_sensor|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1757876340150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757876340150 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757876340150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757876340150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757876340160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 14 15:59:00 2025 " "Processing ended: Sun Sep 14 15:59:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757876340160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757876340160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757876340160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757876340160 ""}
