--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.190 ns
From           : DRAM_DQ[8]
To             : Sdram_Control_4Port:u6|mDATAOUT[8]
From Clock     : --
To Clock       : OSC_27
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.298 ns
From           : VGA_Ctrl:u9|V_Cont[3]
To             : SRAM_WE_N
From Clock     : OSC_27
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.854 ns
From           : KEY[0]
To             : TD_RESET
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.197 ns
From           : DPDT_SW[0]
To             : YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6
From Clock     : --
To Clock       : OSC_27
Failed Paths   : 0

Type           : Clock Setup: 'OSC_27'
Slack          : -0.741 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : filtre_video:u_10|module_lissage:u_4|oY[3]
To             : YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
To Clock       : OSC_27
Failed Paths   : 24

Type           : Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
Slack          : 2.929 ns
Required Time  : 54.00 MHz ( period = 18.518 ns )
Actual Time    : N/A
From           : VGA_Ctrl:u9|V_Cont[3]
To             : filtre_video:u_10|module_lissage:u_4|oY[7]
From Clock     : OSC_27
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
Slack          : 3.086 ns
Required Time  : 108.00 MHz ( period = 9.259 ns )
Actual Time    : 162.00 MHz ( period = 6.173 ns )
From           : Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]
To             : Sdram_Control_4Port:u6|mADDR[14]
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'TD_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 64.87 MHz ( period = 15.415 ns )
From           : DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]
To             : ITU_656_Decoder:u4|YCbCr[1]
From Clock     : TD_CLK
To Clock       : TD_CLK
Failed Paths   : 0

Type           : Clock Setup: 'OSC_50'
Slack          : N/A
Required Time  : None
Actual Time    : 185.98 MHz ( period = 5.377 ns )
From           : I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]
To             : I2C_AV_Config:u1|I2C_Controller:u0|SDO
From Clock     : OSC_50
To Clock       : OSC_50
Failed Paths   : 0

Type           : Clock Setup: 'TD_HS'
Slack          : N/A
Required Time  : None
Actual Time    : 414.08 MHz ( period = 2.415 ns )
From           : TD_Detect:u2|Stable_Cont[0]
To             : TD_Detect:u2|TD_Stable
From Clock     : TD_HS
To Clock       : TD_HS
Failed Paths   : 0

Type           : Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 108.00 MHz ( period = 9.259 ns )
Actual Time    : N/A
From           : Sdram_Control_4Port:u6|command:command1|rw_flag
To             : Sdram_Control_4Port:u6|command:command1|rw_flag
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
Slack          : 0.391 ns
Required Time  : 54.00 MHz ( period = 18.518 ns )
Actual Time    : N/A
From           : filtre_video:u_10|module_lissage:u_4|address_cur[8]
To             : filtre_video:u_10|module_lissage:u_4|address_cur[8]
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'OSC_27'
Slack          : 0.391 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : VGA_Ctrl:u9|oVGA_VS
To             : VGA_Ctrl:u9|oVGA_VS
From Clock     : OSC_27
To Clock       : OSC_27
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 24

--------------------------------------------------------------------------------------

