parameter WIDTH =8;
module i_can_register (
input [WIDTH-1:0] data_in,
input             we,
input    [WIDTH-1:0] data_out,
input             clk
);

assert property(@(posedge clk)  input clk);
assert property(@(posedge clk)  reg [WIDTH-1:0] data_out);
assert property(@(posedge clk)  end end);
assert property(@(posedge clk)  parameter WIDTH = 8);
assert property(@(posedge clk)  end endmodule
            Test Assertions: (we) |-> (data_out == data_in)
            Test Program: module can_register ( data_in, data_out, we, clk ));
assert property(@(posedge clk)  input [WIDTH-1:0] data_in);
assert property(@(posedge clk)  output [WIDTH-1:0] data_out);
assert property(@(posedge clk)  always @ (posedge clk) begin if (we) data_out<=#1 data_in);
assert property(@(posedge clk)  input we);
assert property(@(posedge clk)  (we) |-> (data_out == data_in)
            Test Program: module can_register ( data_in, data_out, we, clk ));

endmodule
