// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_real_address0,
        x_real_ce0,
        x_real_q0,
        x_imag_address0,
        x_imag_ce0,
        x_imag_q0,
        oupstream_TDATA,
        oupstream_TVALID,
        oupstream_TREADY,
        last_out,
        last_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_state4 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] x_real_address0;
output   x_real_ce0;
input  [31:0] x_real_q0;
output  [13:0] x_imag_address0;
output   x_imag_ce0;
input  [31:0] x_imag_q0;
output  [63:0] oupstream_TDATA;
output   oupstream_TVALID;
input   oupstream_TREADY;
output  [0:0] last_out;
output   last_out_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] x_real_address0;
reg x_real_ce0;
reg[13:0] x_imag_address0;
reg x_imag_ce0;
reg[63:0] oupstream_TDATA;
reg oupstream_TVALID;
reg last_out_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    oupstream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln19_reg_261;
reg   [0:0] last_reg_122;
wire   [0:0] icmp_ln17_fu_147_p2;
reg   [0:0] icmp_ln17_reg_257;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln19_fu_169_p2;
wire   [0:0] last_1_fu_205_p2;
reg   [0:0] last_1_reg_285;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [0:0] ap_phi_mux_last_phi_fu_127_p4;
wire   [63:0] zext_ln23_fu_181_p1;
wire   [63:0] zext_ln20_fu_193_p1;
reg   [13:0] i_fu_62;
wire   [13:0] add_ln17_fu_153_p2;
wire   [63:0] p_s_fu_224_p3;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] p_0_fu_241_p3;
wire    ap_CS_fsm_state4;
wire   [1:0] tmp_fu_159_p4;
wire   [13:0] add_ln23_fu_175_p2;
wire   [12:0] trunc_ln17_fu_143_p1;
wire   [12:0] add_ln20_fu_187_p2;
wire   [0:0] icmp_ln25_fu_199_p2;
wire   [31:0] bitcast_ln23_1_fu_220_p1;
wire   [31:0] bitcast_ln23_fu_216_p1;
wire   [31:0] bitcast_ln20_1_fu_237_p1;
wire   [31:0] bitcast_ln20_fu_233_p1;
wire    ap_CS_fsm_state5;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_139;
reg    ap_condition_249;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_62 <= 14'd0;
    end else if (((icmp_ln17_fu_147_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_fu_62 <= add_ln17_fu_153_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        last_reg_122 <= 1'd0;
    end else if (((icmp_ln17_reg_257 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        last_reg_122 <= last_1_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln17_reg_257 <= icmp_ln17_fu_147_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_147_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln19_reg_261 <= icmp_ln19_fu_169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_147_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        last_1_reg_285 <= last_1_fu_205_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln17_fu_147_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln17_reg_257 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_last_phi_fu_127_p4 = last_1_reg_285;
    end else begin
        ap_phi_mux_last_phi_fu_127_p4 = last_reg_122;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_out_ap_vld = 1'b1;
    end else begin
        last_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_139)) begin
        if ((icmp_ln19_reg_261 == 1'd1)) begin
            oupstream_TDATA = p_0_fu_241_p3;
        end else if ((icmp_ln19_reg_261 == 1'd0)) begin
            oupstream_TDATA = p_s_fu_224_p3;
        end else begin
            oupstream_TDATA = 'bx;
        end
    end else begin
        oupstream_TDATA = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln19_reg_261 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln19_reg_261 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        oupstream_TDATA_blk_n = oupstream_TREADY;
    end else begin
        oupstream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln19_reg_261 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln19_reg_261 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        oupstream_TVALID = 1'b1;
    end else begin
        oupstream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_249)) begin
        if ((icmp_ln19_fu_169_p2 == 1'd1)) begin
            x_imag_address0 = zext_ln20_fu_193_p1;
        end else if ((icmp_ln19_fu_169_p2 == 1'd0)) begin
            x_imag_address0 = zext_ln23_fu_181_p1;
        end else begin
            x_imag_address0 = 'bx;
        end
    end else begin
        x_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln19_fu_169_p2 == 1'd1) & (icmp_ln17_fu_147_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln19_fu_169_p2 == 1'd0) & (icmp_ln17_fu_147_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        x_imag_ce0 = 1'b1;
    end else begin
        x_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_249)) begin
        if ((icmp_ln19_fu_169_p2 == 1'd1)) begin
            x_real_address0 = zext_ln20_fu_193_p1;
        end else if ((icmp_ln19_fu_169_p2 == 1'd0)) begin
            x_real_address0 = zext_ln23_fu_181_p1;
        end else begin
            x_real_address0 = 'bx;
        end
    end else begin
        x_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln19_fu_169_p2 == 1'd1) & (icmp_ln17_fu_147_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln19_fu_169_p2 == 1'd0) & (icmp_ln17_fu_147_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        x_real_ce0 = 1'b1;
    end else begin
        x_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln17_fu_147_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln17_fu_147_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln17_fu_153_p2 = (i_fu_62 + 14'd1);

assign add_ln20_fu_187_p2 = (trunc_ln17_fu_143_p1 + 13'd320);

assign add_ln23_fu_175_p2 = (i_fu_62 + 14'd608);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln19_reg_261 == 1'd0) & (oupstream_TREADY == 1'b0)) | ((icmp_ln19_reg_261 == 1'd1) & (oupstream_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((icmp_ln19_reg_261 == 1'd0) & (oupstream_TREADY == 1'b0)) | ((icmp_ln19_reg_261 == 1'd1) & (oupstream_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((icmp_ln19_reg_261 == 1'd0) & (oupstream_TREADY == 1'b0)) | ((icmp_ln19_reg_261 == 1'd1) & (oupstream_TREADY == 1'b0))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((icmp_ln19_reg_261 == 1'd0) & (oupstream_TREADY == 1'b0)) | ((icmp_ln19_reg_261 == 1'd1) & (oupstream_TREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((icmp_ln19_reg_261 == 1'd0) & (oupstream_TREADY == 1'b0)) | ((icmp_ln19_reg_261 == 1'd1) & (oupstream_TREADY == 1'b0)));
end

always @ (*) begin
    ap_condition_139 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_249 = ((icmp_ln17_fu_147_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln20_1_fu_237_p1 = x_imag_q0;

assign bitcast_ln20_fu_233_p1 = x_real_q0;

assign bitcast_ln23_1_fu_220_p1 = x_imag_q0;

assign bitcast_ln23_fu_216_p1 = x_real_q0;

assign icmp_ln17_fu_147_p2 = ((i_fu_62 == 14'd8192) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_169_p2 = ((tmp_fu_159_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_199_p2 = ((i_fu_62 == 14'd8191) ? 1'b1 : 1'b0);

assign last_1_fu_205_p2 = (icmp_ln25_fu_199_p2 | ap_phi_mux_last_phi_fu_127_p4);

assign last_out = last_reg_122;

assign p_0_fu_241_p3 = {{bitcast_ln20_1_fu_237_p1}, {bitcast_ln20_fu_233_p1}};

assign p_s_fu_224_p3 = {{bitcast_ln23_1_fu_220_p1}, {bitcast_ln23_fu_216_p1}};

assign tmp_fu_159_p4 = {{i_fu_62[13:12]}};

assign trunc_ln17_fu_143_p1 = i_fu_62[12:0];

assign zext_ln20_fu_193_p1 = add_ln20_fu_187_p2;

assign zext_ln23_fu_181_p1 = add_ln23_fu_175_p2;

endmodule //cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2
