`timescale 1ns / 1ps

module four_bit_subtractor(
input [3:0]a,
input [3:0]b,
input b0,
output [3:0]diff,
output bout
    );

wire b1,b2,b3;

full_subtractor fs1(a[0],b[0],b0,diff[0],b1);
full_subtractor fs2(a[1],b[1],b1,diff[1],b2);
full_subtractor fs3(a[2],b[2],b2,diff[2],b3);
full_subtractor fs4(a[3],b[3],b3,diff[3],bout);

endmodule
