// Seed: 774076101
module module_0;
  assign id_1 = id_1;
  uwire id_4;
  assign id_4 = 1'b0;
  tri1 id_5;
  supply1 id_6 = id_1;
  assign id_5 = 1;
  assign id_1 = id_5;
  wire id_7;
  wire id_8, id_9;
  supply1 id_10, id_11, id_12, id_13, id_14;
  assign module_1.type_0 = 0;
  logic [7:0][1 'b0] id_15;
endmodule
module module_1 (
    output tri0 id_0,
    inout  wor  id_1
);
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign id_0 = ~~$display(id_1, 1, 1'b0, id_1, 1'h0, id_1);
  assign id_1 = 1;
endmodule
