Command: vcs -Mupdate tb_sin_errores.sv -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v \
-v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v \
-o results -full64 -sverilog -kdb -lca -debug_acc+all -debug_region+cell+encrypt \
-l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Mon May 26 22:43:47 2025

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'tb_sin_errores.sv'
Parsing included file 'top.sv'.
Back to file 'tb_sin_errores.sv'.
Top Level Modules:
       universal_register_4bit_tb
TimeScale is 1 ns / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module universal_register_4bit_tb
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../results.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../results ]; then chmod a-x ../results; fi
g++  -o ../results      -rdynamic  -Wl,-rpath='$ORIGIN'/results.daidir -Wl,-rpath=./results.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _3931685_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-lreader_common /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/libBA.a -luclinative \
/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../results up to date
CPU time: .419 seconds to compile + .244 seconds to elab + .254 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
