# Reading C:/altera/90/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/modelsim.mpf} 
# Loading project modelsim
# Error opening C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/Untitled-1.do
# Path name 'C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/Untitled-1.do' doesn't exist.
# 1 file could not be opened in editor
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module control
# 
# Top level modules:
# 	control
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Dataram.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Dataram
# 
# Top level modules:
# 	Dataram
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module effective_address
# 
# Top level modules:
# 	effective_address
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Execution
# 
# Top level modules:
# 	Execution
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/inc16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module inc16
# 
# Top level modules:
# 	inc16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instram.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Instram
# 
# Top level modules:
# 	Instram
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module LC3
# 
# Top level modules:
# 	LC3
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module lpm_counter0
# 
# Top level modules:
# 	lpm_counter0
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0_bb.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module lpm_counter0
# 
# Top level modules:
# 	lpm_counter0
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/mux16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module mux16
# 
# Top level modules:
# 	mux16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/reg16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module reg16
# 
# Top level modules:
# 	reg16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Registers
# 
# Top level modules:
# 	Registers
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/SE5.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module SE5
# 
# Top level modules:
# 	SE5
# 
# 
# 15 compiles, 0 failed with no errors. 
vsim work.LC3
# vsim work.LC3 
# Loading work.LC3
# Loading work.Registers
# Loading work.register_file
# Loading work.mux16
# ** Error: (vsim-3033) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(64): Instantiation of 'Instruction_Fetch' failed. The design unit was not found.
#         Region: /LC3
#         Searched libraries:
#             C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\work
# ** Error: (vsim-3033) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(74): Instantiation of 'Data' failed. The design unit was not found.
#         Region: /LC3
#         Searched libraries:
#             C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\work
# Loading work.Execution
# Loading work.SE5
# Loading work.ALU
# Loading work.control
# Loading work.effective_address
# Loading work.lpm_counter0
# Error loading design
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module control
# 
# Top level modules:
# 	control
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Dataram.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Dataram
# 
# Top level modules:
# 	Dataram
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module effective_address
# 
# Top level modules:
# 	effective_address
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Execution
# 
# Top level modules:
# 	Execution
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/inc16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module inc16
# 
# Top level modules:
# 	inc16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instram.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Instram
# 
# Top level modules:
# 	Instram
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module LC3
# 
# Top level modules:
# 	LC3
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module lpm_counter0
# 
# Top level modules:
# 	lpm_counter0
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0_bb.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module lpm_counter0
# 
# Top level modules:
# 	lpm_counter0
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/mux16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module mux16
# 
# Top level modules:
# 	mux16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/reg16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module reg16
# 
# Top level modules:
# 	reg16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Registers
# 
# Top level modules:
# 	Registers
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/SE5.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module SE5
# 
# Top level modules:
# 	SE5
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Data
# 
# Top level modules:
# 	Data
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Instruction_Fetch
# 
# Top level modules:
# 	Instruction_Fetch
# 
# 
# 17 compiles, 0 failed with no errors. 
vsim work.LC3
# vsim work.LC3 
# Loading work.LC3
# Loading work.Registers
# Loading work.register_file
# Loading work.mux16
# Loading work.Instruction_Fetch
# Loading work.Instram
# Loading work.reg16
# Loading work.inc16
# Loading work.Data
# Loading work.Dataram
# Loading work.Execution
# Loading work.SE5
# Loading work.ALU
# Loading work.control
# Loading work.effective_address
# Loading work.lpm_counter0
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v(24): [TFMPC] - Too few port connections. Expected 10, found 8.
#         Region: /LC3/registers_inst/regfile
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v(24): [TFMPC] - Missing connection for port 'R0_LE'.
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v(24): [TFMPC] - Missing connection for port 'R0_IN'.
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(64): [TFMPC] - Too few port connections. Expected 7, found 6.
#         Region: /LC3/instruction_fetch_inst
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(64): [TFMPC] - Missing connection for port 'IR'.
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v(66): [TFMPC] - Too few port connections. Expected 3, found 2.
#         Region: /LC3/instruction_fetch_inst/b2v_inst5
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v(66): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(84): [TFMPC] - Too few port connections. Expected 7, found 6.
#         Region: /LC3/execution_inst
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(84): [TFMPC] - Missing connection for port 'NPZ'.
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v(35): [TFMPC] - Too few port connections. Expected 6, found 5.
#         Region: /LC3/execution_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v(35): [TFMPC] - Missing connection for port 'OF'.
add wave sim:/LC3/*
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module control
# 
# Top level modules:
# 	control
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Dataram.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Dataram
# 
# Top level modules:
# 	Dataram
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module effective_address
# 
# Top level modules:
# 	effective_address
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Execution
# 
# Top level modules:
# 	Execution
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/inc16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module inc16
# 
# Top level modules:
# 	inc16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instram.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Instram
# 
# Top level modules:
# 	Instram
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module LC3
# 
# Top level modules:
# 	LC3
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module lpm_counter0
# 
# Top level modules:
# 	lpm_counter0
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0_bb.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module lpm_counter0
# 
# Top level modules:
# 	lpm_counter0
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/mux16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module mux16
# 
# Top level modules:
# 	mux16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/reg16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module reg16
# 
# Top level modules:
# 	reg16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Registers
# 
# Top level modules:
# 	Registers
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/SE5.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module SE5
# 
# Top level modules:
# 	SE5
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Data
# 
# Top level modules:
# 	Data
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Instruction_Fetch
# 
# Top level modules:
# 	Instruction_Fetch
# 
# 
# 17 compiles, 0 failed with no errors. 
# ** Error: (vish-4014) No objects found matching 'INSTRUCTION'.
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\LC3_test.do line 3
# (vish-4014) No objects found matching 'INSTRUCTION'.
#     while executing
# "add wave INSTRUCTION"
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
restart
# Loading work.LC3
# Loading work.Registers
# Loading work.register_file
# Loading work.mux16
# Loading work.Instruction_Fetch
# Loading work.Instram
# Loading work.reg16
# Loading work.inc16
# Loading work.Data
# Loading work.Dataram
# Loading work.Execution
# Loading work.SE5
# Loading work.ALU
# Loading work.control
# Loading work.effective_address
# Loading work.lpm_counter0
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v(24): [TFMPC] - Too few port connections. Expected 10, found 8.
#         Region: /LC3/registers_inst/regfile
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v(24): [TFMPC] - Missing connection for port 'R0_LE'.
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v(24): [TFMPC] - Missing connection for port 'R0_IN'.
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(64): [TFMPC] - Too few port connections. Expected 7, found 6.
#         Region: /LC3/instruction_fetch_inst
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(64): [TFMPC] - Missing connection for port 'IR'.
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v(42): [TFMPC] - Too few port connections. Expected 3, found 2.
#         Region: /LC3/instruction_fetch_inst/instram_inst
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v(42): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3015) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v(31): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'read_addr'.
#         Region: /LC3/data_inst/dataram_inst
# ** Warning: (vsim-3015) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v(31): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'write_addr'.
#         Region: /LC3/data_inst/dataram_inst
# ** Warning: (vsim-3015) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v(39): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'DATA_IN'.
#         Region: /LC3/data_inst/mar_reg
# ** Warning: (vsim-3015) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v(39): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'DATA_OUT'.
#         Region: /LC3/data_inst/mar_reg
# ** Warning: (vsim-3015) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v(46): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'OUT'.
#         Region: /LC3/data_inst/mar_mux
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(84): [TFMPC] - Too few port connections. Expected 7, found 6.
#         Region: /LC3/execution_inst
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(84): [TFMPC] - Missing connection for port 'NPZ'.
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v(35): [TFMPC] - Too few port connections. Expected 6, found 5.
#         Region: /LC3/execution_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v(35): [TFMPC] - Missing connection for port 'OF'.
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
vsim work.LC3
# vsim work.LC3 
# Loading work.LC3
# Loading work.Registers
# Loading work.register_file
# Loading work.mux16
# Loading work.Instruction_Fetch
# Loading work.Instram
# Loading work.reg16
# Loading work.inc16
# Loading work.Data
# Loading work.Dataram
# Loading work.Execution
# Loading work.SE5
# Loading work.ALU
# Loading work.control
# Loading work.effective_address
# Loading work.lpm_counter0
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v(24): [TFMPC] - Too few port connections. Expected 10, found 8.
#         Region: /LC3/registers_inst/regfile
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v(24): [TFMPC] - Missing connection for port 'R0_LE'.
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v(24): [TFMPC] - Missing connection for port 'R0_IN'.
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(64): [TFMPC] - Too few port connections. Expected 7, found 6.
#         Region: /LC3/instruction_fetch_inst
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(64): [TFMPC] - Missing connection for port 'IR'.
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v(42): [TFMPC] - Too few port connections. Expected 3, found 2.
#         Region: /LC3/instruction_fetch_inst/instram_inst
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v(42): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3015) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v(31): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'read_addr'.
#         Region: /LC3/data_inst/dataram_inst
# ** Warning: (vsim-3015) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v(31): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'write_addr'.
#         Region: /LC3/data_inst/dataram_inst
# ** Warning: (vsim-3015) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v(39): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'DATA_IN'.
#         Region: /LC3/data_inst/mar_reg
# ** Warning: (vsim-3015) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v(39): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'DATA_OUT'.
#         Region: /LC3/data_inst/mar_reg
# ** Warning: (vsim-3015) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v(46): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'OUT'.
#         Region: /LC3/data_inst/mar_mux
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(84): [TFMPC] - Too few port connections. Expected 7, found 6.
#         Region: /LC3/execution_inst
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(84): [TFMPC] - Missing connection for port 'NPZ'.
# ** Warning: (vsim-3017) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v(35): [TFMPC] - Too few port connections. Expected 6, found 5.
#         Region: /LC3/execution_inst/b2v_inst4
# ** Warning: (vsim-3722) C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v(35): [TFMPC] - Missing connection for port 'OF'.
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
