
<!--
This XML file (created on Thu Jul 06 14:18:31 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to license.txt.
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_178.xsd</schema>
<license>
	<host_id>00a0cc694f79</host_id>
	<nic_id>00123f7b788f</nic_id>
	<cdrive_id>dc2f6d33</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 178</build>
	<binary_type>32</binary_type>
	<module>quartus_tan</module>
	<edition>Full Version</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Thu Jul 06 14:18:32 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>2</proc_count>
		<cpu_freq units="MHz">3391</cpu_freq>
	</cpu>
	<ram units="MB">1023</ram>
</machine>
<project>C:/Data/HPSDR/trunk/N8VB/OZY_V1/ozy_test/Blinkity/blinkity</project>
<revision>blinkity</revision>
<compilation_summary>
	<flow_status>Successful - Thu Jul 06 14:18:31 2006</flow_status>
	<quartus_ii_version>6.0 Build 178 04/27/2006 SJ Web Edition</quartus_ii_version>
	<revision_name>blinkity</revision_name>
	<top_level_entity_name>blinkity</top_level_entity_name>
	<family>Cyclone II</family>
	<device>EP2C5Q208C8</device>
	<timing_models>Final</timing_models>
	<met_timing_requirements>Yes</met_timing_requirements>
	<total_logic_elements>30 / 4,608 ( &lt; 1 % )</total_logic_elements>
	<total_registers>30</total_registers>
	<total_pins>9 / 142 ( 6 % )</total_pins>
	<total_virtual_pins>0</total_virtual_pins>
	<total_memory_bits>0 / 119,808 ( 0 % )</total_memory_bits>
	<embedded_multiplier_9_bit_elements>0 / 26 ( 0 % )</embedded_multiplier_9_bit_elements>
	<total_plls>0 / 2 ( 0 % )</total_plls>
</compilation_summary>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off blinkity -c blinkity --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning</info>
	<info>Info: Elapsed time: 00:00:00</info>
	<info>Info: Processing ended: Thu Jul 06 14:18:31 2006</info>
	<info>Info: tco from clock &quot;fx2_clk&quot; to destination pin &quot;Pin76&quot; through register &quot;COUNTER[29]&quot; is 8.060 ns</info>
	<info>Info: + Longest register to pin delay is 4.962 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name>fx2_clk</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
<performance>
	<nonclk>
		<type>Worst-case tco</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>8.060 ns</actual>
	</nonclk>
	<clk>
		<name>fx2_clk</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>205.42 MHz ( period = 4.868 ns )</actual>
	</clk>
</performance>
</talkback>
