[Device]
Family=latticeecp3
PartType=LFE3-150EA
PartName=LFE3-150EA-6FN1156C
SpeedGrade=6
Package=FPBGA1156
OperatingCondition=COM
Status=P

[IP]
VendorName=Lattice Semiconductor Corporation
CoreType=LPM
CoreStatus=Demo
CoreName=DDR_GENERIC
CoreRevision=5.2
ModuleName=dqsinput
SourceFormat=VHDL
ParameterFileVersion=1.0
Date=08/14/2012
Time=16:40:21

[Parameters]
Verilog=0
VHDL=1
EDIF=1
Destination=Synplicity
Expression=BusA(0 to 7)
Order=Big Endian [MSB:LSB]
IO=0
mode=Receive
io_type=LVDS25
num_int=2
width=5
freq_in=120
bandwidth=1200
aligned=Centered
pre-configuration=DISABLED
mode2=Receive
io_type2=LVDS25
freq_in2=120
gear=2x
aligned2=Centered
num_int2=2
width2=5
Interface=GDDRX2_RX.DQS.Centered
Delay=Bypass
Number=2
dqs1=5
dqs2=5
dqs3=
dqs4=
dqs5=
dqs6=
dqs7=
dqs8=
val=
Phase=TRDLLB/DLLDELB
Divider=CLKDIVB
Multiplier=2
PllFreq=60
