{"vcs1":{"timestamp_begin":1677553970.027462142, "rt":0.32, "ut":0.13, "st":0.08}}
{"vcselab":{"timestamp_begin":1677553970.404222538, "rt":0.39, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1677553970.840585389, "rt":0.19, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677553969.795670646}
{"VCS_COMP_START_TIME": 1677553969.795670646}
{"VCS_COMP_END_TIME": 1677553971.093595922}
{"VCS_USER_OPTIONS": "-sverilog FSM.sv library.sv"}
{"vcs1": {"peak_mem": 336912}}
{"stitch_vcselab": {"peak_mem": 222596}}
