<stg><name>chan_est_top_Pipeline_zoh_fill</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %store_ln266 = store i11 0, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %VITIS_LOOP_269_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_269_3:0 %k_1 = load i11 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_269_3:1 %icmp_ln266 = icmp_eq  i11 %k_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_269_3:2 %add_ln266 = add i11 %k_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln266"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_269_3:3 %br_ln266 = br i1 %icmp_ln266, void %VITIS_LOOP_269_3.split, void %for.body109.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_269_3.split:0 %zext_ln266 = zext i11 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:4 %PILOT_FOR_K_addr = getelementptr i8 %PILOT_FOR_K, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="PILOT_FOR_K_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="10">
<![CDATA[
VITIS_LOOP_269_3.split:5 %m = load i10 %PILOT_FOR_K_addr

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_269_3.split:31 %store_ln266 = store i11 %add_ln266, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="10">
<![CDATA[
VITIS_LOOP_269_3.split:5 %m = load i10 %PILOT_FOR_K_addr

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_269_3.split:6 %idxprom79 = zext i8 %m

]]></Node>
<StgValue><ssdm name="idxprom79"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:7 %pilot_h_re_addr = getelementptr i16 %pilot_h_re, i64 0, i64 %idxprom79

]]></Node>
<StgValue><ssdm name="pilot_h_re_addr"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_269_3.split:9 %pilot_h_re_load = load i8 %pilot_h_re_addr

]]></Node>
<StgValue><ssdm name="pilot_h_re_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:10 %pilot_h_im_addr = getelementptr i16 %pilot_h_im, i64 0, i64 %idxprom79

]]></Node>
<StgValue><ssdm name="pilot_h_im_addr"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:12 %pilot_h_re_1_addr = getelementptr i16 %pilot_h_re_1, i64 0, i64 %idxprom79

]]></Node>
<StgValue><ssdm name="pilot_h_re_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_269_3.split:14 %pilot_h_re_1_load = load i8 %pilot_h_re_1_addr

]]></Node>
<StgValue><ssdm name="pilot_h_re_1_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:15 %pilot_h_im_1_addr = getelementptr i16 %pilot_h_im_1, i64 0, i64 %idxprom79

]]></Node>
<StgValue><ssdm name="pilot_h_im_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_269_3.split:17 %pilot_h_im_load = load i8 %pilot_h_im_addr

]]></Node>
<StgValue><ssdm name="pilot_h_im_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_269_3.split:18 %pilot_h_im_1_load = load i8 %pilot_h_im_1_addr

]]></Node>
<StgValue><ssdm name="pilot_h_im_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_269_3.split:9 %pilot_h_re_load = load i8 %pilot_h_re_addr

]]></Node>
<StgValue><ssdm name="pilot_h_re_load"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_269_3.split:14 %pilot_h_re_1_load = load i8 %pilot_h_re_1_addr

]]></Node>
<StgValue><ssdm name="pilot_h_re_1_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_269_3.split:17 %pilot_h_im_load = load i8 %pilot_h_im_addr

]]></Node>
<StgValue><ssdm name="pilot_h_im_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_269_3.split:18 %pilot_h_im_1_load = load i8 %pilot_h_im_1_addr

]]></Node>
<StgValue><ssdm name="pilot_h_im_1_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
for.body109.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_269_3.split:1 %specpipeline_ln267 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln267"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:2 %speclooptripcount_ln266 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln266"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_269_3.split:3 %specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln266"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:8 %w_re_addr = getelementptr i16 %w_re, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="w_re_addr"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:11 %w_im_addr = getelementptr i16 %w_im, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="w_im_addr"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:13 %w_re_1_addr = getelementptr i16 %w_re_1, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="w_re_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:16 %w_im_1_addr = getelementptr i16 %w_im_1, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="w_im_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:19 %w_re_2_addr = getelementptr i16 %w_re_2, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="w_re_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:20 %w_im_2_addr = getelementptr i16 %w_im_2, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="w_im_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:21 %w_re_3_addr = getelementptr i16 %w_re_3, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="w_re_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
VITIS_LOOP_269_3.split:22 %store_ln273 = store i16 %pilot_h_re_load, i10 %w_re_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
VITIS_LOOP_269_3.split:23 %store_ln273 = store i16 %pilot_h_re_1_load, i10 %w_re_1_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
VITIS_LOOP_269_3.split:24 %store_ln273 = store i16 %pilot_h_re_load, i10 %w_re_2_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
VITIS_LOOP_269_3.split:25 %store_ln273 = store i16 %pilot_h_re_1_load, i10 %w_re_3_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_269_3.split:26 %w_im_3_addr = getelementptr i16 %w_im_3, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="w_im_3_addr"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
VITIS_LOOP_269_3.split:27 %store_ln274 = store i16 %pilot_h_im_load, i10 %w_im_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
VITIS_LOOP_269_3.split:28 %store_ln274 = store i16 %pilot_h_im_1_load, i10 %w_im_1_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
VITIS_LOOP_269_3.split:29 %store_ln274 = store i16 %pilot_h_im_load, i10 %w_im_2_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
VITIS_LOOP_269_3.split:30 %store_ln274 = store i16 %pilot_h_im_1_load, i10 %w_im_3_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_269_3.split:32 %br_ln266 = br void %VITIS_LOOP_269_3

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
