{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494952779061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494952779070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 17:39:38 2017 " "Processing started: Tue May 16 17:39:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494952779070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494952779070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ROM_Demo -c ROM_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ROM_Demo -c ROM_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494952779070 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1494952779519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_16_8-Behavioral " "Found design unit 1: ROM_16_8-Behavioral" {  } { { "ROM_16_8.vhd" "" { Text "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_16_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494952789578 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_16_8 " "Found entity 1: ROM_16_8" {  } { { "ROM_16_8.vhd" "" { Text "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_16_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494952789578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494952789578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Demo " "Found entity 1: ROM_Demo" {  } { { "ROM_Demo.bdf" "" { Schematic "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494952789581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494952789581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494952789583 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494952789583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494952789583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterupdownn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterupdownn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDownN-Behavioral " "Found design unit 1: CounterUpDownN-Behavioral" {  } { { "CounterUpDownN.vhd" "" { Text "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/CounterUpDownN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494952789584 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDownN " "Found entity 1: CounterUpDownN" {  } { { "CounterUpDownN.vhd" "" { Text "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/CounterUpDownN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494952789584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494952789584 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROM_Demo " "Elaborating entity \"ROM_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494952789633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_16_8 ROM_16_8:rom1 " "Elaborating entity \"ROM_16_8\" for hierarchy \"ROM_16_8:rom1\"" {  } { { "ROM_Demo.bdf" "rom1" { Schematic "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_Demo.bdf" { { 160 576 800 240 "rom1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494952789684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUpDownN CounterUpDownN:counter " "Elaborating entity \"CounterUpDownN\" for hierarchy \"CounterUpDownN:counter\"" {  } { { "ROM_Demo.bdf" "counter" { Schematic "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_Demo.bdf" { { 392 320 496 504 "counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494952789692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:freqDivider " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:freqDivider\"" {  } { { "ROM_Demo.bdf" "freqDivider" { Schematic "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_Demo.bdf" { { 392 128 272 472 "freqDivider" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494952789699 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "ROM_Demo.bdf" "" { Schematic "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_Demo.bdf" { { 184 824 1002 200 "LEDR\[7..0\]" "" } { 416 832 1018 432 "LEDR\[15..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494952790217 "|ROM_Demo|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "ROM_Demo.bdf" "" { Schematic "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_Demo.bdf" { { 184 824 1002 200 "LEDR\[7..0\]" "" } { 416 832 1018 432 "LEDR\[15..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494952790217 "|ROM_Demo|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "ROM_Demo.bdf" "" { Schematic "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_Demo.bdf" { { 184 824 1002 200 "LEDR\[7..0\]" "" } { 416 832 1018 432 "LEDR\[15..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494952790217 "|ROM_Demo|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ROM_Demo.bdf" "" { Schematic "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_Demo.bdf" { { 184 824 1002 200 "LEDR\[7..0\]" "" } { 416 832 1018 432 "LEDR\[15..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494952790217 "|ROM_Demo|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ROM_Demo.bdf" "" { Schematic "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_Demo.bdf" { { 184 824 1002 200 "LEDR\[7..0\]" "" } { 416 832 1018 432 "LEDR\[15..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494952790217 "|ROM_Demo|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ROM_Demo.bdf" "" { Schematic "C:/Users/Pedro/Documents/Universidade de Aveiro/LSD/LSD-Docs/Aula10/Parte1/ROM_Demo.bdf" { { 184 824 1002 200 "LEDR\[7..0\]" "" } { 416 832 1018 432 "LEDR\[15..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494952790217 "|ROM_Demo|LEDR[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494952790217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494952790308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494952790868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494952790868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494952790906 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494952790906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494952790906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494952790906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494952790921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 17:39:50 2017 " "Processing ended: Tue May 16 17:39:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494952790921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494952790921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494952790921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494952790921 ""}
