

================================================================
== Vitis HLS Report for 'encryfinal_Pipeline_VITIS_LOOP_50_4'
================================================================
* Date:           Thu Feb  6 20:26:40 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encryptionfinale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        4|  268435457|  40.000 ns|  2.684 sec|    4|  268435457|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |      Trip     |          |
        |     Loop Name     |   min   |    max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |- VITIS_LOOP_50_4  |        2|  268435455|         2|          1|          1|  2 ~ 268435455|       yes|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%step_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %step"   --->   Operation 6 'read' 'step_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln50 = store i5 0, i5 %i" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 7 'store' 'store_ln50' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc45.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 9 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i5 %i_3" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 10 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.45ns)   --->   "%icmp_ln50 = icmp_eq  i25 %zext_ln50_1, i25 %step_read" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 11 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 268435455, i64 134217727"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.86ns)   --->   "%add_ln50 = add i5 %i_3, i5 1" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 13 'add' 'add_ln50' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc45.i.split, void %for.inc48.i.loopexit.exitStub" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 14 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %i_3" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 15 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i64 %temp, i64 0, i64 %zext_ln50" [encryptionfinale/chaotic_encrypt.cpp:51->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 16 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%temp_load = load i4 %temp_addr" [encryptionfinale/chaotic_encrypt.cpp:51->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 17 'load' 'temp_load' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln50 = store i5 %add_ln50, i5 %i" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 18 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.61>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 19 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 20 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%temp_load = load i4 %temp_addr" [encryptionfinale/chaotic_encrypt.cpp:51->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 21 'load' 'temp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%transformedSignal_addr = getelementptr i64 %transformedSignal, i64 0, i64 %zext_ln50" [encryptionfinale/chaotic_encrypt.cpp:51->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 22 'getelementptr' 'transformedSignal_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.25ns)   --->   "%store_ln51 = store i64 %temp_load, i4 %transformedSignal_addr" [encryptionfinale/chaotic_encrypt.cpp:51->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 23 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc45.i" [encryptionfinale/chaotic_encrypt.cpp:50->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 24 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ step]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ transformedSignal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
step_read              (read             ) [ 000]
store_ln50             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_3                    (load             ) [ 000]
zext_ln50_1            (zext             ) [ 000]
icmp_ln50              (icmp             ) [ 010]
speclooptripcount_ln0  (speclooptripcount) [ 000]
add_ln50               (add              ) [ 000]
br_ln50                (br               ) [ 000]
zext_ln50              (zext             ) [ 011]
temp_addr              (getelementptr    ) [ 011]
store_ln50             (store            ) [ 000]
specpipeline_ln50      (specpipeline     ) [ 000]
specloopname_ln50      (specloopname     ) [ 000]
temp_load              (load             ) [ 000]
transformedSignal_addr (getelementptr    ) [ 000]
store_ln51             (store            ) [ 000]
br_ln50                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="step">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="step"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="transformedSignal">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transformedSignal"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="step_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="25" slack="0"/>
<pin id="42" dir="0" index="1" bw="25" slack="0"/>
<pin id="43" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="step_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="temp_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="4" slack="0"/>
<pin id="55" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="transformedSignal_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="1"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transformedSignal_addr/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln51_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln50_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="5" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_3_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln50_1_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln50_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="0" index="1" bw="25" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln50_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln50_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln50_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="zext_ln50_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50 "/>
</bind>
</comp>

<comp id="122" class="1005" name="temp_addr_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="53" pin="3"/><net_sink comp="66" pin=1"/></net>

<net id="72"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="40" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="78" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="78" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="106"><net_src comp="91" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="36" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="112"><net_src comp="107" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="113"><net_src comp="107" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="120"><net_src comp="97" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="125"><net_src comp="46" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="53" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: transformedSignal | {2 }
 - Input state : 
	Port: encryfinal_Pipeline_VITIS_LOOP_50_4 : step | {1 }
	Port: encryfinal_Pipeline_VITIS_LOOP_50_4 : temp | {1 2 }
  - Chain level:
	State 1
		store_ln50 : 1
		i_3 : 1
		zext_ln50_1 : 2
		icmp_ln50 : 3
		add_ln50 : 2
		br_ln50 : 4
		zext_ln50 : 2
		temp_addr : 3
		temp_load : 4
		store_ln50 : 3
	State 2
		store_ln51 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln50_fu_85   |    0    |    32   |
|----------|----------------------|---------|---------|
|    add   |    add_ln50_fu_91    |    0    |    13   |
|----------|----------------------|---------|---------|
|   read   | step_read_read_fu_40 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln50_1_fu_81  |    0    |    0    |
|          |    zext_ln50_fu_97   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    45   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i_reg_107    |    5   |
|temp_addr_reg_122|    4   |
|zext_ln50_reg_117|   64   |
+-----------------+--------+
|      Total      |   73   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   45   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   73   |   54   |
+-----------+--------+--------+--------+
