{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675957568307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675957568307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 16:46:08 2023 " "Processing started: Thu Feb 09 16:46:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675957568307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675957568307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off video_ip -c video_ip " "Command: quartus_map --read_settings_files=on --write_settings_files=off video_ip -c video_ip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675957568308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675957568889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675957568889 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_ip.v(241) " "Verilog HDL information at video_ip.v(241): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/video_ip.v" "" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 241 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675957578141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/video_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/video_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ip " "Found entity 1: video_ip" {  } { { "verilog/video_ip.v" "" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675957578144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675957578144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_mm_slave_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/avalon_mm_slave_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mm_slave_interface " "Found entity 1: avalon_mm_slave_interface" {  } { { "verilog/avalon_mm_slave_interface.v" "" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_mm_slave_interface.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675957578148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675957578148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_st_sink_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/avalon_st_sink_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_sink_interface " "Found entity 1: avalon_st_sink_interface" {  } { { "verilog/avalon_st_sink_interface.v" "" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675957578152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675957578152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_st_source_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/avalon_st_source_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_source_interface " "Found entity 1: avalon_st_source_interface" {  } { { "verilog/avalon_st_source_interface.v" "" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675957578157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675957578157 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_effects.v(57) " "Verilog HDL information at video_effects.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/video_effects.v" "" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675957578160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/video_effects.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/video_effects.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_effects " "Found entity 1: video_effects" {  } { { "verilog/video_effects.v" "" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675957578162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675957578162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_ip " "Elaborating entity \"video_ip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675957578197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_st_sink_interface avalon_st_sink_interface:U2_AVALON_ST_SINK_1 " "Elaborating entity \"avalon_st_sink_interface\" for hierarchy \"avalon_st_sink_interface:U2_AVALON_ST_SINK_1\"" {  } { { "verilog/video_ip.v" "U2_AVALON_ST_SINK_1" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675957578211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_st_source_interface avalon_st_source_interface:U3_AVALON_ST_SOURCE_1 " "Elaborating entity \"avalon_st_source_interface\" for hierarchy \"avalon_st_source_interface:U3_AVALON_ST_SOURCE_1\"" {  } { { "verilog/video_ip.v" "U3_AVALON_ST_SOURCE_1" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675957578215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mm_slave_interface avalon_mm_slave_interface:U1_AVALON_MM_SLAVE_1 " "Elaborating entity \"avalon_mm_slave_interface\" for hierarchy \"avalon_mm_slave_interface:U1_AVALON_MM_SLAVE_1\"" {  } { { "verilog/video_ip.v" "U1_AVALON_MM_SLAVE_1" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675957578217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_effects video_effects:U4_VIDEO_EFFECTS_1 " "Elaborating entity \"video_effects\" for hierarchy \"video_effects:U4_VIDEO_EFFECTS_1\"" {  } { { "verilog/video_ip.v" "U4_VIDEO_EFFECTS_1" { Text "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675957578221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675957578891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/output_files/video_ip.map.smsg " "Generated suppressed messages file C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/output_files/video_ip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675957580055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675957580153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675957580153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "574 " "Implemented 574 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675957580225 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675957580225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "461 " "Implemented 461 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675957580225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675957580225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675957580239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 16:46:20 2023 " "Processing ended: Thu Feb 09 16:46:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675957580239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675957580239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675957580239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675957580239 ""}
