=====
SETUP
6.552
6.151
12.703
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.360
led_inst/n110_s7
3.507
4.028
led_inst/oe_s1
6.151
=====
SETUP
7.168
5.782
12.950
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.977
3.360
led_inst/n110_s8
3.505
4.026
led_inst/oe_s1
5.782
=====
SETUP
7.445
5.468
12.913
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n74_s2
3.610
4.136
led_inst/n105_s11
4.141
4.657
led_inst/n105_s17
5.007
5.468
led_inst/con_state_0_s1
5.468
=====
SETUP
7.589
5.333
12.923
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n74_s2
3.610
4.136
led_inst/n105_s11
4.141
4.657
led_inst/n102_s10
4.817
5.333
led_inst/con_state_1_s2
5.333
=====
SETUP
7.602
5.063
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n74_s2
3.610
4.136
led_inst/col_addr_1_s0
5.063
=====
SETUP
7.783
4.873
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n74_s2
3.610
4.136
led_inst/col_addr_3_s0
4.873
=====
SETUP
7.793
4.873
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n74_s2
3.610
4.136
led_inst/col_addr_2_s0
4.873
=====
SETUP
7.908
4.758
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.360
led_inst/n110_s7
3.507
4.028
led_inst/con_state_0_s1
4.758
=====
SETUP
7.908
4.758
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.360
led_inst/n110_s7
3.507
4.028
led_inst/con_state_2_s1
4.758
=====
SETUP
8.171
4.486
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n79_s4
3.610
4.136
led_inst/row_addr_4_s0
4.486
=====
SETUP
8.171
4.486
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n79_s4
3.610
4.136
led_inst/row_addr_1_s0
4.486
=====
SETUP
8.171
4.486
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n79_s4
3.610
4.136
led_inst/row_addr_2_s0
4.486
=====
SETUP
8.171
4.486
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n79_s4
3.610
4.136
led_inst/row_addr_3_s0
4.486
=====
SETUP
8.221
4.727
12.948
clk_ibuf
0.000
1.046
led_inst/col_addr_0_s1
2.977
3.360
led_inst/n22_s3
3.507
4.028
led_inst/n22_s2
4.201
4.727
led_inst/col_addr_4_s0
4.727
=====
SETUP
8.236
4.465
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n74_s2
3.610
4.136
led_inst/col_addr_4_s0
4.465
=====
SETUP
8.236
4.465
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_2_s1
2.977
3.345
led_inst/n74_s2
3.610
4.136
led_inst/col_addr_5_s0
4.465
=====
SETUP
8.349
4.598
12.948
clk_ibuf
0.000
1.046
led_inst/col_addr_0_s1
2.977
3.360
led_inst/n22_s3
3.507
4.028
led_inst/n21_s2
4.336
4.598
led_inst/col_addr_5_s0
4.598
=====
SETUP
8.374
4.540
12.913
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.977
3.360
led_inst/n99_s3
3.505
4.021
led_inst/n100_s10
4.023
4.540
led_inst/con_state_2_s1
4.540
=====
SETUP
8.455
4.449
12.904
clk_ibuf
0.000
1.046
led_inst/row_addr_1_s0
2.968
3.350
led_inst/n31_s
3.490
4.053
led_inst/n30_s
4.053
4.103
led_inst/n29_s
4.103
4.153
led_inst/n28_s
4.153
4.449
led_inst/row_addr_4_s0
4.449
=====
SETUP
8.503
4.163
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.977
3.360
led_inst/n82_s2
3.505
4.021
led_inst/wait_cntr_0_s0
4.163
=====
SETUP
8.503
4.163
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.977
3.360
led_inst/n82_s2
3.505
4.021
led_inst/wait_cntr_1_s0
4.163
=====
SETUP
8.555
4.349
12.904
clk_ibuf
0.000
1.046
led_inst/row_addr_1_s0
2.968
3.350
led_inst/n31_s
3.490
4.053
led_inst/n30_s
4.053
4.349
led_inst/row_addr_2_s0
4.349
=====
SETUP
8.558
4.347
12.904
clk_ibuf
0.000
1.046
led_inst/row_addr_1_s0
2.968
3.350
led_inst/n31_s
3.490
4.053
led_inst/n30_s
4.053
4.103
led_inst/n29_s
4.103
4.347
led_inst/row_addr_3_s0
4.347
=====
SETUP
8.683
4.221
12.904
clk_ibuf
0.000
1.046
led_inst/col_addr_0_s1
2.977
3.360
led_inst/n23_s2
3.695
4.221
led_inst/col_addr_3_s0
4.221
=====
SETUP
8.684
4.220
12.904
clk_ibuf
0.000
1.046
led_inst/row_addr_1_s0
2.968
3.350
led_inst/n31_s
3.490
4.220
led_inst/row_addr_1_s0
4.220
=====
HOLD
0.275
1.774
1.499
clk_ibuf
0.000
0.773
led_inst/row_addr_0_s1
1.474
1.615
led_inst/n32_s3
1.621
1.774
led_inst/row_addr_0_s1
1.774
=====
HOLD
0.275
1.774
1.499
clk_ibuf
0.000
0.773
led_inst/wait_cntr_0_s0
1.474
1.615
led_inst/n66_s2
1.621
1.774
led_inst/wait_cntr_0_s0
1.774
=====
HOLD
0.275
1.796
1.521
clk_ibuf
0.000
0.773
led_inst/col_addr_4_s0
1.496
1.637
led_inst/n22_s2
1.643
1.796
led_inst/col_addr_4_s0
1.796
=====
HOLD
0.278
1.777
1.499
clk_ibuf
0.000
0.773
led_inst/col_addr_1_s0
1.474
1.615
led_inst/n25_s2
1.624
1.777
led_inst/col_addr_1_s0
1.777
=====
HOLD
0.300
1.807
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_0_s1
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s
1.807
=====
HOLD
0.328
1.823
1.495
clk_ibuf
0.000
0.773
led_inst/col_addr_3_s0
1.470
1.611
led_inst/n23_s2
1.617
1.823
led_inst/col_addr_3_s0
1.823
=====
HOLD
0.353
1.864
1.511
clk_ibuf
0.000
0.773
led_inst/col_addr_4_s0
1.496
1.637
fb_inst/mem_b_mem_b_0_0_s0
1.864
=====
HOLD
0.356
1.867
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_2_s0
1.470
1.611
fb_inst/mem_b_mem_b_0_0_s0
1.867
=====
HOLD
0.363
1.874
1.511
clk_ibuf
0.000
0.773
led_inst/col_addr_0_s1
1.474
1.615
fb_inst/mem_b_mem_b_0_0_s0
1.874
=====
HOLD
0.364
1.875
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_1_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s0
1.875
=====
HOLD
0.366
1.869
1.503
clk_ibuf
0.000
0.773
led_inst/con_state_1_s2
1.478
1.619
led_inst/n99_s2
1.716
1.869
led_inst/latch_s2
1.869
=====
HOLD
0.366
1.869
1.503
clk_ibuf
0.000
0.773
led_inst/con_state_1_s2
1.478
1.619
led_inst/n106_s2
1.716
1.869
led_inst/re_s2
1.869
=====
HOLD
0.366
1.869
1.503
clk_ibuf
0.000
0.773
led_inst/con_state_1_s2
1.478
1.619
led_inst/n102_s10
1.716
1.869
led_inst/con_state_1_s2
1.869
=====
HOLD
0.367
1.874
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_2_s0
1.470
1.611
fb_inst/mem_b_mem_b_0_0_s
1.874
=====
HOLD
0.368
1.875
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_1_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s
1.875
=====
HOLD
0.370
1.891
1.521
clk_ibuf
0.000
0.773
led_inst/col_addr_5_s0
1.496
1.637
led_inst/n21_s2
1.643
1.891
led_inst/col_addr_5_s0
1.891
=====
HOLD
0.373
1.884
1.511
clk_ibuf
0.000
0.773
led_inst/col_addr_5_s0
1.496
1.637
fb_inst/mem_b_mem_b_0_0_s0
1.884
=====
HOLD
0.374
1.881
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_1_s0
1.474
1.615
fb_inst/mem_b_mem_b_0_0_s
1.881
=====
HOLD
0.376
1.887
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_3_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s0
1.887
=====
HOLD
0.376
1.875
1.499
clk_ibuf
0.000
0.773
led_inst/col_addr_2_s0
1.474
1.615
led_inst/n24_s2
1.627
1.875
led_inst/col_addr_2_s0
1.875
=====
HOLD
0.377
1.888
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_4_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s0
1.888
=====
HOLD
0.377
1.880
1.503
clk_ibuf
0.000
0.773
led_inst/display_clk_s2
1.478
1.619
led_inst/n72_s4
1.625
1.880
led_inst/display_clk_s2
1.880
=====
HOLD
0.379
1.890
1.511
clk_ibuf
0.000
0.773
led_inst/col_addr_3_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s0
1.890
=====
HOLD
0.383
1.890
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_4_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s
1.890
=====
HOLD
0.385
1.892
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_3_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s
1.892
