# GCD-Verilog-DVD-Course-Project
Verilog code that implements GCD finder for pair of numbers from a list, that after running the appropriate scripts like Genus, Innovus and Voltus, will finally get a full and properly chip design after all the necessary steps: synthesis, CTS, placement, route and signoff.
