* ******************************************************************************

* iCEcube Placer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:55:50

* File Generated:     Sep 28 2024 16:22:42

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/ip/ip_Implmnt\sbt\netlist\oadb-fifo_test --outdir C:/Users/gazpa/Desktop/prog_FPGA/ip/ip_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/ip/ip_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/ip/ip_Implmnt\sbt\outputs\placer\fifo_test_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/ip/ip_Implmnt\sbt\netlist\oadb-fifo_test
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/ip/ip_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/ip/ip_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/ip/ip_Implmnt\sbt\netlist\oadb-fifo_test/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	4
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	27
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	49
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	4

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	3
    Combinational LogicCells
        Only LUT         	:	23
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	50/3520
    PLBs                        :	8/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	28/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.4 (sec)

Final Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	4
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	27
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	50/3520
    PLBs                        :	12/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	28/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: fifo_test|Clock | Frequency: 199.31 MHz | Target: 126.90 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.3 sec.

