// Seed: 1848084765
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wire id_2,
    output wor id_3
);
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output wand  id_3,
    input  wand  id_4,
    output uwire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_3
  );
  wire  id_8;
  logic id_9 = id_4;
  assign id_8 = id_4;
endmodule
module module_2 (
    output tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3
    , id_26,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6,
    output uwire id_7,
    output supply1 id_8,
    output tri id_9,
    output wor id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri id_13
    , id_27,
    output wire id_14,
    input tri id_15,
    input supply0 id_16,
    output supply1 id_17,
    output tri1 id_18,
    input wor id_19,
    input wand id_20,
    output tri id_21,
    input tri1 id_22,
    input supply1 id_23,
    output wire id_24
);
  module_0 modCall_1 (
      id_20,
      id_11,
      id_6,
      id_14
  );
endmodule
