/* Generated by Yosys 0.9+4052 (git sha1 a5adb007, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

module circ(a, b, r);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire \U0.U0.new_n15 ;
  wire \U0.U0.new_n24 ;
  wire \U0.po0 ;
  input [8:0] a;
  input [8:0] b;
  output [8:0] r;
  assign \U0.po0  = a[0] ^ b[0];
  assign _00_ = b[7] & ~(a[7]);
  assign _01_ = a[7] & ~(b[7]);
  assign \U0.U0.new_n15  = ~(_01_ | _00_);
  assign _02_ = b[8] & ~(a[8]);
  assign _03_ = a[8] & ~(b[8]);
  assign _04_ = _03_ | _02_;
  assign _05_ = _02_ | ~(_01_);
  assign _06_ = a[4] & ~(b[4]);
  assign _07_ = b[6] | ~(a[6]);
  assign _08_ = _07_ & ~(_06_);
  assign _09_ = a[5] & ~(b[5]);
  assign _10_ = _08_ & ~(_09_);
  assign _11_ = a[5] | ~(b[5]);
  assign _12_ = _07_ & ~(_11_);
  assign _13_ = _12_ | _10_;
  assign _14_ = b[6] & ~(a[6]);
  assign _15_ = _14_ | _13_;
  assign _16_ = _15_ | _00_;
  assign _17_ = _03_ | _01_;
  assign _18_ = _17_ | ~(_16_);
  assign _19_ = _18_ & ~(_02_);
  assign _20_ = _00_ & ~(_19_);
  assign _21_ = _05_ & ~(_20_);
  assign \U0.U0.new_n24  = _04_ & ~(_21_);
  assign r = { \U0.U0.new_n24 , \U0.U0.new_n15 , 6'h2a, \U0.po0  };
endmodule
