{
  "design": {
    "design_info": {
      "boundary_crc": "0xD4F3FFAD0697A014",
      "device": "xc7a100tcsg324-1",
      "name": "Fast_IP_Clock",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "proc_sys_reset_0": "",
      "axi_gpio_0": "",
      "axi_intc_0": "",
      "axi_uart16550_0": "",
      "clk_wiz_0": "",
      "mdm_1": "",
      "microblaze_0": "",
      "xlconcat_0": "",
      "calc_0": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {
          "m02_data_fifo": ""
        },
        "m03_couplers": {},
        "m04_couplers": {
          "auto_cc": ""
        }
      },
      "psram_ip_0": "",
      "system_cache_0": "",
      "proc_sys_reset_1": "",
      "axi_clock_converter_0": ""
    },
    "interface_ports": {
      "push_buttons_5bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "cellular_ram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:emc_rtl:1.0"
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Fast_IP_Clock_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "btnCpuReset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "Fast_IP_Clock_dlmb_v10_0",
            "parameters": {
              "C_LMB_NUM_SLAVES": {
                "value": "1"
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "Fast_IP_Clock_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "Fast_IP_Clock_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              },
              "C_NUM_LMB": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > Fast_IP_Clock microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "Fast_IP_Clock_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "Fast_IP_Clock_lmb_bram_0",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "ilmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Fast_IP_Clock_proc_sys_reset_0_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "Fast_IP_Clock_axi_gpio_0_0",
        "parameters": {
          "C_IS_DUAL": {
            "value": "0"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "push_buttons_5bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "Fast_IP_Clock_axi_intc_0_0",
        "parameters": {
          "C_PROCESSOR_CLK_FREQ_MHZ": {
            "value": "100.0"
          },
          "C_S_AXI_ACLK_FREQ_MHZ": {
            "value": "100"
          }
        }
      },
      "axi_uart16550_0": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "Fast_IP_Clock_axi_uart16550_0_0",
        "parameters": {
          "UART_BOARD_INTERFACE": {
            "value": "usb_uart"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Fast_IP_Clock_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "119.372"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.598"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT2_JITTER": {
            "value": "116.342"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "89.598"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "115"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_JITTER": {
            "value": "130.958"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_JITTER": {
            "value": "167.017"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_JITTER": {
            "value": "167.017"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT5_REQUESTED_PHASE": {
            "value": "0.000"
          },
          "CLKOUT5_USED": {
            "value": "false"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "CLK_OUT1_PORT": {
            "value": "AXIclk"
          },
          "CLK_OUT2_PORT": {
            "value": "CalcClk"
          },
          "CLK_OUT3_PORT": {
            "value": "CalcClk"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_out4"
          },
          "CLK_OUT5_PORT": {
            "value": "clk_out5"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "11.500"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "11.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT4_PHASE": {
            "value": "0.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "Fast_IP_Clock_mdm_1_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_DBG_MEM_ACCESS": {
            "value": "0"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "Fast_IP_Clock_microblaze_0_0",
        "parameters": {
          "C_ADDR_TAG_BITS": {
            "value": "0"
          },
          "C_ALLOW_DCACHE_WR": {
            "value": "1"
          },
          "C_AREA_OPTIMIZED": {
            "value": "0"
          },
          "C_BRANCH_TARGET_CACHE_SIZE": {
            "value": "0"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "14"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "1024"
          },
          "C_DCACHE_FORCE_TAG_LUTRAM": {
            "value": "1"
          },
          "C_DCACHE_LINE_LEN": {
            "value": "8"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_DIV_ZERO_EXCEPTION": {
            "value": "0"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ILL_OPCODE_EXCEPTION": {
            "value": "0"
          },
          "C_INTERCONNECT": {
            "value": "3"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "0"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "0"
          },
          "C_USE_DCACHE": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_FPU": {
            "value": "0"
          },
          "C_USE_HW_MUL": {
            "value": "1"
          },
          "C_USE_ICACHE": {
            "value": "0"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          },
          "C_USE_STACK_PROTECTION": {
            "value": "1"
          },
          "G_USE_EXCEPTIONS": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > Fast_IP_Clock microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "Fast_IP_Clock_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "calc_0": {
        "vlnv": "QuickSilver:hls:calc:1.01",
        "xci_name": "Fast_IP_Clock_calc_0_0",
        "parameters": {
          "C_M_AXI_BUF_R_TARGET_ADDR": {
            "value": "0x80000000"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "Fast_IP_Clock_microblaze_0_axi_periph_3",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M02_HAS_DATA_FIFO": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "Fast_IP_Clock_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "Fast_IP_Clock_s00_data_fifo_0"
              }
            },
            "interface_nets": {
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              },
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "Fast_IP_Clock_m02_data_fifo_0"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m02_data_fifo/S_AXI"
                ]
              },
              "m02_data_fifo_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m02_data_fifo/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m02_data_fifo/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "Fast_IP_Clock_auto_cc_0"
              }
            },
            "interface_nets": {
              "auto_cc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          }
        }
      },
      "psram_ip_0": {
        "vlnv": "OneAcreWood.local:user:psram_ip:1.0",
        "xci_name": "Fast_IP_Clock_psram_ip_0_0"
      },
      "system_cache_0": {
        "vlnv": "xilinx.com:ip:system_cache:4.0",
        "xci_name": "Fast_IP_Clock_system_cache_0_0",
        "parameters": {
          "C_ENABLE_COHERENCY": {
            "value": "1"
          },
          "C_NUM_GENERIC_PORTS": {
            "value": "1"
          },
          "C_NUM_OPTIMIZED_PORTS": {
            "value": "2"
          },
          "C_NUM_WAYS": {
            "value": "4"
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Fast_IP_Clock_proc_sys_reset_0_1",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_clock_converter_0": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "Fast_IP_Clock_axi_clock_converter_0_0"
      }
    },
    "interface_nets": {
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "push_buttons_5bits",
          "axi_gpio_0/GPIO"
        ]
      },
      "psram_ip_0_psram_rtl": {
        "interface_ports": [
          "cellular_ram",
          "psram_ip_0/psram_rtl"
        ]
      },
      "axi_intc_0_interrupt": {
        "interface_ports": [
          "axi_intc_0/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "mdm_1/S_AXI"
        ]
      },
      "axi_uart16550_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uart16550_0/UART"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_intc_0/s_axi"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "calc_0/s_axi_in_parms"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "microblaze_0_M_ACE_DC": {
        "interface_ports": [
          "microblaze_0/M_ACE_DC",
          "system_cache_0/S0_ACE"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "system_cache_0_M0_AXI": {
        "interface_ports": [
          "system_cache_0/M0_AXI",
          "psram_ip_0/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_uart16550_0/S_AXI"
        ]
      },
      "calc_0_m_axi_buf_r": {
        "interface_ports": [
          "calc_0/m_axi_buf_r",
          "axi_clock_converter_0/S_AXI"
        ]
      },
      "axi_clock_converter_0_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_0/M_AXI",
          "system_cache_0/S0_AXI_GEN"
        ]
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_0/AXIclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_intc_0/s_axi_aclk",
          "axi_uart16550_0/s_axi_aclk",
          "microblaze_0_local_memory/LMB_Clk",
          "proc_sys_reset_0/slowest_sync_clk",
          "mdm_1/S_AXI_ACLK",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M03_ACLK",
          "psram_ip_0/s00_axi_aclk",
          "system_cache_0/ACLK",
          "axi_clock_converter_0/m_axi_aclk"
        ]
      },
      "btnCpuReset_1": {
        "ports": [
          "btnCpuReset",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "proc_sys_reset_0/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "mdm_1_Debug_SYS_Rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "proc_sys_reset_0/mb_debug_sys_rst"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked",
          "proc_sys_reset_1/slowest_sync_clk",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "mdm_1/S_AXI_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "axi_intc_0/s_axi_aresetn",
          "axi_uart16550_0/s_axi_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN",
          "psram_ip_0/s00_axi_aresetn",
          "system_cache_0/ARESETN",
          "axi_clock_converter_0/m_axi_aresetn"
        ]
      },
      "SYS_Rst_1": {
        "ports": [
          "proc_sys_reset_0/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_intc_0/intr"
        ]
      },
      "mdm_1_Interrupt": {
        "ports": [
          "mdm_1/Interrupt",
          "xlconcat_0/In0"
        ]
      },
      "axi_uart16550_0_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_0/ip2intc_irpt",
          "xlconcat_0/In1"
        ]
      },
      "clk_wiz_0_CalcClk": {
        "ports": [
          "clk_wiz_0/CalcClk",
          "calc_0/ap_clk",
          "axi_clock_converter_0/s_axi_aclk",
          "microblaze_0_axi_periph/M04_ACLK"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "calc_0/ap_rst_n",
          "axi_clock_converter_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M04_ARESETN"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_calc_0_Reg": {
                "address_block": "/calc_0/s_axi_in_parms/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mdm_1/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_psram_ip_0_S00_AXI_mem": {
                "address_block": "/psram_ip_0/S00_AXI/S00_AXI_mem",
                "offset": "0x80000000",
                "range": "16M"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              }
            }
          }
        }
      },
      "/calc_0": {
        "address_spaces": {
          "Data_m_axi_buf_r": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_psram_ip_0_S00_AXI_mem": {
                "address_block": "/psram_ip_0/S00_AXI/S00_AXI_mem",
                "offset": "0x80000000",
                "range": "16M"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_calc_0_Reg": {
                "address_block": "/calc_0/s_axi_in_parms/Reg",
                "offset": "0x44A00000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mdm_1/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}