Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb  1 17:05:12 2024
| Host         : SNOW-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      6           
TIMING-20  Warning           Non-clocked latch                                                 3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (7)
6. checking no_output_delay (25)
7. checking multiple_clock (150)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: buttonCenter (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttonDown (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttonLeft (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttonRight (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttonUp (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_wiz_0/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (150)
--------------------------------
 There are 150 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.112        0.000                      0                  194        0.125        0.000                      0                  194        3.000        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.112        0.000                      0                  194        0.223        0.000                      0                  194       19.500        0.000                       0                   152  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       34.115        0.000                      0                  194        0.223        0.000                      0                  194       19.500        0.000                       0                   152  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         34.112        0.000                      0                  194        0.125        0.000                      0                  194  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.112        0.000                      0                  194        0.125        0.000                      0                  194  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.112ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.478ns (25.981%)  route 4.211ns (74.019%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.924     4.801    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.067    38.913    Display/vgaColor_reg[11]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 34.112    

Slack (MET) :             34.118ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.478ns (25.981%)  route 4.211ns (74.019%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.924     4.801    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.061    38.919    Display/vgaColor_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 34.118    

Slack (MET) :             34.241ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.478ns (26.558%)  route 4.087ns (73.442%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           1.075     4.678    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.061    38.919    Display/vgaColor_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                 34.241    

Slack (MET) :             34.287ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.478ns (26.876%)  route 4.021ns (73.124%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.735     4.612    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.081    38.899    Display/vgaColor_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                 34.287    

Slack (MET) :             34.411ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.478ns (27.493%)  route 3.898ns (72.507%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.886     4.488    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.081    38.899    Display/vgaColor_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                 34.411    

Slack (MET) :             34.419ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.478ns (27.464%)  route 3.904ns (72.536%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.892     4.494    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.067    38.913    Display/vgaColor_reg[3]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                 34.419    

Slack (MET) :             34.443ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.478ns (27.543%)  route 3.888ns (72.457%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.876     4.479    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.058    38.922    Display/vgaColor_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 34.443    

Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 Display/blockClockCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.952ns (18.296%)  route 4.251ns (81.704%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.627    -0.885    Display/CLK
    SLICE_X5Y16          FDCE                                         r  Display/blockClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  Display/blockClockCounter_reg[1]/Q
                         net (fo=3, routed)           1.456     1.028    Display/blockClockCounter[1]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.152 f  Display/blockClockCounter[23]_i_6/O
                         net (fo=2, routed)           0.792     1.944    Display/blockClockCounter[23]_i_6_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     2.068 f  Display/blockY[9]_i_9/O
                         net (fo=1, routed)           0.403     2.471    Display/blockY[9]_i_9_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124     2.595 f  Display/blockY[9]_i_4/O
                         net (fo=2, routed)           0.819     3.415    Display/blockY[9]_i_4_n_0
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.539 r  Display/blockY[9]_i_1/O
                         net (fo=10, routed)          0.780     4.319    Display/blockY[9]_i_1_n_0
    SLICE_X4Y24          FDCE                                         r  Display/blockY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.500    38.505    Display/CLK
    SLICE_X4Y24          FDCE                                         r  Display/blockY_reg[9]/C
                         clock pessimism              0.577    39.081    
                         clock uncertainty           -0.098    38.984    
    SLICE_X4Y24          FDCE (Setup_fdce_C_CE)      -0.205    38.779    Display/blockY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.511ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.478ns (27.893%)  route 3.821ns (72.107%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.534     4.411    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.058    38.922    Display/vgaColor_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                 34.511    

Slack (MET) :             34.556ns  (required time - arrival time)
  Source:                 Display/blockClockCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.952ns (18.631%)  route 4.158ns (81.369%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.627    -0.885    Display/CLK
    SLICE_X5Y16          FDCE                                         r  Display/blockClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  Display/blockClockCounter_reg[1]/Q
                         net (fo=3, routed)           1.456     1.028    Display/blockClockCounter[1]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.152 f  Display/blockClockCounter[23]_i_6/O
                         net (fo=2, routed)           0.792     1.944    Display/blockClockCounter[23]_i_6_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     2.068 f  Display/blockY[9]_i_9/O
                         net (fo=1, routed)           0.403     2.471    Display/blockY[9]_i_9_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124     2.595 f  Display/blockY[9]_i_4/O
                         net (fo=2, routed)           0.819     3.415    Display/blockY[9]_i_4_n_0
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.539 r  Display/blockY[9]_i_1/O
                         net (fo=10, routed)          0.687     4.225    Display/blockY[9]_i_1_n_0
    SLICE_X4Y23          FDCE                                         r  Display/blockY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502    38.507    Display/CLK
    SLICE_X4Y23          FDCE                                         r  Display/blockY_reg[5]/C
                         clock pessimism              0.577    39.083    
                         clock uncertainty           -0.098    38.986    
    SLICE_X4Y23          FDCE (Setup_fdce_C_CE)      -0.205    38.781    Display/blockY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                 34.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.837%)  route 0.198ns (51.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.198    -0.257    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.048    -0.209 r  Switch2Debouncer/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    Switch2Debouncer/counter[9]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[9]/C
                         clock pessimism              0.274    -0.563    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.131    -0.432    Switch2Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.338%)  route 0.202ns (51.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.202    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  Switch2Debouncer/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    Switch2Debouncer/counter[8]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[8]/C
                         clock pessimism              0.274    -0.563    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.131    -0.432    Switch2Debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.438%)  route 0.198ns (51.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.198    -0.257    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  Switch2Debouncer/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    Switch2Debouncer/counter[6]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[6]/C
                         clock pessimism              0.274    -0.563    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.120    -0.443    Switch2Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.938%)  route 0.202ns (52.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.202    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  Switch2Debouncer/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.208    Switch2Debouncer/counter[7]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[7]/C
                         clock pessimism              0.274    -0.563    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121    -0.442    Switch2Debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.590%)  route 0.176ns (45.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.593    -0.588    Switch1Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.176    -0.248    Switch1Debouncer/state
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.048    -0.200 r  Switch1Debouncer/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    Switch1Debouncer/counter[9]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -0.828    Switch1Debouncer/clk_out1
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[9]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.131    -0.443    Switch1Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.236%)  route 0.176ns (45.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.593    -0.588    Switch1Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.176    -0.248    Switch1Debouncer/state
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  Switch1Debouncer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Switch1Debouncer/counter[6]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -0.828    Switch1Debouncer/clk_out1
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[6]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120    -0.454    Switch1Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 VGASync/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.148%)  route 0.150ns (41.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X2Y21          FDCE                                         r  VGASync/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  VGASync/y_reg[2]/Q
                         net (fo=13, routed)          0.150    -0.282    VGASync/Q[2]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  VGASync/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    VGASync/y[5]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.854    -0.836    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[5]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.490    VGASync/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGASync/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.936%)  route 0.194ns (51.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.582    -0.599    VGASync/clk_out1
    SLICE_X1Y25          FDCE                                         r  VGASync/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  VGASync/x_reg[7]/Q
                         net (fo=11, routed)          0.194    -0.264    VGASync/vgaX[7]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  VGASync/x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    VGASync/x[10]
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.850    -0.840    VGASync/clk_out1
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[10]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092    -0.473    VGASync/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 VGASync/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.808%)  route 0.195ns (51.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.582    -0.599    VGASync/clk_out1
    SLICE_X1Y25          FDCE                                         r  VGASync/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  VGASync/x_reg[7]/Q
                         net (fo=11, routed)          0.195    -0.263    VGASync/vgaX[7]
    SLICE_X1Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.218 r  VGASync/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    VGASync/x[9]
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.850    -0.840    VGASync/clk_out1
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[9]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.091    -0.474    VGASync/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Display/blockClockCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockClockCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.594    Display/CLK
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  Display/blockClockCounter_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.273    Display/blockClockCounter[0]
    SLICE_X3Y19          LUT1 (Prop_lut1_I0_O)        0.042    -0.231 r  Display/blockClockCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    Display/blockClockCounter_0[0]
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.856    -0.834    Display/CLK
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105    -0.489    Display/blockClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y15      ButtonDebouncer/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      ButtonDebouncer/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y16      ButtonDebouncer/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y16      ButtonDebouncer/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      ButtonDebouncer/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      ButtonDebouncer/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      ButtonDebouncer/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      ButtonDebouncer/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y15      ButtonDebouncer/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y15      ButtonDebouncer/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y15      ButtonDebouncer/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y15      ButtonDebouncer/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.115ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.478ns (25.981%)  route 4.211ns (74.019%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.924     4.801    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.067    38.916    Display/vgaColor_reg[11]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 34.115    

Slack (MET) :             34.121ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.478ns (25.981%)  route 4.211ns (74.019%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.924     4.801    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.061    38.922    Display/vgaColor_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 34.121    

Slack (MET) :             34.244ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.478ns (26.558%)  route 4.087ns (73.442%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           1.075     4.678    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.061    38.922    Display/vgaColor_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                 34.244    

Slack (MET) :             34.290ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.478ns (26.876%)  route 4.021ns (73.124%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.735     4.612    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.081    38.902    Display/vgaColor_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                 34.290    

Slack (MET) :             34.414ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.478ns (27.493%)  route 3.898ns (72.507%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.886     4.488    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.081    38.902    Display/vgaColor_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                 34.414    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.478ns (27.464%)  route 3.904ns (72.536%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.892     4.494    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.067    38.916    Display/vgaColor_reg[3]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.446ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.478ns (27.543%)  route 3.888ns (72.457%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.876     4.479    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.058    38.925    Display/vgaColor_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 34.446    

Slack (MET) :             34.463ns  (required time - arrival time)
  Source:                 Display/blockClockCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.952ns (18.296%)  route 4.251ns (81.704%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.627    -0.885    Display/CLK
    SLICE_X5Y16          FDCE                                         r  Display/blockClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  Display/blockClockCounter_reg[1]/Q
                         net (fo=3, routed)           1.456     1.028    Display/blockClockCounter[1]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.152 f  Display/blockClockCounter[23]_i_6/O
                         net (fo=2, routed)           0.792     1.944    Display/blockClockCounter[23]_i_6_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     2.068 f  Display/blockY[9]_i_9/O
                         net (fo=1, routed)           0.403     2.471    Display/blockY[9]_i_9_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124     2.595 f  Display/blockY[9]_i_4/O
                         net (fo=2, routed)           0.819     3.415    Display/blockY[9]_i_4_n_0
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.539 r  Display/blockY[9]_i_1/O
                         net (fo=10, routed)          0.780     4.319    Display/blockY[9]_i_1_n_0
    SLICE_X4Y24          FDCE                                         r  Display/blockY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.500    38.505    Display/CLK
    SLICE_X4Y24          FDCE                                         r  Display/blockY_reg[9]/C
                         clock pessimism              0.577    39.081    
                         clock uncertainty           -0.094    38.987    
    SLICE_X4Y24          FDCE (Setup_fdce_C_CE)      -0.205    38.782    Display/blockY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 34.463    

Slack (MET) :             34.514ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.478ns (27.893%)  route 3.821ns (72.107%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.534     4.411    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.058    38.925    Display/vgaColor_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                 34.514    

Slack (MET) :             34.559ns  (required time - arrival time)
  Source:                 Display/blockClockCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.952ns (18.631%)  route 4.158ns (81.369%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.627    -0.885    Display/CLK
    SLICE_X5Y16          FDCE                                         r  Display/blockClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  Display/blockClockCounter_reg[1]/Q
                         net (fo=3, routed)           1.456     1.028    Display/blockClockCounter[1]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.152 f  Display/blockClockCounter[23]_i_6/O
                         net (fo=2, routed)           0.792     1.944    Display/blockClockCounter[23]_i_6_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     2.068 f  Display/blockY[9]_i_9/O
                         net (fo=1, routed)           0.403     2.471    Display/blockY[9]_i_9_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124     2.595 f  Display/blockY[9]_i_4/O
                         net (fo=2, routed)           0.819     3.415    Display/blockY[9]_i_4_n_0
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.539 r  Display/blockY[9]_i_1/O
                         net (fo=10, routed)          0.687     4.225    Display/blockY[9]_i_1_n_0
    SLICE_X4Y23          FDCE                                         r  Display/blockY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502    38.507    Display/CLK
    SLICE_X4Y23          FDCE                                         r  Display/blockY_reg[5]/C
                         clock pessimism              0.577    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X4Y23          FDCE (Setup_fdce_C_CE)      -0.205    38.784    Display/blockY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                 34.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.837%)  route 0.198ns (51.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.198    -0.257    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.048    -0.209 r  Switch2Debouncer/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    Switch2Debouncer/counter[9]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[9]/C
                         clock pessimism              0.274    -0.563    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.131    -0.432    Switch2Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.338%)  route 0.202ns (51.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.202    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  Switch2Debouncer/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    Switch2Debouncer/counter[8]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[8]/C
                         clock pessimism              0.274    -0.563    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.131    -0.432    Switch2Debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.438%)  route 0.198ns (51.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.198    -0.257    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  Switch2Debouncer/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    Switch2Debouncer/counter[6]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[6]/C
                         clock pessimism              0.274    -0.563    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.120    -0.443    Switch2Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.938%)  route 0.202ns (52.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.202    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  Switch2Debouncer/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.208    Switch2Debouncer/counter[7]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[7]/C
                         clock pessimism              0.274    -0.563    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121    -0.442    Switch2Debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.590%)  route 0.176ns (45.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.593    -0.588    Switch1Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.176    -0.248    Switch1Debouncer/state
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.048    -0.200 r  Switch1Debouncer/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    Switch1Debouncer/counter[9]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -0.828    Switch1Debouncer/clk_out1
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[9]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.131    -0.443    Switch1Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.236%)  route 0.176ns (45.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.593    -0.588    Switch1Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.176    -0.248    Switch1Debouncer/state
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  Switch1Debouncer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Switch1Debouncer/counter[6]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -0.828    Switch1Debouncer/clk_out1
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[6]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120    -0.454    Switch1Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 VGASync/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.148%)  route 0.150ns (41.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X2Y21          FDCE                                         r  VGASync/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  VGASync/y_reg[2]/Q
                         net (fo=13, routed)          0.150    -0.282    VGASync/Q[2]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  VGASync/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    VGASync/y[5]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.854    -0.836    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[5]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.490    VGASync/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGASync/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.936%)  route 0.194ns (51.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.582    -0.599    VGASync/clk_out1
    SLICE_X1Y25          FDCE                                         r  VGASync/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  VGASync/x_reg[7]/Q
                         net (fo=11, routed)          0.194    -0.264    VGASync/vgaX[7]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  VGASync/x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    VGASync/x[10]
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.850    -0.840    VGASync/clk_out1
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[10]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092    -0.473    VGASync/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 VGASync/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.808%)  route 0.195ns (51.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.582    -0.599    VGASync/clk_out1
    SLICE_X1Y25          FDCE                                         r  VGASync/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  VGASync/x_reg[7]/Q
                         net (fo=11, routed)          0.195    -0.263    VGASync/vgaX[7]
    SLICE_X1Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.218 r  VGASync/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    VGASync/x[9]
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.850    -0.840    VGASync/clk_out1
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[9]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.091    -0.474    VGASync/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Display/blockClockCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockClockCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.594    Display/CLK
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  Display/blockClockCounter_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.273    Display/blockClockCounter[0]
    SLICE_X3Y19          LUT1 (Prop_lut1_I0_O)        0.042    -0.231 r  Display/blockClockCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    Display/blockClockCounter_0[0]
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.856    -0.834    Display/CLK
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105    -0.489    Display/blockClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y15      ButtonDebouncer/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      ButtonDebouncer/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y16      ButtonDebouncer/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y16      ButtonDebouncer/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      ButtonDebouncer/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      ButtonDebouncer/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      ButtonDebouncer/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      ButtonDebouncer/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y15      ButtonDebouncer/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y15      ButtonDebouncer/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y15      ButtonDebouncer/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y15      ButtonDebouncer/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y16      ButtonDebouncer/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      ButtonDebouncer/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.112ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.478ns (25.981%)  route 4.211ns (74.019%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.924     4.801    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.067    38.913    Display/vgaColor_reg[11]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 34.112    

Slack (MET) :             34.118ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.478ns (25.981%)  route 4.211ns (74.019%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.924     4.801    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.061    38.919    Display/vgaColor_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 34.118    

Slack (MET) :             34.241ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.478ns (26.558%)  route 4.087ns (73.442%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           1.075     4.678    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.061    38.919    Display/vgaColor_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                 34.241    

Slack (MET) :             34.287ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.478ns (26.876%)  route 4.021ns (73.124%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.735     4.612    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.081    38.899    Display/vgaColor_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                 34.287    

Slack (MET) :             34.411ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.478ns (27.493%)  route 3.898ns (72.507%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.886     4.488    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.081    38.899    Display/vgaColor_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                 34.411    

Slack (MET) :             34.419ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.478ns (27.464%)  route 3.904ns (72.536%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.892     4.494    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.067    38.913    Display/vgaColor_reg[3]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                 34.419    

Slack (MET) :             34.443ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.478ns (27.543%)  route 3.888ns (72.457%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.876     4.479    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.058    38.922    Display/vgaColor_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 34.443    

Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 Display/blockClockCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.952ns (18.296%)  route 4.251ns (81.704%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.627    -0.885    Display/CLK
    SLICE_X5Y16          FDCE                                         r  Display/blockClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  Display/blockClockCounter_reg[1]/Q
                         net (fo=3, routed)           1.456     1.028    Display/blockClockCounter[1]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.152 f  Display/blockClockCounter[23]_i_6/O
                         net (fo=2, routed)           0.792     1.944    Display/blockClockCounter[23]_i_6_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     2.068 f  Display/blockY[9]_i_9/O
                         net (fo=1, routed)           0.403     2.471    Display/blockY[9]_i_9_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124     2.595 f  Display/blockY[9]_i_4/O
                         net (fo=2, routed)           0.819     3.415    Display/blockY[9]_i_4_n_0
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.539 r  Display/blockY[9]_i_1/O
                         net (fo=10, routed)          0.780     4.319    Display/blockY[9]_i_1_n_0
    SLICE_X4Y24          FDCE                                         r  Display/blockY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.500    38.505    Display/CLK
    SLICE_X4Y24          FDCE                                         r  Display/blockY_reg[9]/C
                         clock pessimism              0.577    39.081    
                         clock uncertainty           -0.098    38.984    
    SLICE_X4Y24          FDCE (Setup_fdce_C_CE)      -0.205    38.779    Display/blockY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.511ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.478ns (27.893%)  route 3.821ns (72.107%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.534     4.411    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.058    38.922    Display/vgaColor_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                 34.511    

Slack (MET) :             34.556ns  (required time - arrival time)
  Source:                 Display/blockClockCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.952ns (18.631%)  route 4.158ns (81.369%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.627    -0.885    Display/CLK
    SLICE_X5Y16          FDCE                                         r  Display/blockClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  Display/blockClockCounter_reg[1]/Q
                         net (fo=3, routed)           1.456     1.028    Display/blockClockCounter[1]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.152 f  Display/blockClockCounter[23]_i_6/O
                         net (fo=2, routed)           0.792     1.944    Display/blockClockCounter[23]_i_6_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     2.068 f  Display/blockY[9]_i_9/O
                         net (fo=1, routed)           0.403     2.471    Display/blockY[9]_i_9_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124     2.595 f  Display/blockY[9]_i_4/O
                         net (fo=2, routed)           0.819     3.415    Display/blockY[9]_i_4_n_0
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.539 r  Display/blockY[9]_i_1/O
                         net (fo=10, routed)          0.687     4.225    Display/blockY[9]_i_1_n_0
    SLICE_X4Y23          FDCE                                         r  Display/blockY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502    38.507    Display/CLK
    SLICE_X4Y23          FDCE                                         r  Display/blockY_reg[5]/C
                         clock pessimism              0.577    39.083    
                         clock uncertainty           -0.098    38.986    
    SLICE_X4Y23          FDCE (Setup_fdce_C_CE)      -0.205    38.781    Display/blockY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                 34.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.837%)  route 0.198ns (51.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.198    -0.257    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.048    -0.209 r  Switch2Debouncer/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    Switch2Debouncer/counter[9]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[9]/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.098    -0.466    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.131    -0.335    Switch2Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.338%)  route 0.202ns (51.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.202    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  Switch2Debouncer/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    Switch2Debouncer/counter[8]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[8]/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.098    -0.466    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.131    -0.335    Switch2Debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.438%)  route 0.198ns (51.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.198    -0.257    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  Switch2Debouncer/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    Switch2Debouncer/counter[6]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[6]/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.098    -0.466    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.120    -0.346    Switch2Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.938%)  route 0.202ns (52.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.202    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  Switch2Debouncer/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.208    Switch2Debouncer/counter[7]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[7]/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.098    -0.466    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121    -0.345    Switch2Debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.590%)  route 0.176ns (45.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.593    -0.588    Switch1Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.176    -0.248    Switch1Debouncer/state
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.048    -0.200 r  Switch1Debouncer/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    Switch1Debouncer/counter[9]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -0.828    Switch1Debouncer/clk_out1
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[9]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.131    -0.346    Switch1Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.236%)  route 0.176ns (45.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.593    -0.588    Switch1Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.176    -0.248    Switch1Debouncer/state
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  Switch1Debouncer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Switch1Debouncer/counter[6]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -0.828    Switch1Debouncer/clk_out1
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[6]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120    -0.357    Switch1Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 VGASync/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.148%)  route 0.150ns (41.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X2Y21          FDCE                                         r  VGASync/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  VGASync/y_reg[2]/Q
                         net (fo=13, routed)          0.150    -0.282    VGASync/Q[2]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  VGASync/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    VGASync/y[5]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.854    -0.836    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[5]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.393    VGASync/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 VGASync/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.936%)  route 0.194ns (51.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.582    -0.599    VGASync/clk_out1
    SLICE_X1Y25          FDCE                                         r  VGASync/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  VGASync/x_reg[7]/Q
                         net (fo=11, routed)          0.194    -0.264    VGASync/vgaX[7]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  VGASync/x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    VGASync/x[10]
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.850    -0.840    VGASync/clk_out1
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[10]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092    -0.376    VGASync/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 VGASync/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.808%)  route 0.195ns (51.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.582    -0.599    VGASync/clk_out1
    SLICE_X1Y25          FDCE                                         r  VGASync/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  VGASync/x_reg[7]/Q
                         net (fo=11, routed)          0.195    -0.263    VGASync/vgaX[7]
    SLICE_X1Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.218 r  VGASync/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    VGASync/x[9]
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.850    -0.840    VGASync/clk_out1
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[9]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.091    -0.377    VGASync/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Display/blockClockCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockClockCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.594    Display/CLK
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  Display/blockClockCounter_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.273    Display/blockClockCounter[0]
    SLICE_X3Y19          LUT1 (Prop_lut1_I0_O)        0.042    -0.231 r  Display/blockClockCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    Display/blockClockCounter_0[0]
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.856    -0.834    Display/CLK
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105    -0.392    Display/blockClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.112ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.478ns (25.981%)  route 4.211ns (74.019%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.924     4.801    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.067    38.913    Display/vgaColor_reg[11]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 34.112    

Slack (MET) :             34.118ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.478ns (25.981%)  route 4.211ns (74.019%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.924     4.801    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.061    38.919    Display/vgaColor_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 34.118    

Slack (MET) :             34.241ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.478ns (26.558%)  route 4.087ns (73.442%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           1.075     4.678    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.061    38.919    Display/vgaColor_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                 34.241    

Slack (MET) :             34.287ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.478ns (26.876%)  route 4.021ns (73.124%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.735     4.612    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.081    38.899    Display/vgaColor_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                 34.287    

Slack (MET) :             34.411ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.478ns (27.493%)  route 3.898ns (72.507%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.886     4.488    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.081    38.899    Display/vgaColor_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                 34.411    

Slack (MET) :             34.419ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.478ns (27.464%)  route 3.904ns (72.536%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.892     4.494    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.067    38.913    Display/vgaColor_reg[3]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                 34.419    

Slack (MET) :             34.443ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.478ns (27.543%)  route 3.888ns (72.457%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 f  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 r  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.687     3.478    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.602 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.876     4.479    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.058    38.922    Display/vgaColor_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 34.443    

Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 Display/blockClockCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.952ns (18.296%)  route 4.251ns (81.704%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.627    -0.885    Display/CLK
    SLICE_X5Y16          FDCE                                         r  Display/blockClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  Display/blockClockCounter_reg[1]/Q
                         net (fo=3, routed)           1.456     1.028    Display/blockClockCounter[1]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.152 f  Display/blockClockCounter[23]_i_6/O
                         net (fo=2, routed)           0.792     1.944    Display/blockClockCounter[23]_i_6_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     2.068 f  Display/blockY[9]_i_9/O
                         net (fo=1, routed)           0.403     2.471    Display/blockY[9]_i_9_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124     2.595 f  Display/blockY[9]_i_4/O
                         net (fo=2, routed)           0.819     3.415    Display/blockY[9]_i_4_n_0
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.539 r  Display/blockY[9]_i_1/O
                         net (fo=10, routed)          0.780     4.319    Display/blockY[9]_i_1_n_0
    SLICE_X4Y24          FDCE                                         r  Display/blockY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.500    38.505    Display/CLK
    SLICE_X4Y24          FDCE                                         r  Display/blockY_reg[9]/C
                         clock pessimism              0.577    39.081    
                         clock uncertainty           -0.098    38.984    
    SLICE_X4Y24          FDCE (Setup_fdce_C_CE)      -0.205    38.779    Display/blockY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.511ns  (required time - arrival time)
  Source:                 VGASync/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/vgaColor_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.478ns (27.893%)  route 3.821ns (72.107%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  VGASync/y_reg[10]/Q
                         net (fo=9, routed)           1.281     0.850    Display/vgaColor2_carry__0_0[10]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     0.974 r  Display/vgaColor2_carry__0_i_1/O
                         net (fo=1, routed)           0.636     1.609    Display/vgaColor2_carry__0_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     2.054 r  Display/vgaColor2_carry__0/CO[1]
                         net (fo=1, routed)           0.408     2.462    VGASync/vgaColor_reg[11][0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.329     2.791 f  VGASync/vgaColor[11]_i_3/O
                         net (fo=2, routed)           0.962     3.753    VGASync/vgaColor[11]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.877 r  VGASync/vgaColor[11]_i_1/O
                         net (fo=4, routed)           0.534     4.411    Display/D[2]
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    38.514    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.058    38.922    Display/vgaColor_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                 34.511    

Slack (MET) :             34.556ns  (required time - arrival time)
  Source:                 Display/blockClockCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.952ns (18.631%)  route 4.158ns (81.369%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.627    -0.885    Display/CLK
    SLICE_X5Y16          FDCE                                         r  Display/blockClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  Display/blockClockCounter_reg[1]/Q
                         net (fo=3, routed)           1.456     1.028    Display/blockClockCounter[1]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.152 f  Display/blockClockCounter[23]_i_6/O
                         net (fo=2, routed)           0.792     1.944    Display/blockClockCounter[23]_i_6_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124     2.068 f  Display/blockY[9]_i_9/O
                         net (fo=1, routed)           0.403     2.471    Display/blockY[9]_i_9_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124     2.595 f  Display/blockY[9]_i_4/O
                         net (fo=2, routed)           0.819     3.415    Display/blockY[9]_i_4_n_0
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.539 r  Display/blockY[9]_i_1/O
                         net (fo=10, routed)          0.687     4.225    Display/blockY[9]_i_1_n_0
    SLICE_X4Y23          FDCE                                         r  Display/blockY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502    38.507    Display/CLK
    SLICE_X4Y23          FDCE                                         r  Display/blockY_reg[5]/C
                         clock pessimism              0.577    39.083    
                         clock uncertainty           -0.098    38.986    
    SLICE_X4Y23          FDCE (Setup_fdce_C_CE)      -0.205    38.781    Display/blockY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                 34.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.837%)  route 0.198ns (51.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.198    -0.257    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.048    -0.209 r  Switch2Debouncer/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    Switch2Debouncer/counter[9]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[9]/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.098    -0.466    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.131    -0.335    Switch2Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.338%)  route 0.202ns (51.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.202    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  Switch2Debouncer/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    Switch2Debouncer/counter[8]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[8]/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.098    -0.466    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.131    -0.335    Switch2Debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.438%)  route 0.198ns (51.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.198    -0.257    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  Switch2Debouncer/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    Switch2Debouncer/counter[6]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[6]/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.098    -0.466    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.120    -0.346    Switch2Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Switch2Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch2Debouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.938%)  route 0.202ns (52.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Switch2Debouncer/clk_out1
    SLICE_X3Y21          FDCE                                         r  Switch2Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Switch2Debouncer/state_reg/Q
                         net (fo=20, routed)          0.202    -0.253    Switch2Debouncer/state_reg_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  Switch2Debouncer/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.208    Switch2Debouncer/counter[7]_i_1__0_n_0
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.852    -0.838    Switch2Debouncer/clk_out1
    SLICE_X6Y21          FDCE                                         r  Switch2Debouncer/counter_reg[7]/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.098    -0.466    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121    -0.345    Switch2Debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.590%)  route 0.176ns (45.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.593    -0.588    Switch1Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.176    -0.248    Switch1Debouncer/state
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.048    -0.200 r  Switch1Debouncer/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    Switch1Debouncer/counter[9]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -0.828    Switch1Debouncer/clk_out1
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[9]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.131    -0.346    Switch1Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Switch1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch1Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.236%)  route 0.176ns (45.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.593    -0.588    Switch1Debouncer/clk_out1
    SLICE_X2Y11          FDCE                                         r  Switch1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  Switch1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.176    -0.248    Switch1Debouncer/state
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  Switch1Debouncer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Switch1Debouncer/counter[6]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.862    -0.828    Switch1Debouncer/clk_out1
    SLICE_X2Y12          FDCE                                         r  Switch1Debouncer/counter_reg[6]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120    -0.357    Switch1Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 VGASync/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.148%)  route 0.150ns (41.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    VGASync/clk_out1
    SLICE_X2Y21          FDCE                                         r  VGASync/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  VGASync/y_reg[2]/Q
                         net (fo=13, routed)          0.150    -0.282    VGASync/Q[2]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  VGASync/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    VGASync/y[5]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.854    -0.836    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[5]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.092    -0.393    VGASync/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 VGASync/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.936%)  route 0.194ns (51.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.582    -0.599    VGASync/clk_out1
    SLICE_X1Y25          FDCE                                         r  VGASync/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  VGASync/x_reg[7]/Q
                         net (fo=11, routed)          0.194    -0.264    VGASync/vgaX[7]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  VGASync/x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    VGASync/x[10]
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.850    -0.840    VGASync/clk_out1
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[10]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092    -0.376    VGASync/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 VGASync/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGASync/x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.808%)  route 0.195ns (51.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.582    -0.599    VGASync/clk_out1
    SLICE_X1Y25          FDCE                                         r  VGASync/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  VGASync/x_reg[7]/Q
                         net (fo=11, routed)          0.195    -0.263    VGASync/vgaX[7]
    SLICE_X1Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.218 r  VGASync/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    VGASync/x[9]
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.850    -0.840    VGASync/clk_out1
    SLICE_X1Y24          FDCE                                         r  VGASync/x_reg[9]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.091    -0.377    VGASync/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Display/blockClockCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Display/blockClockCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.594    Display/CLK
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  Display/blockClockCounter_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.273    Display/blockClockCounter[0]
    SLICE_X3Y19          LUT1 (Prop_lut1_I0_O)        0.042    -0.231 r  Display/blockClockCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    Display/blockClockCounter_0[0]
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.856    -0.834    Display/CLK
    SLICE_X3Y19          FDCE                                         r  Display/blockClockCounter_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105    -0.392    Display/blockClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.161    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.421ns (59.967%)  route 2.951ns (40.033%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.677     1.444    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     1.568 r  Switch2Debouncer/leds_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.274     3.842    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.372 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.372    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 4.184ns (61.811%)  route 2.585ns (38.189%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.277     0.836    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.124     0.960 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          2.308     3.268    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     6.769 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.769    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 4.188ns (65.074%)  route 2.248ns (34.926%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.297     0.856    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     0.980 r  Switch1Debouncer/leds_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.950     2.931    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.435 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.435    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.829ns  (logic 1.585ns (41.401%)  route 2.244ns (58.599%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_IBUF[1]_inst/O
                         net (fo=23, routed)          1.351     2.812    Switch2Debouncer/switches_IBUF[0]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     2.936 f  Switch2Debouncer/out_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.893     3.829    Switch2Debouncer/out_reg_LDC_i_2__1_n_0
    SLICE_X3Y24          LDCE                                         f  Switch2Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            ButtonDebouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.710ns  (logic 1.578ns (42.524%)  route 2.133ns (57.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttonUp_IBUF_inst/O
                         net (fo=4, routed)           1.588     3.042    ButtonDebouncer/buttonUp_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     3.166 f  ButtonDebouncer/out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.545     3.710    ButtonDebouncer/out_reg_LDC_i_2_n_0
    SLICE_X0Y17          LDCE                                         f  ButtonDebouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.699ns  (logic 1.577ns (42.631%)  route 2.122ns (57.369%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_IBUF[0]_inst/O
                         net (fo=23, routed)          1.723     3.176    Switch1Debouncer/switches_IBUF[0]
    SLICE_X3Y13          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  Switch1Debouncer/out_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.399     3.699    Switch1Debouncer/out_reg_LDC_i_2__0_n_0
    SLICE_X3Y13          LDCE                                         f  Switch1Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttonLeft
                            (input port)
  Destination:            ButtonDebouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.264ns (28.915%)  route 0.650ns (71.085%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttonLeft (IN)
                         net (fo=0)                   0.000     0.000    buttonLeft
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  buttonLeft_IBUF_inst/O
                         net (fo=4, routed)           0.458     0.678    ButtonDebouncer/buttonLeft_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.723 f  ButtonDebouncer/out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.192     0.914    ButtonDebouncer/out_reg_LDC_i_2_n_0
    SLICE_X0Y17          LDCE                                         f  ButtonDebouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.098ns  (logic 0.266ns (24.223%)  route 0.832ns (75.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=23, routed)          0.701     0.922    Switch1Debouncer/switches_IBUF[0]
    SLICE_X3Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.967 f  Switch1Debouncer/out_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.131     1.098    Switch1Debouncer/out_reg_LDC_i_2__0_n_0
    SLICE_X3Y13          LDCE                                         f  Switch1Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.200ns  (logic 0.274ns (22.859%)  route 0.926ns (77.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=23, routed)          0.550     0.780    Switch2Debouncer/switches_IBUF[0]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.045     0.825 f  Switch2Debouncer/out_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.376     1.200    Switch2Debouncer/out_reg_LDC_i_2__1_n_0
    SLICE_X3Y24          LDCE                                         f  Switch2Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.409ns (71.065%)  route 0.574ns (28.935%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.102     0.260    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.045     0.305 r  Switch1Debouncer/leds_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.471     0.777    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.983 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.983    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.405ns (67.036%)  route 0.691ns (32.964%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.593     0.894    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.096 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.096    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.501ns (63.645%)  route 0.857ns (36.355%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.251     0.476    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.045     0.521 r  Switch2Debouncer/leds_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.606     1.127    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.358 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.358    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 4.381ns (50.918%)  route 4.223ns (49.082%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.827     0.386    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I2_O)        0.153     0.539 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.396     3.934    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     7.644 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.644    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.603ns  (logic 4.426ns (51.448%)  route 4.177ns (48.552%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.841     0.400    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.157     0.557 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.335     3.892    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.751     7.643 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.643    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.542ns  (logic 4.548ns (53.243%)  route 3.994ns (46.757%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.478    -0.482 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.885     0.404    SevenSegmentDisplay/currentDigit[1]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.323     0.727 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.108     3.835    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747     7.582 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.582    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.530ns  (logic 4.173ns (48.925%)  route 4.357ns (51.075%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.841     0.400    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.524 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.516     4.039    sevenSegmentSegments_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.571 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.571    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.513ns  (logic 4.272ns (50.181%)  route 4.241ns (49.819%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.478    -0.482 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.885     0.404    SevenSegmentDisplay/currentDigit[1]
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.295     0.699 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.356     4.055    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.554 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.554    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.152ns (49.661%)  route 4.209ns (50.339%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.827     0.386    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.510 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.382     3.892    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.402 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.402    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.160ns  (logic 4.146ns (50.815%)  route 4.013ns (49.185%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.841     0.400    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.524 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.172     3.696    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.200 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.200    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGASync/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaVsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 4.345ns (54.278%)  route 3.660ns (45.722%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  VGASync/y_reg[9]/Q
                         net (fo=10, routed)          0.827     0.359    VGASync/Q[9]
    SLICE_X0Y22          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  VGASync/vgaVsync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.942     1.599    VGASync/vgaVsync_OBUF_inst_i_3_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.124     1.723 r  VGASync/vgaVsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.892     3.615    vgaVsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     7.118 r  vgaVsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.118    vgaVsync
    R19                                                               r  vgaVsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGASync/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaHsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.887ns  (logic 4.201ns (53.256%)  route 3.687ns (46.744%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.894    VGASync/clk_out1
    SLICE_X1Y25          FDCE                                         r  VGASync/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  VGASync/x_reg[7]/Q
                         net (fo=11, routed)          1.150     0.713    VGASync/vgaX[7]
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.124     0.837 r  VGASync/vgaHsync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.675     1.511    VGASync/vgaHsync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.635 r  VGASync/vgaHsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.862     3.497    vgaHsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.994 r  vgaHsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.994    vgaHsync
    P19                                                               r  vgaHsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 4.178ns (52.936%)  route 3.714ns (47.064%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.841     0.400    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.524 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.873     3.397    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.932 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.932    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.627ns  (logic 1.345ns (82.636%)  route 0.283ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.283    -0.170    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.034 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.034    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.338ns (80.363%)  route 0.327ns (19.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.327    -0.126    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.071 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.071    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.346ns (79.106%)  route 0.355ns (20.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.355    -0.097    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.108 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.108    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.367ns (79.346%)  route 0.356ns (20.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[3]/Q
                         net (fo=1, routed)           0.356    -0.097    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.129 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.129    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.361ns (78.159%)  route 0.380ns (21.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.380    -0.072    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.148 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.148    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.366ns (76.611%)  route 0.417ns (23.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           0.417    -0.035    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.189 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.189    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.363ns (75.901%)  route 0.433ns (24.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Display/CLK
    SLICE_X0Y27          FDRE                                         r  Display/vgaColor_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Display/vgaColor_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.433    -0.023    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.199 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.199    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.361ns (75.466%)  route 0.443ns (24.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           0.443    -0.010    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.210 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.210    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.348ns (72.574%)  route 0.509ns (27.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Display/CLK
    SLICE_X0Y27          FDRE                                         r  Display/vgaColor_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Display/vgaColor_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           0.509     0.054    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.260 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.260    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.366ns (73.302%)  route 0.497ns (26.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.497     0.045    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.270 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.270    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 4.381ns (50.918%)  route 4.223ns (49.082%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.827     0.386    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I2_O)        0.153     0.539 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.396     3.934    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     7.644 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.644    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.603ns  (logic 4.426ns (51.448%)  route 4.177ns (48.552%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.841     0.400    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.157     0.557 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.335     3.892    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.751     7.643 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.643    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.542ns  (logic 4.548ns (53.243%)  route 3.994ns (46.757%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.478    -0.482 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.885     0.404    SevenSegmentDisplay/currentDigit[1]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.323     0.727 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.108     3.835    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747     7.582 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.582    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.530ns  (logic 4.173ns (48.925%)  route 4.357ns (51.075%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.841     0.400    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.524 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.516     4.039    sevenSegmentSegments_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.571 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.571    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.513ns  (logic 4.272ns (50.181%)  route 4.241ns (49.819%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.478    -0.482 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.885     0.404    SevenSegmentDisplay/currentDigit[1]
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.295     0.699 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.356     4.055    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.554 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.554    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.152ns (49.661%)  route 4.209ns (50.339%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.827     0.386    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.510 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.382     3.892    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.402 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.402    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.160ns  (logic 4.146ns (50.815%)  route 4.013ns (49.185%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.841     0.400    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.524 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.172     3.696    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.200 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.200    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGASync/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaVsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 4.345ns (54.278%)  route 3.660ns (45.722%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.888    VGASync/clk_out1
    SLICE_X1Y21          FDCE                                         r  VGASync/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  VGASync/y_reg[9]/Q
                         net (fo=10, routed)          0.827     0.359    VGASync/Q[9]
    SLICE_X0Y22          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  VGASync/vgaVsync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.942     1.599    VGASync/vgaVsync_OBUF_inst_i_3_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.124     1.723 r  VGASync/vgaVsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.892     3.615    vgaVsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     7.118 r  vgaVsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.118    vgaVsync
    R19                                                               r  vgaVsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGASync/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaHsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.887ns  (logic 4.201ns (53.256%)  route 3.687ns (46.744%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.894    VGASync/clk_out1
    SLICE_X1Y25          FDCE                                         r  VGASync/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  VGASync/x_reg[7]/Q
                         net (fo=11, routed)          1.150     0.713    VGASync/vgaX[7]
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.124     0.837 r  VGASync/vgaHsync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.675     1.511    VGASync/vgaHsync_OBUF_inst_i_2_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.635 r  VGASync/vgaHsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.862     3.497    vgaHsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.994 r  vgaHsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.994    vgaHsync
    P19                                                               r  vgaHsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 4.178ns (52.936%)  route 3.714ns (47.064%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.552    -0.960    SevenSegmentDisplay/clk_out1
    SLICE_X12Y22         FDCE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.442 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.841     0.400    SevenSegmentDisplay/currentDigit[0]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.524 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.873     3.397    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.932 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.932    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.627ns  (logic 1.345ns (82.636%)  route 0.283ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.283    -0.170    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.034 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.034    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.338ns (80.363%)  route 0.327ns (19.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.327    -0.126    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.071 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.071    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.346ns (79.106%)  route 0.355ns (20.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.355    -0.097    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.108 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.108    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.367ns (79.346%)  route 0.356ns (20.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[3]/Q
                         net (fo=1, routed)           0.356    -0.097    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.129 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.129    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.361ns (78.159%)  route 0.380ns (21.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.380    -0.072    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.148 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.148    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.366ns (76.611%)  route 0.417ns (23.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           0.417    -0.035    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.189 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.189    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.363ns (75.901%)  route 0.433ns (24.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Display/CLK
    SLICE_X0Y27          FDRE                                         r  Display/vgaColor_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Display/vgaColor_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.433    -0.023    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.199 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.199    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.361ns (75.466%)  route 0.443ns (24.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           0.443    -0.010    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.210 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.210    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.348ns (72.574%)  route 0.509ns (27.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.585    -0.596    Display/CLK
    SLICE_X0Y27          FDRE                                         r  Display/vgaColor_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Display/vgaColor_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           0.509     0.054    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.260 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.260    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vgaColor_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.366ns (73.302%)  route 0.497ns (26.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.588    -0.593    Display/CLK
    SLICE_X1Y31          FDRE                                         r  Display/vgaColor_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Display/vgaColor_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.497     0.045    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.270 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.270    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/vgaColor_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.931ns  (logic 1.139ns (23.101%)  route 3.792ns (76.899%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.677     1.444    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     1.568 r  Switch2Debouncer/leds_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.168     2.737    VGASync/leds_OBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.861 r  VGASync/vgaColor[3]_i_2/O
                         net (fo=1, routed)           0.871     3.731    VGASync/vgaColor[3]_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.855 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           1.075     4.931    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    -1.486    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/vgaColor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.747ns  (logic 1.139ns (23.994%)  route 3.608ns (76.007%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.677     1.444    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     1.568 r  Switch2Debouncer/leds_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.168     2.737    VGASync/leds_OBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.861 r  VGASync/vgaColor[3]_i_2/O
                         net (fo=1, routed)           0.871     3.731    VGASync/vgaColor[3]_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.855 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.892     4.747    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    -1.486    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/vgaColor_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.139ns (24.023%)  route 3.602ns (75.977%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.677     1.444    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     1.568 r  Switch2Debouncer/leds_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.168     2.737    VGASync/leds_OBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.861 r  VGASync/vgaColor[3]_i_2/O
                         net (fo=1, routed)           0.871     3.731    VGASync/vgaColor[3]_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.855 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.886     4.741    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    -1.486    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/vgaColor_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.732ns  (logic 1.139ns (24.072%)  route 3.593ns (75.928%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.677     1.444    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     1.568 r  Switch2Debouncer/leds_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.168     2.737    VGASync/leds_OBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.861 r  VGASync/vgaColor[3]_i_2/O
                         net (fo=1, routed)           0.871     3.731    VGASync/vgaColor[3]_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.855 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.876     4.732    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    -1.486    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.713ns  (logic 1.732ns (36.762%)  route 2.980ns (63.238%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          1.478     4.557    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.156     4.713 r  ButtonDebouncer/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     4.713    ButtonDebouncer/counter[8]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.511    -1.484    ButtonDebouncer/CLK
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[8]/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.681ns  (logic 1.700ns (36.330%)  route 2.980ns (63.670%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          1.478     4.557    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.124     4.681 r  ButtonDebouncer/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.681    ButtonDebouncer/counter[7]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.511    -1.484    ButtonDebouncer/CLK
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[7]/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.537ns  (logic 1.726ns (38.056%)  route 2.810ns (61.944%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          1.308     4.387    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.150     4.537 r  ButtonDebouncer/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.537    ButtonDebouncer/counter[3]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.511    -1.484    ButtonDebouncer/CLK
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[3]/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 1.700ns (37.699%)  route 2.810ns (62.301%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          1.308     4.387    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.124     4.511 r  ButtonDebouncer/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.511    ButtonDebouncer/counter[2]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.511    -1.484    ButtonDebouncer/CLK
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[2]/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.491ns  (logic 1.700ns (37.867%)  route 2.790ns (62.133%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 r  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          0.807     3.885    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.124     4.009 r  ButtonDebouncer/out_C_i_1__1/O
                         net (fo=2, routed)           0.482     4.491    ButtonDebouncer/out_C_i_1__1_n_0
    SLICE_X1Y16          FDCE                                         r  ButtonDebouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.512    -1.483    ButtonDebouncer/CLK
    SLICE_X1Y16          FDCE                                         r  ButtonDebouncer/out_reg_C/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 1.729ns (38.842%)  route 2.723ns (61.158%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          1.221     4.299    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.153     4.452 r  ButtonDebouncer/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     4.452    ButtonDebouncer/counter[5]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.511    -1.484    ButtonDebouncer/CLK
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.203ns (67.395%)  route 0.098ns (32.605%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.098     0.256    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  Switch1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.000     0.301    Switch1Debouncer/out_C_i_1_n_0
    SLICE_X2Y13          FDPE                                         r  Switch1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.829    Switch1Debouncer/clk_out1
    SLICE_X2Y13          FDPE                                         r  Switch1Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.203ns (48.294%)  route 0.217ns (51.706%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.098     0.256    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  Switch1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.119     0.420    Switch1Debouncer/out_C_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  Switch1Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.860    -0.830    Switch1Debouncer/clk_out1
    SLICE_X4Y12          FDCE                                         r  Switch1Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.203ns (48.132%)  route 0.219ns (51.868%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.121     0.422    Display/leds_OBUF[0]
    SLICE_X3Y17          FDCE                                         r  Display/blockClockCounter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.832    Display/CLK
    SLICE_X3Y17          FDCE                                         r  Display/blockClockCounter_reg[6]/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.203ns (48.132%)  route 0.219ns (51.868%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.121     0.422    Display/leds_OBUF[0]
    SLICE_X3Y17          FDCE                                         r  Display/blockClockCounter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.832    Display/CLK
    SLICE_X3Y17          FDCE                                         r  Display/blockClockCounter_reg[9]/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch2Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.270ns (60.615%)  route 0.175ns (39.385%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.175     0.400    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.045     0.445 r  Switch2Debouncer/out_C_i_1__0/O
                         net (fo=2, routed)           0.000     0.445    Switch2Debouncer/out_C_i_1__0_n_0
    SLICE_X3Y25          FDPE                                         r  Switch2Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.850    -0.840    Switch2Debouncer/clk_out1
    SLICE_X3Y25          FDPE                                         r  Switch2Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.203ns (40.513%)  route 0.298ns (59.487%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.200     0.501    Display/leds_OBUF[0]
    SLICE_X5Y18          FDCE                                         r  Display/blockClockCounter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.855    -0.835    Display/CLK
    SLICE_X5Y18          FDCE                                         r  Display/blockClockCounter_reg[11]/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.203ns (40.513%)  route 0.298ns (59.487%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.200     0.501    Display/leds_OBUF[0]
    SLICE_X5Y18          FDCE                                         r  Display/blockClockCounter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.855    -0.835    Display/CLK
    SLICE_X5Y18          FDCE                                         r  Display/blockClockCounter_reg[12]/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.203ns (36.527%)  route 0.353ns (63.473%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.255     0.556    Display/leds_OBUF[0]
    SLICE_X5Y19          FDCE                                         r  Display/blockClockCounter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.854    -0.836    Display/CLK
    SLICE_X5Y19          FDCE                                         r  Display/blockClockCounter_reg[15]/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.203ns (36.527%)  route 0.353ns (63.473%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.255     0.556    Display/leds_OBUF[0]
    SLICE_X5Y19          FDCE                                         r  Display/blockClockCounter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.854    -0.836    Display/CLK
    SLICE_X5Y19          FDCE                                         r  Display/blockClockCounter_reg[16]/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.203ns (36.459%)  route 0.354ns (63.541%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.256     0.557    Display/leds_OBUF[0]
    SLICE_X3Y20          FDCE                                         r  Display/blockClockCounter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.855    -0.835    Display/CLK
    SLICE_X3Y20          FDCE                                         r  Display/blockClockCounter_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/vgaColor_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.931ns  (logic 1.139ns (23.101%)  route 3.792ns (76.899%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.677     1.444    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     1.568 r  Switch2Debouncer/leds_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.168     2.737    VGASync/leds_OBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.861 r  VGASync/vgaColor[3]_i_2/O
                         net (fo=1, routed)           0.871     3.731    VGASync/vgaColor[3]_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.855 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           1.075     4.931    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    -1.486    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/vgaColor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.747ns  (logic 1.139ns (23.994%)  route 3.608ns (76.007%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.677     1.444    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     1.568 r  Switch2Debouncer/leds_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.168     2.737    VGASync/leds_OBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.861 r  VGASync/vgaColor[3]_i_2/O
                         net (fo=1, routed)           0.871     3.731    VGASync/vgaColor[3]_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.855 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.892     4.747    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    -1.486    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/vgaColor_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.139ns (24.023%)  route 3.602ns (75.977%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.677     1.444    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     1.568 r  Switch2Debouncer/leds_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.168     2.737    VGASync/leds_OBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.861 r  VGASync/vgaColor[3]_i_2/O
                         net (fo=1, routed)           0.871     3.731    VGASync/vgaColor[3]_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.855 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.886     4.741    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    -1.486    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/vgaColor_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.732ns  (logic 1.139ns (24.072%)  route 3.593ns (75.928%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.677     1.444    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     1.568 r  Switch2Debouncer/leds_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.168     2.737    VGASync/leds_OBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.861 r  VGASync/vgaColor[3]_i_2/O
                         net (fo=1, routed)           0.871     3.731    VGASync/vgaColor[3]_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124     3.855 r  VGASync/vgaColor[3]_i_1/O
                         net (fo=4, routed)           0.876     4.732    Display/D[0]
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.509    -1.486    Display/CLK
    SLICE_X0Y31          FDRE                                         r  Display/vgaColor_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.713ns  (logic 1.732ns (36.762%)  route 2.980ns (63.238%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          1.478     4.557    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.156     4.713 r  ButtonDebouncer/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     4.713    ButtonDebouncer/counter[8]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.511    -1.484    ButtonDebouncer/CLK
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[8]/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.681ns  (logic 1.700ns (36.330%)  route 2.980ns (63.670%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          1.478     4.557    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.124     4.681 r  ButtonDebouncer/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.681    ButtonDebouncer/counter[7]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.511    -1.484    ButtonDebouncer/CLK
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[7]/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.537ns  (logic 1.726ns (38.056%)  route 2.810ns (61.944%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          1.308     4.387    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.150     4.537 r  ButtonDebouncer/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.537    ButtonDebouncer/counter[3]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.511    -1.484    ButtonDebouncer/CLK
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[3]/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 1.700ns (37.699%)  route 2.810ns (62.301%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          1.308     4.387    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.124     4.511 r  ButtonDebouncer/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.511    ButtonDebouncer/counter[2]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.511    -1.484    ButtonDebouncer/CLK
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[2]/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.491ns  (logic 1.700ns (37.867%)  route 2.790ns (62.133%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 r  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          0.807     3.885    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.124     4.009 r  ButtonDebouncer/out_C_i_1__1/O
                         net (fo=2, routed)           0.482     4.491    ButtonDebouncer/out_C_i_1__1_n_0
    SLICE_X1Y16          FDCE                                         r  ButtonDebouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.512    -1.483    ButtonDebouncer/CLK
    SLICE_X1Y16          FDCE                                         r  ButtonDebouncer/out_reg_C/C

Slack:                    inf
  Source:                 buttonDown
                            (input port)
  Destination:            ButtonDebouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 1.729ns (38.842%)  route 2.723ns (61.158%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttonDown (IN)
                         net (fo=0)                   0.000     0.000    buttonDown
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttonDown_IBUF_inst/O
                         net (fo=4, routed)           1.502     2.954    ButtonDebouncer/buttonDown_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ButtonDebouncer/counter[17]_i_3__1/O
                         net (fo=19, routed)          1.221     4.299    ButtonDebouncer/counter[17]_i_3__1_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.153     4.452 r  ButtonDebouncer/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     4.452    ButtonDebouncer/counter[5]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.511    -1.484    ButtonDebouncer/CLK
    SLICE_X6Y15          FDCE                                         r  ButtonDebouncer/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.203ns (67.395%)  route 0.098ns (32.605%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.098     0.256    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  Switch1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.000     0.301    Switch1Debouncer/out_C_i_1_n_0
    SLICE_X2Y13          FDPE                                         r  Switch1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.829    Switch1Debouncer/clk_out1
    SLICE_X2Y13          FDPE                                         r  Switch1Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.203ns (48.294%)  route 0.217ns (51.706%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.098     0.256    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  Switch1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.119     0.420    Switch1Debouncer/out_C_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  Switch1Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.860    -0.830    Switch1Debouncer/clk_out1
    SLICE_X4Y12          FDCE                                         r  Switch1Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.203ns (48.132%)  route 0.219ns (51.868%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.121     0.422    Display/leds_OBUF[0]
    SLICE_X3Y17          FDCE                                         r  Display/blockClockCounter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.832    Display/CLK
    SLICE_X3Y17          FDCE                                         r  Display/blockClockCounter_reg[6]/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.203ns (48.132%)  route 0.219ns (51.868%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.121     0.422    Display/leds_OBUF[0]
    SLICE_X3Y17          FDCE                                         r  Display/blockClockCounter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.832    Display/CLK
    SLICE_X3Y17          FDCE                                         r  Display/blockClockCounter_reg[9]/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch2Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.270ns (60.615%)  route 0.175ns (39.385%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.175     0.400    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.045     0.445 r  Switch2Debouncer/out_C_i_1__0/O
                         net (fo=2, routed)           0.000     0.445    Switch2Debouncer/out_C_i_1__0_n_0
    SLICE_X3Y25          FDPE                                         r  Switch2Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.850    -0.840    Switch2Debouncer/clk_out1
    SLICE_X3Y25          FDPE                                         r  Switch2Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.203ns (40.513%)  route 0.298ns (59.487%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.200     0.501    Display/leds_OBUF[0]
    SLICE_X5Y18          FDCE                                         r  Display/blockClockCounter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.855    -0.835    Display/CLK
    SLICE_X5Y18          FDCE                                         r  Display/blockClockCounter_reg[11]/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.203ns (40.513%)  route 0.298ns (59.487%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.200     0.501    Display/leds_OBUF[0]
    SLICE_X5Y18          FDCE                                         r  Display/blockClockCounter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.855    -0.835    Display/CLK
    SLICE_X5Y18          FDCE                                         r  Display/blockClockCounter_reg[12]/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.203ns (36.527%)  route 0.353ns (63.473%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.255     0.556    Display/leds_OBUF[0]
    SLICE_X5Y19          FDCE                                         r  Display/blockClockCounter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.854    -0.836    Display/CLK
    SLICE_X5Y19          FDCE                                         r  Display/blockClockCounter_reg[15]/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.203ns (36.527%)  route 0.353ns (63.473%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.255     0.556    Display/leds_OBUF[0]
    SLICE_X5Y19          FDCE                                         r  Display/blockClockCounter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.854    -0.836    Display/CLK
    SLICE_X5Y19          FDCE                                         r  Display/blockClockCounter_reg[16]/C

Slack:                    inf
  Source:                 ButtonDebouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Display/blockClockCounter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.203ns (36.459%)  route 0.354ns (63.541%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  ButtonDebouncer/out_reg_LDC/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ButtonDebouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.098     0.256    ButtonDebouncer/out_reg_LDC_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  ButtonDebouncer/leds_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.256     0.557    Display/leds_OBUF[0]
    SLICE_X3Y20          FDCE                                         r  Display/blockClockCounter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.855    -0.835    Display/CLK
    SLICE_X3Y20          FDCE                                         r  Display/blockClockCounter_reg[14]/C





