<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM5300/ip/hpm_uart_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM5300_2ip_2hpm__uart__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_uart_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM5300_2ip_2hpm__uart__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_UART_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_UART_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structUART__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structUART__Type.html#a4222e2ce3e56dfc07eb8a73f8c246037">   13</a></span>    __R  uint8_t  <a class="code hl_variable" href="structUART__Type.html#a4222e2ce3e56dfc07eb8a73f8c246037">RESERVED0</a>[4];                <span class="comment">/* 0x0 - 0x3: Reserved */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structUART__Type.html#a0d7e28ccbb9d7b4f4585a8229d054328">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#a0d7e28ccbb9d7b4f4585a8229d054328">IDLE_CFG</a>;                    <span class="comment">/* 0x4: Idle Configuration Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structUART__Type.html#a1a5024dab2e6e32afed70025ea6b3ad6">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#a1a5024dab2e6e32afed70025ea6b3ad6">ADDR_CFG</a>;                    <span class="comment">/* 0x8: address match config register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structUART__Type.html#aa8b5f1acb66dd604d93c6ad6756aaa86">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#aa8b5f1acb66dd604d93c6ad6756aaa86">IIR2</a>;                        <span class="comment">/* 0xC: Interrupt Identification Register2 */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structUART__Type.html#a9b6c46e45790b57b79931fa3a2db7167">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#a9b6c46e45790b57b79931fa3a2db7167">CFG</a>;                         <span class="comment">/* 0x10: Configuration Register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structUART__Type.html#a947544870070a5119d2cf04195deb59e">   18</a></span>    __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#a947544870070a5119d2cf04195deb59e">OSCR</a>;                        <span class="comment">/* 0x14: Over Sample Control Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structUART__Type.html#acaad40dbd7bd724ce1dc5ad36553c8c3">   19</a></span>    __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#acaad40dbd7bd724ce1dc5ad36553c8c3">FCRR</a>;                        <span class="comment">/* 0x18: FIFO Control Register config */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structUART__Type.html#aec0d0055fcbb94612fdf9c0b3d2ca094">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#aec0d0055fcbb94612fdf9c0b3d2ca094">MOTO_CFG</a>;                    <span class="comment">/* 0x1C: moto system control register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structUART__Type.html#a5f4e5c9268ce70e111d6979d3193978c">   22</a></span>        __R  uint32_t <a class="code hl_variable" href="structUART__Type.html#a5f4e5c9268ce70e111d6979d3193978c">RBR</a>;                     <span class="comment">/* 0x20: Receiver Buffer Register (when DLAB = 0) */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structUART__Type.html#aaf0136840a24456ad964c535aab00d28">   23</a></span>        __W  uint32_t <a class="code hl_variable" href="structUART__Type.html#aaf0136840a24456ad964c535aab00d28">THR</a>;                     <span class="comment">/* 0x20: Transmitter Holding Register (when DLAB = 0) */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structUART__Type.html#ac0040d4240f7e88d48e05f8ff2c572fa">   24</a></span>        __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#ac0040d4240f7e88d48e05f8ff2c572fa">DLL</a>;                     <span class="comment">/* 0x20: Divisor Latch LSB (when DLAB = 1) */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    };</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structUART__Type.html#afb6192a7342ad146b7b6e20657e8558d">   27</a></span>        __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#afb6192a7342ad146b7b6e20657e8558d">IER</a>;                     <span class="comment">/* 0x24: Interrupt Enable Register (when DLAB = 0) */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structUART__Type.html#ad4da956414a893801819c5a5ec0af470">   28</a></span>        __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#ad4da956414a893801819c5a5ec0af470">DLM</a>;                     <span class="comment">/* 0x24: Divisor Latch MSB (when DLAB = 1) */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    };</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structUART__Type.html#a5b61d07fd0a8d6bbc6cff84c2f2102fb">   31</a></span>        __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#a5b61d07fd0a8d6bbc6cff84c2f2102fb">IIR</a>;                     <span class="comment">/* 0x28: Interrupt Identification Register */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structUART__Type.html#a297ffce9ce3d74a5a9359d709d238cd1">   32</a></span>        __W  uint32_t <a class="code hl_variable" href="structUART__Type.html#a297ffce9ce3d74a5a9359d709d238cd1">FCR</a>;                     <span class="comment">/* 0x28: FIFO Control Register */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    };</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structUART__Type.html#a03c1f1c191e1b95f761eb30fe6b412e5">   34</a></span>    __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#a03c1f1c191e1b95f761eb30fe6b412e5">LCR</a>;                         <span class="comment">/* 0x2C: Line Control Register */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structUART__Type.html#a0dd1cf0979cfa189ca732accea97535c">   35</a></span>    __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#a0dd1cf0979cfa189ca732accea97535c">MCR</a>;                         <span class="comment">/* 0x30: Modem Control Register ( */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structUART__Type.html#a7744658d35ff5cb60fd9d452180f595c">   36</a></span>    __R  uint32_t <a class="code hl_variable" href="structUART__Type.html#a7744658d35ff5cb60fd9d452180f595c">LSR</a>;                         <span class="comment">/* 0x34: Line Status Register */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structUART__Type.html#a34261bb8a14896a64528cc10bdb37ac2">   37</a></span>    __R  uint32_t <a class="code hl_variable" href="structUART__Type.html#a34261bb8a14896a64528cc10bdb37ac2">MSR</a>;                         <span class="comment">/* 0x38: Modem Status Register */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structUART__Type.html#aceeceed9ab5c1802b364016cb033de3c">   38</a></span>    __RW uint32_t <a class="code hl_variable" href="structUART__Type.html#aceeceed9ab5c1802b364016cb033de3c">GPR</a>;                         <span class="comment">/* 0x3C: GPR Register */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>} <a class="code hl_struct" href="structUART__Type.html">UART_Type</a>;</div>
</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Bitfield definition for register: IDLE_CFG */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/*</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * TX_IDLE_COND (RW)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> *</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * IDLE Detection Condition</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * 0 - Treat as idle if TX pin is logic one</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * 1 - Treat as idle if UART state machine state is idle</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af32b759b1e7bcca36543b12acc2418f8">   50</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_COND_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#afbebd7269b38fa25c2511e58135ba718">   51</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_COND_SHIFT (25U)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ab3cb87291b75db10f7cba4b20c3d0a6e">   52</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_COND_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_TX_IDLE_COND_SHIFT) &amp; UART_IDLE_CFG_TX_IDLE_COND_MASK)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a668ec819a92291479b479fec4accd560">   53</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_COND_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_TX_IDLE_COND_MASK) &gt;&gt; UART_IDLE_CFG_TX_IDLE_COND_SHIFT)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/*</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * TX_IDLE_EN (RW)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> *</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * UART TX Idle Detect Enable</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * 0 - Disable</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * 1 - Enable</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a2fb53c6b245aae6379ea0b5834423431">   62</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_EN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aca27ed9953dbf882cb4eb16d357a8d6b">   63</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_EN_SHIFT (24U)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ae8ac8d6d1cdfb4f3b262d5a8f3163b61">   64</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_EN_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_TX_IDLE_EN_SHIFT) &amp; UART_IDLE_CFG_TX_IDLE_EN_MASK)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a2741c79402c9b62a9b471125305f97bc">   65</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_EN_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_TX_IDLE_EN_MASK) &gt;&gt; UART_IDLE_CFG_TX_IDLE_EN_SHIFT)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/*</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * TX_IDLE_THR (RW)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> *</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * Threshold for UART transmit Idle detection (in terms of bits)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a0ee4160116789d0d04ca563c28fb25eb">   72</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_THR_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af522ca9b5872c22e01092ef94104cde4">   73</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_THR_SHIFT (16U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad2c3587a1acb5bd8681859ef2679b127">   74</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_THR_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_TX_IDLE_THR_SHIFT) &amp; UART_IDLE_CFG_TX_IDLE_THR_MASK)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a3ee523be43b5d7a3c24f0d0689eb2114">   75</a></span><span class="preprocessor">#define UART_IDLE_CFG_TX_IDLE_THR_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_TX_IDLE_THR_MASK) &gt;&gt; UART_IDLE_CFG_TX_IDLE_THR_SHIFT)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/*</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * RXEN (RW)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> *</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * UART receive enable.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * 0 - hold RX input to high, avoide wrong data input when config pinmux</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * 1 - bypass RX input from PIN</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * software should set it after config pinmux</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ae4eea8555d02ffb1820ddf426aaa61d0">   85</a></span><span class="preprocessor">#define UART_IDLE_CFG_RXEN_MASK (0x800U)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a98f9a07c92fffd150c24d6d7ec34b13c">   86</a></span><span class="preprocessor">#define UART_IDLE_CFG_RXEN_SHIFT (11U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af1477a97bc419ae113c1be43505a4bd1">   87</a></span><span class="preprocessor">#define UART_IDLE_CFG_RXEN_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_RXEN_SHIFT) &amp; UART_IDLE_CFG_RXEN_MASK)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a3fa3bbebe4dd05c4a682b86bb4ca863e">   88</a></span><span class="preprocessor">#define UART_IDLE_CFG_RXEN_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_RXEN_MASK) &gt;&gt; UART_IDLE_CFG_RXEN_SHIFT)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/*</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * RX_IDLE_COND (RW)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> *</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * IDLE Detection Condition</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * 0 - Treat as idle if RX pin is logic one</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * 1 - Treat as idle if UART state machine state is idle</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af00886a21d6714142ac00e6a91e69d23">   97</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_COND_MASK (0x200U)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a48285dba6d1b7c6e9d1308d3d0c980cb">   98</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_COND_SHIFT (9U)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a60500e125ac853634479cb5b44f45c74">   99</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_COND_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_RX_IDLE_COND_SHIFT) &amp; UART_IDLE_CFG_RX_IDLE_COND_MASK)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a5f37bfacb2b560c9e8ea379ce963cda7">  100</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_COND_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_RX_IDLE_COND_MASK) &gt;&gt; UART_IDLE_CFG_RX_IDLE_COND_SHIFT)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/*</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * RX_IDLE_EN (RW)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> *</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * UART Idle Detect Enable</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * 0 - Disable</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * 1 - Enable</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * it should be enabled if enable address match feature</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a69d04e299334d9d04ef9e56d0e9257ad">  110</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9440e34cd31519f6946d68c64ca81470">  111</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a8456839735c0b60d6e443fb4a1608c95">  112</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_EN_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_RX_IDLE_EN_SHIFT) &amp; UART_IDLE_CFG_RX_IDLE_EN_MASK)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aafe75a9998f91bd68266c2e5c54c7bf7">  113</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_EN_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_RX_IDLE_EN_MASK) &gt;&gt; UART_IDLE_CFG_RX_IDLE_EN_SHIFT)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/*</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * RX_IDLE_THR (RW)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> *</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * Threshold for UART Receive Idle detection (in terms of bits)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a64fb957b80494d71272c4499c55a1583">  120</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_THR_MASK (0xFFU)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#affef3967ceecf16436ed7d625b5188bb">  121</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_THR_SHIFT (0U)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aad8d649e04444f7c190ef11477c8a63c">  122</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_THR_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_RX_IDLE_THR_SHIFT) &amp; UART_IDLE_CFG_RX_IDLE_THR_MASK)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a49ebd8261bed70b8b59055583912c9fa">  123</a></span><span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_THR_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_RX_IDLE_THR_MASK) &gt;&gt; UART_IDLE_CFG_RX_IDLE_THR_SHIFT)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/* Bitfield definition for register: ADDR_CFG */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/*</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * TXEN_9BIT (RW)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> *</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * set to use 9bit mode for transmitter,</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * will set the MSB for the first character as address flag, keep 0 for others.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a51b4c35716faf172ac281bde0a69a1f4">  132</a></span><span class="preprocessor">#define UART_ADDR_CFG_TXEN_9BIT_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a09f5f4a60d3cd3c5f0b1c5f019f7a7aa">  133</a></span><span class="preprocessor">#define UART_ADDR_CFG_TXEN_9BIT_SHIFT (20U)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a78b974bac15cb1c8edc6c8dc625ef3b2">  134</a></span><span class="preprocessor">#define UART_ADDR_CFG_TXEN_9BIT_SET(x) (((uint32_t)(x) &lt;&lt; UART_ADDR_CFG_TXEN_9BIT_SHIFT) &amp; UART_ADDR_CFG_TXEN_9BIT_MASK)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a414f94bc18c542947ffb4094097230f1">  135</a></span><span class="preprocessor">#define UART_ADDR_CFG_TXEN_9BIT_GET(x) (((uint32_t)(x) &amp; UART_ADDR_CFG_TXEN_9BIT_MASK) &gt;&gt; UART_ADDR_CFG_TXEN_9BIT_SHIFT)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/*</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * RXEN_ADDR_MSB (RW)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> *</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * set to use MSB as address flag at receiver(actually this is done by software set correct MSB in addr0/addr1).</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * Clr to use first character as address.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * Only needed if enable address match feature</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9672c49c43a0836ba03436a38c77b3f9">  144</a></span><span class="preprocessor">#define UART_ADDR_CFG_RXEN_ADDR_MSB_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad1967e3577b2c7a9acf785c9536b5b2d">  145</a></span><span class="preprocessor">#define UART_ADDR_CFG_RXEN_ADDR_MSB_SHIFT (19U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9c0b690333ffb84b37582f97b6dd6971">  146</a></span><span class="preprocessor">#define UART_ADDR_CFG_RXEN_ADDR_MSB_SET(x) (((uint32_t)(x) &lt;&lt; UART_ADDR_CFG_RXEN_ADDR_MSB_SHIFT) &amp; UART_ADDR_CFG_RXEN_ADDR_MSB_MASK)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a04b21024fae5bd43a363df8898e702e9">  147</a></span><span class="preprocessor">#define UART_ADDR_CFG_RXEN_ADDR_MSB_GET(x) (((uint32_t)(x) &amp; UART_ADDR_CFG_RXEN_ADDR_MSB_MASK) &gt;&gt; UART_ADDR_CFG_RXEN_ADDR_MSB_SHIFT)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/*</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * RXEN_9BIT (RW)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> *</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * set to use 9bit mode for receiver, only valid if rxen_addr_msb is set</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a36a3e6b77b8a385a6235531bb2f458be">  154</a></span><span class="preprocessor">#define UART_ADDR_CFG_RXEN_9BIT_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a622d88bca56df1d9d5443ffcdafca09b">  155</a></span><span class="preprocessor">#define UART_ADDR_CFG_RXEN_9BIT_SHIFT (18U)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aac6bc8cf954f7f711448dc35a0ccd6f5">  156</a></span><span class="preprocessor">#define UART_ADDR_CFG_RXEN_9BIT_SET(x) (((uint32_t)(x) &lt;&lt; UART_ADDR_CFG_RXEN_9BIT_SHIFT) &amp; UART_ADDR_CFG_RXEN_9BIT_MASK)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad601f445bca663564525ebf886a9a2a4">  157</a></span><span class="preprocessor">#define UART_ADDR_CFG_RXEN_9BIT_GET(x) (((uint32_t)(x) &amp; UART_ADDR_CFG_RXEN_9BIT_MASK) &gt;&gt; UART_ADDR_CFG_RXEN_9BIT_SHIFT)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/*</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * A1_EN (RW)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> *</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * enable addr1 compare for the first character.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * If a1_en OR a0_en, then do not receive data if address not match.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * If ~a1_en AND ~a0_en, the receive all data like before.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * NOTE: should set idle_tmout_en if enable address match feature</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a001516035c452c7a6301e7eb83326692">  167</a></span><span class="preprocessor">#define UART_ADDR_CFG_A1_EN_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a40812d1af99dea70beb51759477896af">  168</a></span><span class="preprocessor">#define UART_ADDR_CFG_A1_EN_SHIFT (17U)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a8f06ca975043dedfb39f4368bea7d9b7">  169</a></span><span class="preprocessor">#define UART_ADDR_CFG_A1_EN_SET(x) (((uint32_t)(x) &lt;&lt; UART_ADDR_CFG_A1_EN_SHIFT) &amp; UART_ADDR_CFG_A1_EN_MASK)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a71cd00ce1e523902cf672ee3e1ba99c4">  170</a></span><span class="preprocessor">#define UART_ADDR_CFG_A1_EN_GET(x) (((uint32_t)(x) &amp; UART_ADDR_CFG_A1_EN_MASK) &gt;&gt; UART_ADDR_CFG_A1_EN_SHIFT)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/*</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * A0_EN (RW)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> *</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * enable addr0 compare for the first character</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a90f269d9f2c46071677d6fc566d70384">  177</a></span><span class="preprocessor">#define UART_ADDR_CFG_A0_EN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ac02f6e7ae05b3d7127a196ceb8781104">  178</a></span><span class="preprocessor">#define UART_ADDR_CFG_A0_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a848bb165492e7f9c56b500f4f81d4317">  179</a></span><span class="preprocessor">#define UART_ADDR_CFG_A0_EN_SET(x) (((uint32_t)(x) &lt;&lt; UART_ADDR_CFG_A0_EN_SHIFT) &amp; UART_ADDR_CFG_A0_EN_MASK)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a5dc4848be4ee184cb33d7be54d2a26bc">  180</a></span><span class="preprocessor">#define UART_ADDR_CFG_A0_EN_GET(x) (((uint32_t)(x) &amp; UART_ADDR_CFG_A0_EN_MASK) &gt;&gt; UART_ADDR_CFG_A0_EN_SHIFT)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/*</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * ADDR1 (RW)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> *</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * address 1 fileld.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * in 9bit mode, this is the full address byte.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * For other mode(8/7/6/5bit), MSB should be set for address flag.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * If want address==0 to be matched at 8bit mode, should set addr1=0x80</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a08e16fded2bfb1e4d354005262f9c03b">  190</a></span><span class="preprocessor">#define UART_ADDR_CFG_ADDR1_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4c8e84dfb01e3979e992664097477df7">  191</a></span><span class="preprocessor">#define UART_ADDR_CFG_ADDR1_SHIFT (8U)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a1a81b621e9a6867d1ffbf8f399931384">  192</a></span><span class="preprocessor">#define UART_ADDR_CFG_ADDR1_SET(x) (((uint32_t)(x) &lt;&lt; UART_ADDR_CFG_ADDR1_SHIFT) &amp; UART_ADDR_CFG_ADDR1_MASK)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4f71966ddb4af17e45a02d77ecdb6ec9">  193</a></span><span class="preprocessor">#define UART_ADDR_CFG_ADDR1_GET(x) (((uint32_t)(x) &amp; UART_ADDR_CFG_ADDR1_MASK) &gt;&gt; UART_ADDR_CFG_ADDR1_SHIFT)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/*</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * ADDR0 (RW)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> *</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> * address 0 field.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a628939348e8a95f7831e46dfcbaae837">  200</a></span><span class="preprocessor">#define UART_ADDR_CFG_ADDR0_MASK (0xFFU)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ac23706f2ac7af7bb2c2b0ca786379c16">  201</a></span><span class="preprocessor">#define UART_ADDR_CFG_ADDR0_SHIFT (0U)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a82bf42998067866e357b31d7e5c46cf5">  202</a></span><span class="preprocessor">#define UART_ADDR_CFG_ADDR0_SET(x) (((uint32_t)(x) &lt;&lt; UART_ADDR_CFG_ADDR0_SHIFT) &amp; UART_ADDR_CFG_ADDR0_MASK)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a58b0ded6b16f64090e3c7e50a32e42e4">  203</a></span><span class="preprocessor">#define UART_ADDR_CFG_ADDR0_GET(x) (((uint32_t)(x) &amp; UART_ADDR_CFG_ADDR0_MASK) &gt;&gt; UART_ADDR_CFG_ADDR0_SHIFT)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/* Bitfield definition for register: IIR2 */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/*</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * RXIDLE_FLAG (W1C)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> *</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * UART RX IDLE Flag, assert after rxd high and then rx idle timeout, write one clear</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * 0 - UART RX is busy</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * 1 - UART RX is idle</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#abbd9aca24966de5a657d68fe6c855601">  213</a></span><span class="preprocessor">#define UART_IIR2_RXIDLE_FLAG_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad8dbe86422e81232ac5ad923faf1d0b5">  214</a></span><span class="preprocessor">#define UART_IIR2_RXIDLE_FLAG_SHIFT (31U)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ab6995b22e0075e0a0b73ef8d35c8669f">  215</a></span><span class="preprocessor">#define UART_IIR2_RXIDLE_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; UART_IIR2_RXIDLE_FLAG_SHIFT) &amp; UART_IIR2_RXIDLE_FLAG_MASK)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a495567bbb031c38a46258af6e2dc3e1f">  216</a></span><span class="preprocessor">#define UART_IIR2_RXIDLE_FLAG_GET(x) (((uint32_t)(x) &amp; UART_IIR2_RXIDLE_FLAG_MASK) &gt;&gt; UART_IIR2_RXIDLE_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/*</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * TXIDLE_FLAG (W1C)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> *</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * UART TX IDLE Flag, assert after txd high and then tx idle timeout, write one clear</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * 0 - UART TX is busy</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * 1 - UART TX is idle</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a22ba4316bb08cd83135f10db463dc7ae">  225</a></span><span class="preprocessor">#define UART_IIR2_TXIDLE_FLAG_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a12395266c04e31974ca05731479d749e">  226</a></span><span class="preprocessor">#define UART_IIR2_TXIDLE_FLAG_SHIFT (30U)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a916cd1f6f2f553ee7b1ee5b6a97bdc1f">  227</a></span><span class="preprocessor">#define UART_IIR2_TXIDLE_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; UART_IIR2_TXIDLE_FLAG_SHIFT) &amp; UART_IIR2_TXIDLE_FLAG_MASK)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4d7a4aad902187f283f252b3ae156ba9">  228</a></span><span class="preprocessor">#define UART_IIR2_TXIDLE_FLAG_GET(x) (((uint32_t)(x) &amp; UART_IIR2_TXIDLE_FLAG_MASK) &gt;&gt; UART_IIR2_TXIDLE_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">/*</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * ADDR_MATCH (W1C)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> *</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * address match irq status, assert if either address match(and enabled). Write one clear</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * NOTE: the address byte may not moved by DMA at this point.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * User can wait next addr_match_idle irq for the whole data include address</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a38c40edc8f4a094c5eb4a5ac5de36fd0">  237</a></span><span class="preprocessor">#define UART_IIR2_ADDR_MATCH_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa90926bd2f13e620ca571c422484237b">  238</a></span><span class="preprocessor">#define UART_IIR2_ADDR_MATCH_SHIFT (29U)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a287d1ac5eb8fde3b8c232525014653c8">  239</a></span><span class="preprocessor">#define UART_IIR2_ADDR_MATCH_SET(x) (((uint32_t)(x) &lt;&lt; UART_IIR2_ADDR_MATCH_SHIFT) &amp; UART_IIR2_ADDR_MATCH_MASK)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aefc1a21aa0a40b9d996568867c588f37">  240</a></span><span class="preprocessor">#define UART_IIR2_ADDR_MATCH_GET(x) (((uint32_t)(x) &amp; UART_IIR2_ADDR_MATCH_MASK) &gt;&gt; UART_IIR2_ADDR_MATCH_SHIFT)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">/*</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * ADDR_MATCH_IDLE (W1C)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> *</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * address match and idle irq status, assert at rx bus idle if address match event triggered.</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * Write one clear;</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ae853beb888f7f1843b4a9ae5ffd45e04">  248</a></span><span class="preprocessor">#define UART_IIR2_ADDR_MATCH_IDLE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a346225d8effa11e43c6e0ae39a9004a1">  249</a></span><span class="preprocessor">#define UART_IIR2_ADDR_MATCH_IDLE_SHIFT (28U)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#abf47eac47cb6986b0c80aab13d84f7ae">  250</a></span><span class="preprocessor">#define UART_IIR2_ADDR_MATCH_IDLE_SET(x) (((uint32_t)(x) &lt;&lt; UART_IIR2_ADDR_MATCH_IDLE_SHIFT) &amp; UART_IIR2_ADDR_MATCH_IDLE_MASK)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af8fd599864345f9649f2dca8aa591749">  251</a></span><span class="preprocessor">#define UART_IIR2_ADDR_MATCH_IDLE_GET(x) (((uint32_t)(x) &amp; UART_IIR2_ADDR_MATCH_IDLE_MASK) &gt;&gt; UART_IIR2_ADDR_MATCH_IDLE_SHIFT)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/*</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * DATA_LOST (W1C)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> *</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * assert if data lost before address match status, write one clear;</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * It will not assert if no address match occurs</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a52c06a52f3e4866cf9a56ecd20a60332">  259</a></span><span class="preprocessor">#define UART_IIR2_DATA_LOST_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aeec8829cdb2bfc1791f3873bb89eb3a9">  260</a></span><span class="preprocessor">#define UART_IIR2_DATA_LOST_SHIFT (27U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a2c8e920f75874f4e6ba1284fef890cc9">  261</a></span><span class="preprocessor">#define UART_IIR2_DATA_LOST_SET(x) (((uint32_t)(x) &lt;&lt; UART_IIR2_DATA_LOST_SHIFT) &amp; UART_IIR2_DATA_LOST_MASK)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4986bab2d653af47bffc71317c313d6a">  262</a></span><span class="preprocessor">#define UART_IIR2_DATA_LOST_GET(x) (((uint32_t)(x) &amp; UART_IIR2_DATA_LOST_MASK) &gt;&gt; UART_IIR2_DATA_LOST_SHIFT)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/*</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * FIFOED (RO)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> *</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * FIFOs enabled</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * These two bits are 1 when bit 0 of the FIFO Control</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * Register (FIFOE) is set to 1.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#afea0ff5110f18dbcc551bcd940a50ff8">  271</a></span><span class="preprocessor">#define UART_IIR2_FIFOED_MASK (0xC0U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a43e5694ed38698e9e2d6b021fdfd6df7">  272</a></span><span class="preprocessor">#define UART_IIR2_FIFOED_SHIFT (6U)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a86425dd43d09a8d8fd3b4d767ab58380">  273</a></span><span class="preprocessor">#define UART_IIR2_FIFOED_GET(x) (((uint32_t)(x) &amp; UART_IIR2_FIFOED_MASK) &gt;&gt; UART_IIR2_FIFOED_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * INTRID (RO)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * Interrupt ID, see IIR2 for detail decoding</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ae91f17cf0be4a84964778e2a1a1799e7">  280</a></span><span class="preprocessor">#define UART_IIR2_INTRID_MASK (0xFU)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a62d4ab39aea21beb3eb5d55b8313ae8e">  281</a></span><span class="preprocessor">#define UART_IIR2_INTRID_SHIFT (0U)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a8164fcc46ac524404131844a63ed8dc3">  282</a></span><span class="preprocessor">#define UART_IIR2_INTRID_GET(x) (((uint32_t)(x) &amp; UART_IIR2_INTRID_MASK) &gt;&gt; UART_IIR2_INTRID_SHIFT)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/* Bitfield definition for register: CFG */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/*</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * FIFOSIZE (RO)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> *</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * The depth of RXFIFO and TXFIFO</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * 0: 16-byte FIFO</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * 1: 32-byte FIFO</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * 2: 64-byte FIFO</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * 3: 128-byte FIFO</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad67c21fa13a1168e3d3e51d2cb7823b4">  294</a></span><span class="preprocessor">#define UART_CFG_FIFOSIZE_MASK (0x3U)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af51ce881a1f593d8a7e98c8bf8f33024">  295</a></span><span class="preprocessor">#define UART_CFG_FIFOSIZE_SHIFT (0U)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa9e6565232c82793c6930079545bb670">  296</a></span><span class="preprocessor">#define UART_CFG_FIFOSIZE_GET(x) (((uint32_t)(x) &amp; UART_CFG_FIFOSIZE_MASK) &gt;&gt; UART_CFG_FIFOSIZE_SHIFT)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">/* Bitfield definition for register: OSCR */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/*</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * OSC (RW)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> *</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * Over-sample control</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * The value must be an even number; any odd value</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * writes to this field will be converted to an even value.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * OSC=0: reserved</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * OSC&lt;=8: The over-sample ratio is 8</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * 8 &lt; OSC&lt; 32: The over sample ratio is OSC</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aba02fb181984baa49efcef261e1f3a72">  309</a></span><span class="preprocessor">#define UART_OSCR_OSC_MASK (0x1FU)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a7d375f211a8f6aa8a289cc237a0a03f1">  310</a></span><span class="preprocessor">#define UART_OSCR_OSC_SHIFT (0U)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ae28923e7cfa9797e7c20ee24861aceea">  311</a></span><span class="preprocessor">#define UART_OSCR_OSC_SET(x) (((uint32_t)(x) &lt;&lt; UART_OSCR_OSC_SHIFT) &amp; UART_OSCR_OSC_MASK)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a64677dc18e47ed04ce504cb85993fc7a">  312</a></span><span class="preprocessor">#define UART_OSCR_OSC_GET(x) (((uint32_t)(x) &amp; UART_OSCR_OSC_MASK) &gt;&gt; UART_OSCR_OSC_SHIFT)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/* Bitfield definition for register: FCRR */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/*</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * FIFOT4EN (RW)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> *</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * set to use new 4bit fifo threshold(TFIFOT4 and RFIFOT4)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * clr to use 2bit(TFIFOT and RFIFOT)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa414b08f03e8be40034d98970395a598">  321</a></span><span class="preprocessor">#define UART_FCRR_FIFOT4EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a0a5ddd6b7e3c5a0ac3fd7a130893b6cb">  322</a></span><span class="preprocessor">#define UART_FCRR_FIFOT4EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a703d14919a3420a6788a7dc5aa7f383b">  323</a></span><span class="preprocessor">#define UART_FCRR_FIFOT4EN_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_FIFOT4EN_SHIFT) &amp; UART_FCRR_FIFOT4EN_MASK)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a81bdb70ec95f3fd7e1fb2e0f54d70368">  324</a></span><span class="preprocessor">#define UART_FCRR_FIFOT4EN_GET(x) (((uint32_t)(x) &amp; UART_FCRR_FIFOT4EN_MASK) &gt;&gt; UART_FCRR_FIFOT4EN_SHIFT)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/*</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * TFIFOT4 (RW)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> *</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * txfifo threshold(0 for 1byte, 0xF for 32bytes), uart will send tx_dma_req when data in fifo is less than threshold.</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a2ea5a49ef499c14d73da924acf153fae">  331</a></span><span class="preprocessor">#define UART_FCRR_TFIFOT4_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad9794059f9b1917c5c9c457f518d0361">  332</a></span><span class="preprocessor">#define UART_FCRR_TFIFOT4_SHIFT (16U)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa45570720db8e1bd2ed1a0f98e7d03a9">  333</a></span><span class="preprocessor">#define UART_FCRR_TFIFOT4_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_TFIFOT4_SHIFT) &amp; UART_FCRR_TFIFOT4_MASK)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aec40d3327daea7e5d2f943c84f8de449">  334</a></span><span class="preprocessor">#define UART_FCRR_TFIFOT4_GET(x) (((uint32_t)(x) &amp; UART_FCRR_TFIFOT4_MASK) &gt;&gt; UART_FCRR_TFIFOT4_SHIFT)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/*</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * RFIFOT4 (RW)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> *</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * rxfifo threshold(0 for 1byte, 0xF for 32bytes).</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> * Uart will send rx_dma_req if data in fifo reachs the threshold, also will set the rxdata irq if enabled</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> */</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a758d307919d5c4de3c614229a843b0bb">  342</a></span><span class="preprocessor">#define UART_FCRR_RFIFOT4_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ae90d9313d5219f8f0048a62b0de13faa">  343</a></span><span class="preprocessor">#define UART_FCRR_RFIFOT4_SHIFT (8U)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a3db6b87de6253bfba7b234977c1a7c64">  344</a></span><span class="preprocessor">#define UART_FCRR_RFIFOT4_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_RFIFOT4_SHIFT) &amp; UART_FCRR_RFIFOT4_MASK)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a84e9c9477bc73f38e101f5ad4f9d7e5a">  345</a></span><span class="preprocessor">#define UART_FCRR_RFIFOT4_GET(x) (((uint32_t)(x) &amp; UART_FCRR_RFIFOT4_MASK) &gt;&gt; UART_FCRR_RFIFOT4_SHIFT)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">/*</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * RFIFOT (RW)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> *</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * Receiver FIFO trigger level</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ab5a905a8bd37a9ff7321acee0669764d">  352</a></span><span class="preprocessor">#define UART_FCRR_RFIFOT_MASK (0xC0U)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a73c8e33c480d21fa1ee5a35c70468809">  353</a></span><span class="preprocessor">#define UART_FCRR_RFIFOT_SHIFT (6U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a3b2f020c1faf0d0a18c64c55d7f4a8db">  354</a></span><span class="preprocessor">#define UART_FCRR_RFIFOT_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_RFIFOT_SHIFT) &amp; UART_FCRR_RFIFOT_MASK)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a841dfb56c5c598696ed9510c9501751a">  355</a></span><span class="preprocessor">#define UART_FCRR_RFIFOT_GET(x) (((uint32_t)(x) &amp; UART_FCRR_RFIFOT_MASK) &gt;&gt; UART_FCRR_RFIFOT_SHIFT)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/*</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * TFIFOT (RW)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> *</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * Transmitter FIFO trigger level</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#abaf8dd1be6f3b1201f980c30f4e07cb0">  362</a></span><span class="preprocessor">#define UART_FCRR_TFIFOT_MASK (0x30U)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9dd8afe5516c02a054f9503e781129a6">  363</a></span><span class="preprocessor">#define UART_FCRR_TFIFOT_SHIFT (4U)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aed756219f4f57aba81640031500d10d4">  364</a></span><span class="preprocessor">#define UART_FCRR_TFIFOT_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_TFIFOT_SHIFT) &amp; UART_FCRR_TFIFOT_MASK)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4a92b675384d52989e7569dec3672e37">  365</a></span><span class="preprocessor">#define UART_FCRR_TFIFOT_GET(x) (((uint32_t)(x) &amp; UART_FCRR_TFIFOT_MASK) &gt;&gt; UART_FCRR_TFIFOT_SHIFT)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/*</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * DMAE (RW)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> *</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * DMA enable</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * 0: Disable</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> * 1: Enable</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a8e61bae60d359a36a2cfcfc14e398408">  374</a></span><span class="preprocessor">#define UART_FCRR_DMAE_MASK (0x8U)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aedff7319cc1e2d6b17828ed223b8b5da">  375</a></span><span class="preprocessor">#define UART_FCRR_DMAE_SHIFT (3U)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a995f227496d82fe65040a84baeafac48">  376</a></span><span class="preprocessor">#define UART_FCRR_DMAE_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_DMAE_SHIFT) &amp; UART_FCRR_DMAE_MASK)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a3ce4299f0118e59029863a9de7de969a">  377</a></span><span class="preprocessor">#define UART_FCRR_DMAE_GET(x) (((uint32_t)(x) &amp; UART_FCRR_DMAE_MASK) &gt;&gt; UART_FCRR_DMAE_SHIFT)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/*</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * TFIFORST (WO)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> *</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> * Transmitter FIFO reset</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> * Write 1 to clear all bytes in the TXFIFO and resets its</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> * counter. The Transmitter Shift Register is not cleared.</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> * This bit will automatically be cleared.</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#acc3e3f606e21116506e24e098cc3b6b4">  387</a></span><span class="preprocessor">#define UART_FCRR_TFIFORST_MASK (0x4U)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a96c2230ba592625aa6940a607070698e">  388</a></span><span class="preprocessor">#define UART_FCRR_TFIFORST_SHIFT (2U)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ae124dc45af6151816a12203ada494007">  389</a></span><span class="preprocessor">#define UART_FCRR_TFIFORST_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_TFIFORST_SHIFT) &amp; UART_FCRR_TFIFORST_MASK)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aac15d9b562706d2e78b59937c3ef3679">  390</a></span><span class="preprocessor">#define UART_FCRR_TFIFORST_GET(x) (((uint32_t)(x) &amp; UART_FCRR_TFIFORST_MASK) &gt;&gt; UART_FCRR_TFIFORST_SHIFT)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">/*</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * RFIFORST (WO)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> *</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * Receiver FIFO reset</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * Write 1 to clear all bytes in the RXFIFO and resets its</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * counter. The Receiver Shift Register is not cleared.</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> * This bit will automatically be cleared.</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a1eea83f78c3ec8edba4cd6de1f88b180">  400</a></span><span class="preprocessor">#define UART_FCRR_RFIFORST_MASK (0x2U)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#adc9b6da001ab52d8f577b889da97a6ce">  401</a></span><span class="preprocessor">#define UART_FCRR_RFIFORST_SHIFT (1U)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ac653a121148e44ed9fc752a1cfa02858">  402</a></span><span class="preprocessor">#define UART_FCRR_RFIFORST_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_RFIFORST_SHIFT) &amp; UART_FCRR_RFIFORST_MASK)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a78c090474db76c6a8c253e5a4cdb033b">  403</a></span><span class="preprocessor">#define UART_FCRR_RFIFORST_GET(x) (((uint32_t)(x) &amp; UART_FCRR_RFIFORST_MASK) &gt;&gt; UART_FCRR_RFIFORST_SHIFT)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">/*</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * FIFOE (RW)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> *</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> * FIFO enable</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * Write 1 to enable both the transmitter and receiver</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * FIFOs.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * The FIFOs are reset when the value of this bit toggles.</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa6ee7c1e8276011220381e9797497d1d">  413</a></span><span class="preprocessor">#define UART_FCRR_FIFOE_MASK (0x1U)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a68f2863e0d43ae511d37cdfae3a2be60">  414</a></span><span class="preprocessor">#define UART_FCRR_FIFOE_SHIFT (0U)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a0b5e5ea9b8f86ad5d8afd5b10caf4c4c">  415</a></span><span class="preprocessor">#define UART_FCRR_FIFOE_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_FIFOE_SHIFT) &amp; UART_FCRR_FIFOE_MASK)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a0266f21b88e7e063594335904639ffeb">  416</a></span><span class="preprocessor">#define UART_FCRR_FIFOE_GET(x) (((uint32_t)(x) &amp; UART_FCRR_FIFOE_MASK) &gt;&gt; UART_FCRR_FIFOE_SHIFT)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">/* Bitfield definition for register: MOTO_CFG */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/*</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * SWTRG (WO)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> *</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * software trigger. User should avoid use sw/hw trigger at same time, otherwise result unknown.</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * Hardware auto reset.</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a382e73b0b5aa098a4f495e58e4cc794e">  425</a></span><span class="preprocessor">#define UART_MOTO_CFG_SWTRG_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa0e0dcc0f14a1398440f655ab254d211">  426</a></span><span class="preprocessor">#define UART_MOTO_CFG_SWTRG_SHIFT (31U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad93f578dc96127e3343b5e1296168e21">  427</a></span><span class="preprocessor">#define UART_MOTO_CFG_SWTRG_SET(x) (((uint32_t)(x) &lt;&lt; UART_MOTO_CFG_SWTRG_SHIFT) &amp; UART_MOTO_CFG_SWTRG_MASK)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ab83fe306672760d590a5b287ed76cb6f">  428</a></span><span class="preprocessor">#define UART_MOTO_CFG_SWTRG_GET(x) (((uint32_t)(x) &amp; UART_MOTO_CFG_SWTRG_MASK) &gt;&gt; UART_MOTO_CFG_SWTRG_SHIFT)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">/*</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * TXSTP_BITS (RW)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> *</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * if TXSTOP_INSERT is enabled, the STOP bits to be inserted between each byte. 0 for 1 bit;  0xFF for 256bits</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a62ab2b185e4d14c9b4a6e4550772f299">  435</a></span><span class="preprocessor">#define UART_MOTO_CFG_TXSTP_BITS_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a750bdbd1c16da03ac78ecce065c549ac">  436</a></span><span class="preprocessor">#define UART_MOTO_CFG_TXSTP_BITS_SHIFT (8U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#adfec32730dbbe740749b4bc5d6321fc5">  437</a></span><span class="preprocessor">#define UART_MOTO_CFG_TXSTP_BITS_SET(x) (((uint32_t)(x) &lt;&lt; UART_MOTO_CFG_TXSTP_BITS_SHIFT) &amp; UART_MOTO_CFG_TXSTP_BITS_MASK)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4035ff9737bf089fe145b6b51e8bdc59">  438</a></span><span class="preprocessor">#define UART_MOTO_CFG_TXSTP_BITS_GET(x) (((uint32_t)(x) &amp; UART_MOTO_CFG_TXSTP_BITS_MASK) &gt;&gt; UART_MOTO_CFG_TXSTP_BITS_SHIFT)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/*</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * HWTRG_EN (RW)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> *</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * set to enable hardware trigger(trigger from moto is shared by other UART)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a7a0424da57679e9cabbdae20c21fcd24">  445</a></span><span class="preprocessor">#define UART_MOTO_CFG_HWTRG_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a024c1cc59f3a9d6081ffceed9c2d449e">  446</a></span><span class="preprocessor">#define UART_MOTO_CFG_HWTRG_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a2b2baaed7c0af0e419acf2dd8464aca8">  447</a></span><span class="preprocessor">#define UART_MOTO_CFG_HWTRG_EN_SET(x) (((uint32_t)(x) &lt;&lt; UART_MOTO_CFG_HWTRG_EN_SHIFT) &amp; UART_MOTO_CFG_HWTRG_EN_MASK)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a7d3ba30e6b3b72b84fd8a0346760159c">  448</a></span><span class="preprocessor">#define UART_MOTO_CFG_HWTRG_EN_GET(x) (((uint32_t)(x) &amp; UART_MOTO_CFG_HWTRG_EN_MASK) &gt;&gt; UART_MOTO_CFG_HWTRG_EN_SHIFT)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * TRG_MODE (RW)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> *</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * set to enable trigger mode.</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * software should push needed data into txbuffer frist, uart will not start transmission at this time.</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * User should send trigger signal(by hw or sw), uart will send all data in txfifo till  empty</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * NOTE: the hw_trigger should be pulse signal from trig mux.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af64ca660ce255d6b07c3abac5cba7655">  458</a></span><span class="preprocessor">#define UART_MOTO_CFG_TRG_MODE_MASK (0x40U)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a6e272e8ff2f8022bda530302e6bbb370">  459</a></span><span class="preprocessor">#define UART_MOTO_CFG_TRG_MODE_SHIFT (6U)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a70833f05746fe8ad3727c2637772e649">  460</a></span><span class="preprocessor">#define UART_MOTO_CFG_TRG_MODE_SET(x) (((uint32_t)(x) &lt;&lt; UART_MOTO_CFG_TRG_MODE_SHIFT) &amp; UART_MOTO_CFG_TRG_MODE_MASK)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4e80ce1ee16d88a319280e05be65792f">  461</a></span><span class="preprocessor">#define UART_MOTO_CFG_TRG_MODE_GET(x) (((uint32_t)(x) &amp; UART_MOTO_CFG_TRG_MODE_MASK) &gt;&gt; UART_MOTO_CFG_TRG_MODE_SHIFT)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">/*</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> * TRG_CLR_RFIFO (RW)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> *</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> * set to enable the feature that, clear rxfifo at tx trigger(sw or hw), avoid unexpected data in rxfifo.</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> */</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aefb4bed3418b89ca30b9234e6940c8a5">  468</a></span><span class="preprocessor">#define UART_MOTO_CFG_TRG_CLR_RFIFO_MASK (0x20U)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aeac8435400c4ff7ef07e044759f55f5f">  469</a></span><span class="preprocessor">#define UART_MOTO_CFG_TRG_CLR_RFIFO_SHIFT (5U)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a750013b4d88947ba28f68b278021d01b">  470</a></span><span class="preprocessor">#define UART_MOTO_CFG_TRG_CLR_RFIFO_SET(x) (((uint32_t)(x) &lt;&lt; UART_MOTO_CFG_TRG_CLR_RFIFO_SHIFT) &amp; UART_MOTO_CFG_TRG_CLR_RFIFO_MASK)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a36b4a1c9e3a544849b6b38f39c659de9">  471</a></span><span class="preprocessor">#define UART_MOTO_CFG_TRG_CLR_RFIFO_GET(x) (((uint32_t)(x) &amp; UART_MOTO_CFG_TRG_CLR_RFIFO_MASK) &gt;&gt; UART_MOTO_CFG_TRG_CLR_RFIFO_SHIFT)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">/*</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * TXSTOP_INSERT (RW)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> *</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> * set to insert STOP bits between each tx byte till tx fifo empty.</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> * NOTE: there will be no 1.5/2 STOP bits if enabled this feature, LCR.STB should be set to 0 if this bit is set</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#add0d4ea4340de29b64804cf9e3b1bee1">  479</a></span><span class="preprocessor">#define UART_MOTO_CFG_TXSTOP_INSERT_MASK (0x10U)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a552cbe8fb295192b641bd92b029db812">  480</a></span><span class="preprocessor">#define UART_MOTO_CFG_TXSTOP_INSERT_SHIFT (4U)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#adebd0d784049053918f644e77200261b">  481</a></span><span class="preprocessor">#define UART_MOTO_CFG_TXSTOP_INSERT_SET(x) (((uint32_t)(x) &lt;&lt; UART_MOTO_CFG_TXSTOP_INSERT_SHIFT) &amp; UART_MOTO_CFG_TXSTOP_INSERT_MASK)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aaff845d3c17cc251b0a28b3f75d73fb2">  482</a></span><span class="preprocessor">#define UART_MOTO_CFG_TXSTOP_INSERT_GET(x) (((uint32_t)(x) &amp; UART_MOTO_CFG_TXSTOP_INSERT_MASK) &gt;&gt; UART_MOTO_CFG_TXSTOP_INSERT_SHIFT)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/* Bitfield definition for register: RBR */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">/*</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * RBR (RO)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> *</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * Receive data read port</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> */</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aeab19e7b070e68a5a9e1b61a9d5c458b">  490</a></span><span class="preprocessor">#define UART_RBR_RBR_MASK (0xFFU)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad6e4920918bbe8de2abfea7ce48ad925">  491</a></span><span class="preprocessor">#define UART_RBR_RBR_SHIFT (0U)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a64a0975f2426f88ad92d3494e4dee331">  492</a></span><span class="preprocessor">#define UART_RBR_RBR_GET(x) (((uint32_t)(x) &amp; UART_RBR_RBR_MASK) &gt;&gt; UART_RBR_RBR_SHIFT)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/* Bitfield definition for register: THR */</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">/*</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> * THR (WO)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> *</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * Transmit data write port</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#abb41e97ea52cc9f927e02232f2e0c5a2">  500</a></span><span class="preprocessor">#define UART_THR_THR_MASK (0xFFU)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a11727923c44b6b9e4853d809161b4e12">  501</a></span><span class="preprocessor">#define UART_THR_THR_SHIFT (0U)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af42f37c9592f59b5c7d313f2d5aa1c18">  502</a></span><span class="preprocessor">#define UART_THR_THR_SET(x) (((uint32_t)(x) &lt;&lt; UART_THR_THR_SHIFT) &amp; UART_THR_THR_MASK)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#abca45a8405d22b6850b9b96fd0055fa3">  503</a></span><span class="preprocessor">#define UART_THR_THR_GET(x) (((uint32_t)(x) &amp; UART_THR_THR_MASK) &gt;&gt; UART_THR_THR_SHIFT)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">/* Bitfield definition for register: DLL */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">/*</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * DLL (RW)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> *</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * Least significant byte of the Divisor Latch</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af3a7ac301f11a0944c33412e74815195">  511</a></span><span class="preprocessor">#define UART_DLL_DLL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a8b4340d1dfe4a1e86a8a967e81733cb1">  512</a></span><span class="preprocessor">#define UART_DLL_DLL_SHIFT (0U)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a3f36f3229799fd7a06bb98a160d0d6d4">  513</a></span><span class="preprocessor">#define UART_DLL_DLL_SET(x) (((uint32_t)(x) &lt;&lt; UART_DLL_DLL_SHIFT) &amp; UART_DLL_DLL_MASK)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#abac08564a8978878ca2dfc6ce0f7906d">  514</a></span><span class="preprocessor">#define UART_DLL_DLL_GET(x) (((uint32_t)(x) &amp; UART_DLL_DLL_MASK) &gt;&gt; UART_DLL_DLL_SHIFT)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">/* Bitfield definition for register: IER */</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">/*</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * ERXIDLE (RW)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> *</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * Enable Receive Idle interrupt</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * 0 - Disable Idle interrupt</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * 1 - Enable Idle interrupt</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa14ed12837a3d6dbf0d1cc8deb479192">  524</a></span><span class="preprocessor">#define UART_IER_ERXIDLE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a52543e50f561c8cdb54af7a125108fa3">  525</a></span><span class="preprocessor">#define UART_IER_ERXIDLE_SHIFT (31U)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9a29f4739e5ada94c087e7fd41472217">  526</a></span><span class="preprocessor">#define UART_IER_ERXIDLE_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_ERXIDLE_SHIFT) &amp; UART_IER_ERXIDLE_MASK)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9d971a31e85c4cb3f3960ae785d1e96a">  527</a></span><span class="preprocessor">#define UART_IER_ERXIDLE_GET(x) (((uint32_t)(x) &amp; UART_IER_ERXIDLE_MASK) &gt;&gt; UART_IER_ERXIDLE_SHIFT)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/*</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * ETXIDLE (RW)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> *</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * enable transmit idle interrupt</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ac9a040ef8fbe185670d17129265b44b8">  534</a></span><span class="preprocessor">#define UART_IER_ETXIDLE_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ac10901d0036a99641646a8d20c511338">  535</a></span><span class="preprocessor">#define UART_IER_ETXIDLE_SHIFT (30U)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ac3c9957f751088b000541c47e1cfb569">  536</a></span><span class="preprocessor">#define UART_IER_ETXIDLE_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_ETXIDLE_SHIFT) &amp; UART_IER_ETXIDLE_MASK)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9cf9e72544d785cc2ceb04c7c5ad6c9f">  537</a></span><span class="preprocessor">#define UART_IER_ETXIDLE_GET(x) (((uint32_t)(x) &amp; UART_IER_ETXIDLE_MASK) &gt;&gt; UART_IER_ETXIDLE_SHIFT)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">/*</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> * EADDRM (RW)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> *</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * enable ADDR_MATCH  interrupt</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4e2b19772968adfb361dfc37b9825a5e">  544</a></span><span class="preprocessor">#define UART_IER_EADDRM_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a2c38124298e181df150af8045ef7e80d">  545</a></span><span class="preprocessor">#define UART_IER_EADDRM_SHIFT (29U)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a455c7af7865f07f7029220dd82ec4257">  546</a></span><span class="preprocessor">#define UART_IER_EADDRM_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_EADDRM_SHIFT) &amp; UART_IER_EADDRM_MASK)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a7f1cd76101b60b3228dc41ec1a8a665a">  547</a></span><span class="preprocessor">#define UART_IER_EADDRM_GET(x) (((uint32_t)(x) &amp; UART_IER_EADDRM_MASK) &gt;&gt; UART_IER_EADDRM_SHIFT)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/*</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * EADDRM_IDLE (RW)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> *</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * enable ADDR_MATCH_IDLE interrupt</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> */</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a25736ba6281701dfd605eaf74cc55de2">  554</a></span><span class="preprocessor">#define UART_IER_EADDRM_IDLE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aff10d9a80272ccfde7e0b3f3d4276489">  555</a></span><span class="preprocessor">#define UART_IER_EADDRM_IDLE_SHIFT (28U)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a5f57f9e3aefa0c153f369fe576b07ca2">  556</a></span><span class="preprocessor">#define UART_IER_EADDRM_IDLE_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_EADDRM_IDLE_SHIFT) &amp; UART_IER_EADDRM_IDLE_MASK)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a8a700be05d6f4bed4d114b7d7cb2d192">  557</a></span><span class="preprocessor">#define UART_IER_EADDRM_IDLE_GET(x) (((uint32_t)(x) &amp; UART_IER_EADDRM_IDLE_MASK) &gt;&gt; UART_IER_EADDRM_IDLE_SHIFT)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">/*</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * EDATLOST (RW)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> *</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * enable DATA_LOST interrupt</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a70df9b83aac28c65d51827a4f07e7fa3">  564</a></span><span class="preprocessor">#define UART_IER_EDATLOST_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a36dca6c0b0a9fb4229a60fb737aa6b55">  565</a></span><span class="preprocessor">#define UART_IER_EDATLOST_SHIFT (27U)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a339697ae40a3cc6d5e31fc37a37e3111">  566</a></span><span class="preprocessor">#define UART_IER_EDATLOST_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_EDATLOST_SHIFT) &amp; UART_IER_EDATLOST_MASK)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a87fff56556778b44d764fc536e27d063">  567</a></span><span class="preprocessor">#define UART_IER_EDATLOST_GET(x) (((uint32_t)(x) &amp; UART_IER_EDATLOST_MASK) &gt;&gt; UART_IER_EDATLOST_SHIFT)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">/*</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * EMSI (RW)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> *</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * Enable modem status interrupt</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> * The interrupt asserts when the status of one of the</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * following occurs:</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> * The status of modem_rin, modem_dcdn,</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * modem_dsrn or modem_ctsn (If the auto-cts mode is</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> * disabled) has been changed.</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * If the auto-cts mode is enabled (MCR bit4 (AFE) = 1),</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * modem_ctsn would be used to control the transmitter.</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> */</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ab9ac27272f36ff4d605e5eba9fef847f">  581</a></span><span class="preprocessor">#define UART_IER_EMSI_MASK (0x8U)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#add671c36e8c507da733d1fc706fc60c3">  582</a></span><span class="preprocessor">#define UART_IER_EMSI_SHIFT (3U)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a2248a05b36ce4390947ec0bbdf372ab7">  583</a></span><span class="preprocessor">#define UART_IER_EMSI_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_EMSI_SHIFT) &amp; UART_IER_EMSI_MASK)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad6a57756601218dc3a50504899e42c12">  584</a></span><span class="preprocessor">#define UART_IER_EMSI_GET(x) (((uint32_t)(x) &amp; UART_IER_EMSI_MASK) &gt;&gt; UART_IER_EMSI_SHIFT)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/*</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> * ELSI (RW)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> *</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * Enable receiver line status interrupt</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> */</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a328e8a9293ce315997b88bf5ed715eaf">  591</a></span><span class="preprocessor">#define UART_IER_ELSI_MASK (0x4U)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#afc133c7e284b16d2913682eec5ab8783">  592</a></span><span class="preprocessor">#define UART_IER_ELSI_SHIFT (2U)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ac9d2f9dca5da139fa4c1002a4f46c7b3">  593</a></span><span class="preprocessor">#define UART_IER_ELSI_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_ELSI_SHIFT) &amp; UART_IER_ELSI_MASK)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a55bad1c1360718bc6563010add168eca">  594</a></span><span class="preprocessor">#define UART_IER_ELSI_GET(x) (((uint32_t)(x) &amp; UART_IER_ELSI_MASK) &gt;&gt; UART_IER_ELSI_SHIFT)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">/*</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * ETHEI (RW)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> *</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> * Enable transmitter holding register interrupt</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a29394d58e0199a5c7d1c5dfa750adec4">  601</a></span><span class="preprocessor">#define UART_IER_ETHEI_MASK (0x2U)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa0ff8d8272b09b89d4af223eb1fc63ee">  602</a></span><span class="preprocessor">#define UART_IER_ETHEI_SHIFT (1U)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a0eaee08d055490ccb881f7eb535f7377">  603</a></span><span class="preprocessor">#define UART_IER_ETHEI_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_ETHEI_SHIFT) &amp; UART_IER_ETHEI_MASK)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ac15b0159f578ea17dccf662c772ac0dd">  604</a></span><span class="preprocessor">#define UART_IER_ETHEI_GET(x) (((uint32_t)(x) &amp; UART_IER_ETHEI_MASK) &gt;&gt; UART_IER_ETHEI_SHIFT)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">/*</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * ERBI (RW)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> *</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * Enable received data available interrupt and the</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * character timeout interrupt</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> * 0: Disable</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * 1: Enable</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ae0f50915630062e5d87447f17a0bef4b">  614</a></span><span class="preprocessor">#define UART_IER_ERBI_MASK (0x1U)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a453ac7ec8fe3a583750da3cb692a9492">  615</a></span><span class="preprocessor">#define UART_IER_ERBI_SHIFT (0U)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a7383ceb028dc1c6b9f908248943808e3">  616</a></span><span class="preprocessor">#define UART_IER_ERBI_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_ERBI_SHIFT) &amp; UART_IER_ERBI_MASK)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a37e90493082e39f2f2a8a292b6d558a9">  617</a></span><span class="preprocessor">#define UART_IER_ERBI_GET(x) (((uint32_t)(x) &amp; UART_IER_ERBI_MASK) &gt;&gt; UART_IER_ERBI_SHIFT)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">/* Bitfield definition for register: DLM */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">/*</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> * DLM (RW)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> *</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * Most significant byte of the Divisor Latch</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> */</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9f2a0f62a1a32c9d57d6205e089151bb">  625</a></span><span class="preprocessor">#define UART_DLM_DLM_MASK (0xFFU)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a1d34303d2a4bab69784bf67abfc68183">  626</a></span><span class="preprocessor">#define UART_DLM_DLM_SHIFT (0U)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a32683d3a2782251d25723c5c146db548">  627</a></span><span class="preprocessor">#define UART_DLM_DLM_SET(x) (((uint32_t)(x) &lt;&lt; UART_DLM_DLM_SHIFT) &amp; UART_DLM_DLM_MASK)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aaa7ab7d106158a4f67ce9781b9e87839">  628</a></span><span class="preprocessor">#define UART_DLM_DLM_GET(x) (((uint32_t)(x) &amp; UART_DLM_DLM_MASK) &gt;&gt; UART_DLM_DLM_SHIFT)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/* Bitfield definition for register: IIR */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">/*</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> * RXIDLE_FLAG (W1C)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> *</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> * UART IDLE Flag</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> * 0 - UART is busy</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * 1 - UART is idle</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * NOTE: when write one to clear this bit, avoid changging FCR register since it&#39;s same address as IIR</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a6d22ed78afe185ad4b2bc01a20f9ee9d">  639</a></span><span class="preprocessor">#define UART_IIR_RXIDLE_FLAG_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a94ac4c072a998123b1af244f19b05c11">  640</a></span><span class="preprocessor">#define UART_IIR_RXIDLE_FLAG_SHIFT (31U)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a624ae00b011c8e4d301e8c734387b437">  641</a></span><span class="preprocessor">#define UART_IIR_RXIDLE_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; UART_IIR_RXIDLE_FLAG_SHIFT) &amp; UART_IIR_RXIDLE_FLAG_MASK)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ac97d7ae1ccd70b71cf1d86a8953d0c5d">  642</a></span><span class="preprocessor">#define UART_IIR_RXIDLE_FLAG_GET(x) (((uint32_t)(x) &amp; UART_IIR_RXIDLE_FLAG_MASK) &gt;&gt; UART_IIR_RXIDLE_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">/*</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> * FIFOED (RO)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> *</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> * FIFOs enabled</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * These two bits are 1 when bit 0 of the FIFO Control</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> * Register (FIFOE) is set to 1.</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a1a26cc2dfd29cc3f3363344c162e7cf8">  651</a></span><span class="preprocessor">#define UART_IIR_FIFOED_MASK (0xC0U)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ae1f8c2c9b00fb32dd785ece30a48f09c">  652</a></span><span class="preprocessor">#define UART_IIR_FIFOED_SHIFT (6U)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a5a80cae1a3f9d155209a5b4e76738508">  653</a></span><span class="preprocessor">#define UART_IIR_FIFOED_GET(x) (((uint32_t)(x) &amp; UART_IIR_FIFOED_MASK) &gt;&gt; UART_IIR_FIFOED_SHIFT)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/*</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * INTRID (RO)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> *</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> * Interrupt ID, see IIR2 for detail decoding</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> */</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ab8396c4c1f84e6c0b7ec39cb231c343b">  660</a></span><span class="preprocessor">#define UART_IIR_INTRID_MASK (0xFU)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a29bb4a1a6029a7cf80e1650432194465">  661</a></span><span class="preprocessor">#define UART_IIR_INTRID_SHIFT (0U)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ace9fa0bfbb9eff49bb024f1a17fda5fd">  662</a></span><span class="preprocessor">#define UART_IIR_INTRID_GET(x) (((uint32_t)(x) &amp; UART_IIR_INTRID_MASK) &gt;&gt; UART_IIR_INTRID_SHIFT)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">/* Bitfield definition for register: FCR */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">/*</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * RFIFOT (WO)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> *</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * Receiver FIFO trigger level(0 for 1byte, 0x3 for 4bytes). Uart will send rx_dma_req if data in fifo reachs the threshold</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa5ea0520f75bbec49aab7f53d04729cd">  670</a></span><span class="preprocessor">#define UART_FCR_RFIFOT_MASK (0xC0U)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9142f2525d01eefd079390aee5f4f904">  671</a></span><span class="preprocessor">#define UART_FCR_RFIFOT_SHIFT (6U)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a26d10027d7a237661921b206f1e983c8">  672</a></span><span class="preprocessor">#define UART_FCR_RFIFOT_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_RFIFOT_SHIFT) &amp; UART_FCR_RFIFOT_MASK)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ada75f6780c837304870fdbd3f392612f">  673</a></span><span class="preprocessor">#define UART_FCR_RFIFOT_GET(x) (((uint32_t)(x) &amp; UART_FCR_RFIFOT_MASK) &gt;&gt; UART_FCR_RFIFOT_SHIFT)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">/*</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> * TFIFOT (WO)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> *</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * Transmitter FIFO trigger level(0 for 1byte, 0x3 for 4bytes), uart will send tx_dma_req when data in fifo is less than threshold.</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a60246a2d1a4ab63d5af1a81187c3ce39">  680</a></span><span class="preprocessor">#define UART_FCR_TFIFOT_MASK (0x30U)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a5b7f2534ab1dc55c3a8c1ea1d46e11b0">  681</a></span><span class="preprocessor">#define UART_FCR_TFIFOT_SHIFT (4U)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9f03327e0e0ea32b7653379080c50a53">  682</a></span><span class="preprocessor">#define UART_FCR_TFIFOT_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_TFIFOT_SHIFT) &amp; UART_FCR_TFIFOT_MASK)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad1fe29eb9966b4094cb8ee413d49a50c">  683</a></span><span class="preprocessor">#define UART_FCR_TFIFOT_GET(x) (((uint32_t)(x) &amp; UART_FCR_TFIFOT_MASK) &gt;&gt; UART_FCR_TFIFOT_SHIFT)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">/*</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * DMAE (WO)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> *</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> * DMA enable</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * 0: Disable</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> * 1: Enable</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a291fbaeef3a39e72f633a1af366cb215">  692</a></span><span class="preprocessor">#define UART_FCR_DMAE_MASK (0x8U)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9036d9d3e7485ed361494fd22f3ea9bd">  693</a></span><span class="preprocessor">#define UART_FCR_DMAE_SHIFT (3U)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ab9ae4bae5131c568a65b01859ec363c2">  694</a></span><span class="preprocessor">#define UART_FCR_DMAE_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_DMAE_SHIFT) &amp; UART_FCR_DMAE_MASK)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad2b790278cc4a8c0b40a2589ab9d7b3c">  695</a></span><span class="preprocessor">#define UART_FCR_DMAE_GET(x) (((uint32_t)(x) &amp; UART_FCR_DMAE_MASK) &gt;&gt; UART_FCR_DMAE_SHIFT)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">/*</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * TFIFORST (WO)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> *</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> * Transmitter FIFO reset</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * Write 1 to clear all bytes in the TXFIFO and resets its</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> * counter. The Transmitter Shift Register is not cleared.</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * This bit will automatically be cleared.</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> */</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa2a36b3204aa54ff0be11ea2f89486a2">  705</a></span><span class="preprocessor">#define UART_FCR_TFIFORST_MASK (0x4U)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9754652226d28b74ac5af8ed00642875">  706</a></span><span class="preprocessor">#define UART_FCR_TFIFORST_SHIFT (2U)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4366668dc915597c84f4ed8f6e4f8cf2">  707</a></span><span class="preprocessor">#define UART_FCR_TFIFORST_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_TFIFORST_SHIFT) &amp; UART_FCR_TFIFORST_MASK)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ada8a06d79b458def03b5c785b6651750">  708</a></span><span class="preprocessor">#define UART_FCR_TFIFORST_GET(x) (((uint32_t)(x) &amp; UART_FCR_TFIFORST_MASK) &gt;&gt; UART_FCR_TFIFORST_SHIFT)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">/*</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> * RFIFORST (WO)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> *</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> * Receiver FIFO reset</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * Write 1 to clear all bytes in the RXFIFO and resets its</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * counter. The Receiver Shift Register is not cleared.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * This bit will automatically be cleared.</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9985231400dca192ecfadaa85c831fd0">  718</a></span><span class="preprocessor">#define UART_FCR_RFIFORST_MASK (0x2U)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a5a4015c4c6363d21afdd110b9e1a1237">  719</a></span><span class="preprocessor">#define UART_FCR_RFIFORST_SHIFT (1U)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a41f4be35db30f9385913c20621dd6546">  720</a></span><span class="preprocessor">#define UART_FCR_RFIFORST_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_RFIFORST_SHIFT) &amp; UART_FCR_RFIFORST_MASK)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a102e46e50858b3cafacc9080befccab2">  721</a></span><span class="preprocessor">#define UART_FCR_RFIFORST_GET(x) (((uint32_t)(x) &amp; UART_FCR_RFIFORST_MASK) &gt;&gt; UART_FCR_RFIFORST_SHIFT)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">/*</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> * FIFOE (WO)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> *</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * FIFO enable</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * Write 1 to enable both the transmitter and receiver</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * FIFOs.</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> * The FIFOs are reset when the value of this bit toggles.</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> */</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a36bea3aef624bded2f79fb2143122e33">  731</a></span><span class="preprocessor">#define UART_FCR_FIFOE_MASK (0x1U)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ab0c356686e57ca40df11ed14b9f5f376">  732</a></span><span class="preprocessor">#define UART_FCR_FIFOE_SHIFT (0U)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aee42c23116f3513950839eab9826aa92">  733</a></span><span class="preprocessor">#define UART_FCR_FIFOE_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_FIFOE_SHIFT) &amp; UART_FCR_FIFOE_MASK)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a141fb2c8e9b430a0763da61f7041dcc1">  734</a></span><span class="preprocessor">#define UART_FCR_FIFOE_GET(x) (((uint32_t)(x) &amp; UART_FCR_FIFOE_MASK) &gt;&gt; UART_FCR_FIFOE_SHIFT)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">/* Bitfield definition for register: LCR */</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/*</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * DLAB (RW)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> *</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * Divisor latch access bit</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad573ea24389bff13fd08fe4117570820">  742</a></span><span class="preprocessor">#define UART_LCR_DLAB_MASK (0x80U)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a187552d2d227c7905b434d6b4f27d9d7">  743</a></span><span class="preprocessor">#define UART_LCR_DLAB_SHIFT (7U)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aba9a1033d06432bd3ce251543ad4670e">  744</a></span><span class="preprocessor">#define UART_LCR_DLAB_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_DLAB_SHIFT) &amp; UART_LCR_DLAB_MASK)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa45d09697bad2af40e634b560624b138">  745</a></span><span class="preprocessor">#define UART_LCR_DLAB_GET(x) (((uint32_t)(x) &amp; UART_LCR_DLAB_MASK) &gt;&gt; UART_LCR_DLAB_SHIFT)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">/*</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * BC (RW)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> *</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * Break control</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a6b0e616029c1690bd5a248aca65781e8">  752</a></span><span class="preprocessor">#define UART_LCR_BC_MASK (0x40U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a5296837b630a8b3ba4e27c9f5f5319cc">  753</a></span><span class="preprocessor">#define UART_LCR_BC_SHIFT (6U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a79497d90ced0bf9b00a246274a3cfd80">  754</a></span><span class="preprocessor">#define UART_LCR_BC_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_BC_SHIFT) &amp; UART_LCR_BC_MASK)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a62a5dc2c5e8506c65d9c2c88b8465912">  755</a></span><span class="preprocessor">#define UART_LCR_BC_GET(x) (((uint32_t)(x) &amp; UART_LCR_BC_MASK) &gt;&gt; UART_LCR_BC_SHIFT)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/*</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * SPS (RW)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> * Stick parity</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * 1: Parity bit is constant 0 or 1, depending on bit4 (EPS).</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> * 0: Disable the sticky bit parity.</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af0a995487d30a4926bca0942c0c24fd7">  764</a></span><span class="preprocessor">#define UART_LCR_SPS_MASK (0x20U)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a5f9fc27c8c91f7f7b57cbdc754bbbcf3">  765</a></span><span class="preprocessor">#define UART_LCR_SPS_SHIFT (5U)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aeafec875440cda9c4dbef7b2f6038a77">  766</a></span><span class="preprocessor">#define UART_LCR_SPS_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_SPS_SHIFT) &amp; UART_LCR_SPS_MASK)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4753ee0e67e2e4c0d52e314658b79688">  767</a></span><span class="preprocessor">#define UART_LCR_SPS_GET(x) (((uint32_t)(x) &amp; UART_LCR_SPS_MASK) &gt;&gt; UART_LCR_SPS_SHIFT)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">/*</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> * EPS (RW)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> *</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * Even parity select</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> * 1: Even parity (an even number of logic-1 is in the data</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * and parity bits)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> * 0: Old parity.</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ade25cdf15a3ed1bcaabd5f9735ae6bf4">  777</a></span><span class="preprocessor">#define UART_LCR_EPS_MASK (0x10U)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a0e1d42acb2042f2af9a300697435c390">  778</a></span><span class="preprocessor">#define UART_LCR_EPS_SHIFT (4U)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a5c2cac6d58def4494a5f90398f4f33ca">  779</a></span><span class="preprocessor">#define UART_LCR_EPS_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_EPS_SHIFT) &amp; UART_LCR_EPS_MASK)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a55310877fe82057da5702ef78e3d9045">  780</a></span><span class="preprocessor">#define UART_LCR_EPS_GET(x) (((uint32_t)(x) &amp; UART_LCR_EPS_MASK) &gt;&gt; UART_LCR_EPS_SHIFT)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">/*</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * PEN (RW)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> *</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> * Parity enable</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> * When this bit is set, a parity bit is generated in</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> * transmitted data before the first STOP bit and the parity</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> * bit would be checked for the received data.</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4f627ff2181915e00e24de42fad2bc9e">  790</a></span><span class="preprocessor">#define UART_LCR_PEN_MASK (0x8U)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a91d189dc40eb3113ddb8b79921050fcc">  791</a></span><span class="preprocessor">#define UART_LCR_PEN_SHIFT (3U)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a28564c6a4aef63e7b6787a8ed6bf8a81">  792</a></span><span class="preprocessor">#define UART_LCR_PEN_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_PEN_SHIFT) &amp; UART_LCR_PEN_MASK)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#adb8031dfd2c8abf4b22bb2535c0f06da">  793</a></span><span class="preprocessor">#define UART_LCR_PEN_GET(x) (((uint32_t)(x) &amp; UART_LCR_PEN_MASK) &gt;&gt; UART_LCR_PEN_SHIFT)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">/*</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * STB (RW)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> *</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> * Number of STOP bits</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * 0: 1 bits</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * 1: The number of STOP bit is based on the WLS setting</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> * When WLS = 0, STOP bit is 1.5 bits</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * When WLS = 1, 2, 3, STOP bit is 2 bits</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a6989782c3ebd565062550a12224ff056">  804</a></span><span class="preprocessor">#define UART_LCR_STB_MASK (0x4U)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a781c5938995cd86ffe51cb074fec2b78">  805</a></span><span class="preprocessor">#define UART_LCR_STB_SHIFT (2U)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a0fcbc92eea232c4e619127cd04ee00ec">  806</a></span><span class="preprocessor">#define UART_LCR_STB_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_STB_SHIFT) &amp; UART_LCR_STB_MASK)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa0b5f09529b262640e75a49a592fa848">  807</a></span><span class="preprocessor">#define UART_LCR_STB_GET(x) (((uint32_t)(x) &amp; UART_LCR_STB_MASK) &gt;&gt; UART_LCR_STB_SHIFT)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">/*</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> * WLS (RW)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> *</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * Word length setting</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> * 0: 5 bits</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * 1: 6 bits</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * 2: 7 bits</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> * 3: 8 bits</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> */</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ab8da3088c8e4746648ce93d797e2a97e">  818</a></span><span class="preprocessor">#define UART_LCR_WLS_MASK (0x3U)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a66fed48aca47134cfd9529c70196dc98">  819</a></span><span class="preprocessor">#define UART_LCR_WLS_SHIFT (0U)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4a77156c280a619d49abd68927346e4f">  820</a></span><span class="preprocessor">#define UART_LCR_WLS_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_WLS_SHIFT) &amp; UART_LCR_WLS_MASK)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a7db41ca718384c79754d951ddc7060df">  821</a></span><span class="preprocessor">#define UART_LCR_WLS_GET(x) (((uint32_t)(x) &amp; UART_LCR_WLS_MASK) &gt;&gt; UART_LCR_WLS_SHIFT)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span> </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">/* Bitfield definition for register: MCR */</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">/*</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> * AFE (RW)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> *</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> * Auto flow control enable</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * 0: Disable</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> * 1: The auto-CTS and auto-RTS setting is based on the</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * RTS bit setting:</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> * When RTS = 0, auto-CTS only</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * When RTS = 1, auto-CTS and auto-RTS</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> */</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a42c0601040fb1817dfc4b639375e11b2">  834</a></span><span class="preprocessor">#define UART_MCR_AFE_MASK (0x20U)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a7edfa6808dfdbbb6ade1ebf6a9bdaf57">  835</a></span><span class="preprocessor">#define UART_MCR_AFE_SHIFT (5U)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad9d0c79655c16b1689a600e0964ee7e1">  836</a></span><span class="preprocessor">#define UART_MCR_AFE_SET(x) (((uint32_t)(x) &lt;&lt; UART_MCR_AFE_SHIFT) &amp; UART_MCR_AFE_MASK)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa3efea7464397d36c996c367b8ef697c">  837</a></span><span class="preprocessor">#define UART_MCR_AFE_GET(x) (((uint32_t)(x) &amp; UART_MCR_AFE_MASK) &gt;&gt; UART_MCR_AFE_SHIFT)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">/*</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> * LOOP (RW)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> *</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * Enable loopback mode</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> * 0: Disable</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> * 1: Enable</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a56eadd3f27674f86d288e3b2bd605cf6">  846</a></span><span class="preprocessor">#define UART_MCR_LOOP_MASK (0x10U)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9db641d6fbdd6f27d21fa66e18252d54">  847</a></span><span class="preprocessor">#define UART_MCR_LOOP_SHIFT (4U)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9824f45dc7f3a1acd7ec29a7c702d884">  848</a></span><span class="preprocessor">#define UART_MCR_LOOP_SET(x) (((uint32_t)(x) &lt;&lt; UART_MCR_LOOP_SHIFT) &amp; UART_MCR_LOOP_MASK)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a6620d15d48668ca97e55177256a21ad5">  849</a></span><span class="preprocessor">#define UART_MCR_LOOP_GET(x) (((uint32_t)(x) &amp; UART_MCR_LOOP_MASK) &gt;&gt; UART_MCR_LOOP_SHIFT)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">/*</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * RTS (RW)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> *</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> * Request to send</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> * This bit controls the modem_rtsn output.</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> * 0: The modem_rtsn output signal will be driven HIGH</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * 1: The modem_rtsn output signal will be driven LOW</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> */</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af399de9587997b68268140134ce4eb13">  859</a></span><span class="preprocessor">#define UART_MCR_RTS_MASK (0x2U)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aecdb5753cfa4da7ed6ee8dc7998bf77a">  860</a></span><span class="preprocessor">#define UART_MCR_RTS_SHIFT (1U)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4267dd79066ad18a14b9a023e0d8b713">  861</a></span><span class="preprocessor">#define UART_MCR_RTS_SET(x) (((uint32_t)(x) &lt;&lt; UART_MCR_RTS_SHIFT) &amp; UART_MCR_RTS_MASK)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a09c836355fcb7db19c79ccaadf3da2b0">  862</a></span><span class="preprocessor">#define UART_MCR_RTS_GET(x) (((uint32_t)(x) &amp; UART_MCR_RTS_MASK) &gt;&gt; UART_MCR_RTS_SHIFT)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">/* Bitfield definition for register: LSR */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">/*</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> * RXIDLE (RO)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> *</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> * rxidle after timeout, clear after rx idle condition not match</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> */</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aeaf625b00be16d0e94c6afc48571e2cc">  870</a></span><span class="preprocessor">#define UART_LSR_RXIDLE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4159544f0b5338576ca3303b16b5fa7e">  871</a></span><span class="preprocessor">#define UART_LSR_RXIDLE_SHIFT (31U)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#af8a507907d49a35454a25a9c9e080ef3">  872</a></span><span class="preprocessor">#define UART_LSR_RXIDLE_GET(x) (((uint32_t)(x) &amp; UART_LSR_RXIDLE_MASK) &gt;&gt; UART_LSR_RXIDLE_SHIFT)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">/*</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> * TXIDLE (RO)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> *</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> * txidle after timeout, clear after tx idle condition not match</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment"> */</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9287d4a04e297dd6f4c614da0a3d8a78">  879</a></span><span class="preprocessor">#define UART_LSR_TXIDLE_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aba9c07f476daf5d1e98d8f2cb6976b29">  880</a></span><span class="preprocessor">#define UART_LSR_TXIDLE_SHIFT (30U)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a134b36f844be64740242184b26d8397d">  881</a></span><span class="preprocessor">#define UART_LSR_TXIDLE_GET(x) (((uint32_t)(x) &amp; UART_LSR_TXIDLE_MASK) &gt;&gt; UART_LSR_TXIDLE_SHIFT)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">/*</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * RFIFO_NUM (RO)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> *</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> * data bytes in rxfifo not read</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> */</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#afa220f35d03d26708a56050174cf421a">  888</a></span><span class="preprocessor">#define UART_LSR_RFIFO_NUM_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4f09f40f1bcc754cd643de4d10897026">  889</a></span><span class="preprocessor">#define UART_LSR_RFIFO_NUM_SHIFT (16U)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aed7c9498a86d12ff7909967b48b15ca4">  890</a></span><span class="preprocessor">#define UART_LSR_RFIFO_NUM_GET(x) (((uint32_t)(x) &amp; UART_LSR_RFIFO_NUM_MASK) &gt;&gt; UART_LSR_RFIFO_NUM_SHIFT)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">/*</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * TFIFO_NUM (RO)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> *</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> * data bytes in txfifo not sent</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> */</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9c20806facd2a52e1cadc1a8bb8df96d">  897</a></span><span class="preprocessor">#define UART_LSR_TFIFO_NUM_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a01e248db9c29d6a9b0e4aa421ae3f57f">  898</a></span><span class="preprocessor">#define UART_LSR_TFIFO_NUM_SHIFT (8U)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a537ad3ee7130fea199ba69383e2f8617">  899</a></span><span class="preprocessor">#define UART_LSR_TFIFO_NUM_GET(x) (((uint32_t)(x) &amp; UART_LSR_TFIFO_NUM_MASK) &gt;&gt; UART_LSR_TFIFO_NUM_SHIFT)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">/*</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * ERRF (RO)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> *</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> * Error in RXFIFO</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * In the FIFO mode, this bit is set when there is at least</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> * one parity error, framing error, or line break</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * associated with data in the RXFIFO. It is cleared when</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> * this register is read and there is no more error for the</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> * rest of data in the RXFIFO.</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> */</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aac7b45d0c4877e925362e262e6e6227a">  911</a></span><span class="preprocessor">#define UART_LSR_ERRF_MASK (0x80U)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aaacdc5e2ef6b1ca5811b845434bcdcd1">  912</a></span><span class="preprocessor">#define UART_LSR_ERRF_SHIFT (7U)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#adba0f67debc43c706895b608566559a4">  913</a></span><span class="preprocessor">#define UART_LSR_ERRF_GET(x) (((uint32_t)(x) &amp; UART_LSR_ERRF_MASK) &gt;&gt; UART_LSR_ERRF_SHIFT)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">/*</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> * TEMT (RO)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> *</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> * Transmitter empty</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> * This bit is 1 when the THR (TXFIFO in the FIFO</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> * mode) and the Transmitter Shift Register (TSR) are</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> * both empty. Otherwise, it is zero.</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ac9db32f7071cd8f9d009b67f37e321c6">  923</a></span><span class="preprocessor">#define UART_LSR_TEMT_MASK (0x40U)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a99f3c9f04228341f02e7b625648c29c3">  924</a></span><span class="preprocessor">#define UART_LSR_TEMT_SHIFT (6U)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aac3eb25636d75686c9950e34c4d51294">  925</a></span><span class="preprocessor">#define UART_LSR_TEMT_GET(x) (((uint32_t)(x) &amp; UART_LSR_TEMT_MASK) &gt;&gt; UART_LSR_TEMT_SHIFT)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">/*</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> * THRE (RO)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"> *</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> * Transmitter Holding Register empty</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> * This bit is 1 when the THR (TXFIFO in the FIFO</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> * mode) is empty. Otherwise, it is zero.</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> * If the THRE interrupt is enabled, an interrupt is</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"> * triggered when THRE becomes 1.</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> */</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ae7c8f038aa6af5ef3f8318fbe855357c">  936</a></span><span class="preprocessor">#define UART_LSR_THRE_MASK (0x20U)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a3e42b40234dcc161706a2a742e44b1bb">  937</a></span><span class="preprocessor">#define UART_LSR_THRE_SHIFT (5U)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9cc9cb1af11d4e81fcc8d8969001043e">  938</a></span><span class="preprocessor">#define UART_LSR_THRE_GET(x) (((uint32_t)(x) &amp; UART_LSR_THRE_MASK) &gt;&gt; UART_LSR_THRE_SHIFT)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">/*</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> * LBREAK (RO)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> *</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> * Line break</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> * This bit is set when the uart_sin input signal was held</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> * LOWfor longer than the time for a full-word</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> * transmission. A full-word transmission is the</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> * transmission of the START, data, parity, and STOP</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * bits. It is cleared when this register is read.</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * In the FIFO mode, this bit indicates the line break for</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * the received data at the top of the RXFIFO.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#ad3f7c28d53dfd2a194febb63deaf3a61">  952</a></span><span class="preprocessor">#define UART_LSR_LBREAK_MASK (0x10U)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a7f2a2e9776031da4dbafeebf7ef6d99b">  953</a></span><span class="preprocessor">#define UART_LSR_LBREAK_SHIFT (4U)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a0799b610fa272df21db12bc1f517f9dd">  954</a></span><span class="preprocessor">#define UART_LSR_LBREAK_GET(x) (((uint32_t)(x) &amp; UART_LSR_LBREAK_MASK) &gt;&gt; UART_LSR_LBREAK_SHIFT)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">/*</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment"> * FE (RO)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"> *</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> * Framing error</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> * This bit is set when the received STOP bit is not</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * HIGH. It is cleared when this register is read.</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> * In the FIFO mode, this bit indicates the framing error</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> * for the received data at the top of the RXFIFO.</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> */</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#abca411099a35e7816b6627184abe5cbc">  965</a></span><span class="preprocessor">#define UART_LSR_FE_MASK (0x8U)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a9f8ac73dc2eff79a0f28226f01b0d1ff">  966</a></span><span class="preprocessor">#define UART_LSR_FE_SHIFT (3U)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a3853b962561e4fece8604b258eda0acf">  967</a></span><span class="preprocessor">#define UART_LSR_FE_GET(x) (((uint32_t)(x) &amp; UART_LSR_FE_MASK) &gt;&gt; UART_LSR_FE_SHIFT)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">/*</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment"> * PE (RO)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment"> *</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> * Parity error</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * This bit is set when the received parity does not match</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * with the parity selected in the LCR[5:4]. It is cleared</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * when this register is read.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> * In the FIFO mode, this bit indicates the parity error</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"> * for the received data at the top of the RXFIFO.</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"> */</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a6e7ffae3668ab385b89c4b0f02070e32">  979</a></span><span class="preprocessor">#define UART_LSR_PE_MASK (0x4U)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a18bc80c0d2b702d13be242f144826884">  980</a></span><span class="preprocessor">#define UART_LSR_PE_SHIFT (2U)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a982a96d318215fa814cafd46ea31cd36">  981</a></span><span class="preprocessor">#define UART_LSR_PE_GET(x) (((uint32_t)(x) &amp; UART_LSR_PE_MASK) &gt;&gt; UART_LSR_PE_SHIFT)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">/*</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"> * OE (RO)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> *</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> * Overrun error</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> * This bit indicates that data in the Receiver Buffer</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> * Register (RBR) is overrun.</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> */</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa2802472250f20e56a7ee089430b1ad2">  990</a></span><span class="preprocessor">#define UART_LSR_OE_MASK (0x2U)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a40ebebc8f0032661c81e0eac58058d25">  991</a></span><span class="preprocessor">#define UART_LSR_OE_SHIFT (1U)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a6091479f9a6d99e59d3110c7c6df0f9d">  992</a></span><span class="preprocessor">#define UART_LSR_OE_GET(x) (((uint32_t)(x) &amp; UART_LSR_OE_MASK) &gt;&gt; UART_LSR_OE_SHIFT)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">/*</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> * DR (RO)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"> *</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"> * Data ready.</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> * This bit is set when there are incoming received data</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> * in the Receiver Buffer Register (RBR). It is cleared</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> * when all of the received data are read.</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> */</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a151737e83279175ee66de65cd655bd61"> 1002</a></span><span class="preprocessor">#define UART_LSR_DR_MASK (0x1U)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#abec87cbcb3950b29289ffd4bb22f6955"> 1003</a></span><span class="preprocessor">#define UART_LSR_DR_SHIFT (0U)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a08e69ee16c65aadb8330cdc11fa2fd8d"> 1004</a></span><span class="preprocessor">#define UART_LSR_DR_GET(x) (((uint32_t)(x) &amp; UART_LSR_DR_MASK) &gt;&gt; UART_LSR_DR_SHIFT)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">/* Bitfield definition for register: MSR */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">/*</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"> * CTS (RO)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> *</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment"> * Clear to send</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> * 0: The modem_ctsn input signal is HIGH.</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> * 1: The modem_ctsn input signal is LOW.</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment"> */</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4687c1011e3db35b36eae08b0fe690ae"> 1014</a></span><span class="preprocessor">#define UART_MSR_CTS_MASK (0x10U)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a804118d04b0c9b0481d8fb07dc2c80aa"> 1015</a></span><span class="preprocessor">#define UART_MSR_CTS_SHIFT (4U)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#aa865cd30977a2cec030295ed2cfaf24f"> 1016</a></span><span class="preprocessor">#define UART_MSR_CTS_GET(x) (((uint32_t)(x) &amp; UART_MSR_CTS_MASK) &gt;&gt; UART_MSR_CTS_SHIFT)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span> </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">/*</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> * DCTS (RC)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment"> *</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment"> * Delta clear to send</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> * This bit is set when the state of the modem_ctsn input</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> * signal has been changed since the last time this</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * register is read.</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> */</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a755ae1092270970279243dceb7a631ba"> 1026</a></span><span class="preprocessor">#define UART_MSR_DCTS_MASK (0x1U)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a1e467b1b049a9aa10e87f4c507792dfe"> 1027</a></span><span class="preprocessor">#define UART_MSR_DCTS_SHIFT (0U)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a1801a7c41283de1c5e0f92c91798d513"> 1028</a></span><span class="preprocessor">#define UART_MSR_DCTS_GET(x) (((uint32_t)(x) &amp; UART_MSR_DCTS_MASK) &gt;&gt; UART_MSR_DCTS_SHIFT)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">/* Bitfield definition for register: GPR */</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">/*</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment"> * DATA (RW)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> *</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> * A one-byte storage register</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> */</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a4455a34de0bfeef786ba3640c1e016cb"> 1036</a></span><span class="preprocessor">#define UART_GPR_DATA_MASK (0xFFU)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a26ae76f7e578430128964137df0a19e5"> 1037</a></span><span class="preprocessor">#define UART_GPR_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a07359a56dc6fd94d6e467125efa2cadc"> 1038</a></span><span class="preprocessor">#define UART_GPR_DATA_SET(x) (((uint32_t)(x) &lt;&lt; UART_GPR_DATA_SHIFT) &amp; UART_GPR_DATA_MASK)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__uart__regs_8h.html#a2681489a56e0cebcfade66a02de2eee0"> 1039</a></span><span class="preprocessor">#define UART_GPR_DATA_GET(x) (((uint32_t)(x) &amp; UART_GPR_DATA_MASK) &gt;&gt; UART_GPR_DATA_SHIFT)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span> </div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_UART_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructUART__Type_html"><div class="ttname"><a href="structUART__Type.html">UART_Type</a></div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:12</div></div>
<div class="ttc" id="astructUART__Type_html_a03c1f1c191e1b95f761eb30fe6b412e5"><div class="ttname"><a href="structUART__Type.html#a03c1f1c191e1b95f761eb30fe6b412e5">UART_Type::LCR</a></div><div class="ttdeci">__RW uint32_t LCR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:34</div></div>
<div class="ttc" id="astructUART__Type_html_a0d7e28ccbb9d7b4f4585a8229d054328"><div class="ttname"><a href="structUART__Type.html#a0d7e28ccbb9d7b4f4585a8229d054328">UART_Type::IDLE_CFG</a></div><div class="ttdeci">__RW uint32_t IDLE_CFG</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:14</div></div>
<div class="ttc" id="astructUART__Type_html_a0dd1cf0979cfa189ca732accea97535c"><div class="ttname"><a href="structUART__Type.html#a0dd1cf0979cfa189ca732accea97535c">UART_Type::MCR</a></div><div class="ttdeci">__RW uint32_t MCR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:35</div></div>
<div class="ttc" id="astructUART__Type_html_a1a5024dab2e6e32afed70025ea6b3ad6"><div class="ttname"><a href="structUART__Type.html#a1a5024dab2e6e32afed70025ea6b3ad6">UART_Type::ADDR_CFG</a></div><div class="ttdeci">__RW uint32_t ADDR_CFG</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:15</div></div>
<div class="ttc" id="astructUART__Type_html_a297ffce9ce3d74a5a9359d709d238cd1"><div class="ttname"><a href="structUART__Type.html#a297ffce9ce3d74a5a9359d709d238cd1">UART_Type::FCR</a></div><div class="ttdeci">__W uint32_t FCR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:32</div></div>
<div class="ttc" id="astructUART__Type_html_a34261bb8a14896a64528cc10bdb37ac2"><div class="ttname"><a href="structUART__Type.html#a34261bb8a14896a64528cc10bdb37ac2">UART_Type::MSR</a></div><div class="ttdeci">__R uint32_t MSR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:37</div></div>
<div class="ttc" id="astructUART__Type_html_a4222e2ce3e56dfc07eb8a73f8c246037"><div class="ttname"><a href="structUART__Type.html#a4222e2ce3e56dfc07eb8a73f8c246037">UART_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[4]</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:13</div></div>
<div class="ttc" id="astructUART__Type_html_a5b61d07fd0a8d6bbc6cff84c2f2102fb"><div class="ttname"><a href="structUART__Type.html#a5b61d07fd0a8d6bbc6cff84c2f2102fb">UART_Type::IIR</a></div><div class="ttdeci">__RW uint32_t IIR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:31</div></div>
<div class="ttc" id="astructUART__Type_html_a5f4e5c9268ce70e111d6979d3193978c"><div class="ttname"><a href="structUART__Type.html#a5f4e5c9268ce70e111d6979d3193978c">UART_Type::RBR</a></div><div class="ttdeci">__R uint32_t RBR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:22</div></div>
<div class="ttc" id="astructUART__Type_html_a7744658d35ff5cb60fd9d452180f595c"><div class="ttname"><a href="structUART__Type.html#a7744658d35ff5cb60fd9d452180f595c">UART_Type::LSR</a></div><div class="ttdeci">__R uint32_t LSR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:36</div></div>
<div class="ttc" id="astructUART__Type_html_a947544870070a5119d2cf04195deb59e"><div class="ttname"><a href="structUART__Type.html#a947544870070a5119d2cf04195deb59e">UART_Type::OSCR</a></div><div class="ttdeci">__RW uint32_t OSCR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:18</div></div>
<div class="ttc" id="astructUART__Type_html_a9b6c46e45790b57b79931fa3a2db7167"><div class="ttname"><a href="structUART__Type.html#a9b6c46e45790b57b79931fa3a2db7167">UART_Type::CFG</a></div><div class="ttdeci">__RW uint32_t CFG</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:17</div></div>
<div class="ttc" id="astructUART__Type_html_aa8b5f1acb66dd604d93c6ad6756aaa86"><div class="ttname"><a href="structUART__Type.html#aa8b5f1acb66dd604d93c6ad6756aaa86">UART_Type::IIR2</a></div><div class="ttdeci">__RW uint32_t IIR2</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:16</div></div>
<div class="ttc" id="astructUART__Type_html_aaf0136840a24456ad964c535aab00d28"><div class="ttname"><a href="structUART__Type.html#aaf0136840a24456ad964c535aab00d28">UART_Type::THR</a></div><div class="ttdeci">__W uint32_t THR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:23</div></div>
<div class="ttc" id="astructUART__Type_html_ac0040d4240f7e88d48e05f8ff2c572fa"><div class="ttname"><a href="structUART__Type.html#ac0040d4240f7e88d48e05f8ff2c572fa">UART_Type::DLL</a></div><div class="ttdeci">__RW uint32_t DLL</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:24</div></div>
<div class="ttc" id="astructUART__Type_html_acaad40dbd7bd724ce1dc5ad36553c8c3"><div class="ttname"><a href="structUART__Type.html#acaad40dbd7bd724ce1dc5ad36553c8c3">UART_Type::FCRR</a></div><div class="ttdeci">__RW uint32_t FCRR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:19</div></div>
<div class="ttc" id="astructUART__Type_html_aceeceed9ab5c1802b364016cb033de3c"><div class="ttname"><a href="structUART__Type.html#aceeceed9ab5c1802b364016cb033de3c">UART_Type::GPR</a></div><div class="ttdeci">__RW uint32_t GPR</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:38</div></div>
<div class="ttc" id="astructUART__Type_html_ad4da956414a893801819c5a5ec0af470"><div class="ttname"><a href="structUART__Type.html#ad4da956414a893801819c5a5ec0af470">UART_Type::DLM</a></div><div class="ttdeci">__RW uint32_t DLM</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:28</div></div>
<div class="ttc" id="astructUART__Type_html_aec0d0055fcbb94612fdf9c0b3d2ca094"><div class="ttname"><a href="structUART__Type.html#aec0d0055fcbb94612fdf9c0b3d2ca094">UART_Type::MOTO_CFG</a></div><div class="ttdeci">__RW uint32_t MOTO_CFG</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:20</div></div>
<div class="ttc" id="astructUART__Type_html_afb6192a7342ad146b7b6e20657e8558d"><div class="ttname"><a href="structUART__Type.html#afb6192a7342ad146b7b6e20657e8558d">UART_Type::IER</a></div><div class="ttdeci">__RW uint32_t IER</div><div class="ttdef"><b>Definition</b> hpm_uart_regs.h:27</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_9882f0ac8eca87c1245bf7805f5dbd64.html">HPM5300</a></li><li class="navelem"><a class="el" href="dir_bb92b17e51de1ea98cc7c8b7b4d06033.html">ip</a></li><li class="navelem"><a class="el" href="HPM5300_2ip_2hpm__uart__regs_8h.html">hpm_uart_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:02 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
