{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 14:39:05 2024 " "Info: Processing started: Sun Jan 07 14:39:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multi -c multi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multi -c multi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sreg_8bit:u1\|data\[7\] " "Warning: Node \"sreg_8bit:u1\|data\[7\]\" is a latch" {  } { { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 10 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "start " "Info: Assuming node \"start\" is a latch enable. Will not compute fmax for this pin." {  } { { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register sreg_8bit:u1\|data\[0\] reg_16bit:u4\|data\[12\] 275.03 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 275.03 MHz between source register \"sreg_8bit:u1\|data\[0\]\" and destination register \"reg_16bit:u4\|data\[12\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.103 ns + Longest register register " "Info: + Longest register to register delay is 3.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sreg_8bit:u1\|data\[0\] 1 REG LC_X1_Y13_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y13_N6; Fanout = 8; REG Node = 'sreg_8bit:u1\|data\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sreg_8bit:u1|data[0] } "NODE_NAME" } } { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.114 ns) 0.851 ns andarith:u2\|dout\[0\] 2 COMB LC_X2_Y13_N9 3 " "Info: 2: + IC(0.737 ns) + CELL(0.114 ns) = 0.851 ns; Loc. = LC_X2_Y13_N9; Fanout = 3; COMB Node = 'andarith:u2\|dout\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { sreg_8bit:u1|data[0] andarith:u2|dout[0] } "NODE_NAME" } } { "andarith.vhd" "" { Text "c:/users/administrator/desktop/multi/andarith/andarith.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.564 ns) 1.852 ns reg_16bit:u4\|data\[7\]~1 3 COMB LC_X2_Y13_N0 2 " "Info: 3: + IC(0.437 ns) + CELL(0.564 ns) = 1.852 ns; Loc. = LC_X2_Y13_N0; Fanout = 2; COMB Node = 'reg_16bit:u4\|data\[7\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { andarith:u2|dout[0] reg_16bit:u4|data[7]~1 } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.930 ns reg_16bit:u4\|data\[8\]~3 4 COMB LC_X2_Y13_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.930 ns; Loc. = LC_X2_Y13_N1; Fanout = 2; COMB Node = 'reg_16bit:u4\|data\[8\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { reg_16bit:u4|data[7]~1 reg_16bit:u4|data[8]~3 } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.008 ns reg_16bit:u4\|data\[9\]~5 5 COMB LC_X2_Y13_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 2.008 ns; Loc. = LC_X2_Y13_N2; Fanout = 2; COMB Node = 'reg_16bit:u4\|data\[9\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { reg_16bit:u4|data[8]~3 reg_16bit:u4|data[9]~5 } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.086 ns reg_16bit:u4\|data\[10\]~7 6 COMB LC_X2_Y13_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 2.086 ns; Loc. = LC_X2_Y13_N3; Fanout = 2; COMB Node = 'reg_16bit:u4\|data\[10\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { reg_16bit:u4|data[9]~5 reg_16bit:u4|data[10]~7 } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.264 ns reg_16bit:u4\|data\[11\]~9 7 COMB LC_X2_Y13_N4 4 " "Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 2.264 ns; Loc. = LC_X2_Y13_N4; Fanout = 4; COMB Node = 'reg_16bit:u4\|data\[11\]~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { reg_16bit:u4|data[10]~7 reg_16bit:u4|data[11]~9 } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 3.103 ns reg_16bit:u4\|data\[12\] 8 REG LC_X2_Y13_N5 3 " "Info: 8: + IC(0.000 ns) + CELL(0.839 ns) = 3.103 ns; Loc. = LC_X2_Y13_N5; Fanout = 3; REG Node = 'reg_16bit:u4\|data\[12\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { reg_16bit:u4|data[11]~9 reg_16bit:u4|data[12] } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.929 ns ( 62.17 % ) " "Info: Total cell delay = 1.929 ns ( 62.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 37.83 % ) " "Info: Total interconnect delay = 1.174 ns ( 37.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { sreg_8bit:u1|data[0] andarith:u2|dout[0] reg_16bit:u4|data[7]~1 reg_16bit:u4|data[8]~3 reg_16bit:u4|data[9]~5 reg_16bit:u4|data[10]~7 reg_16bit:u4|data[11]~9 reg_16bit:u4|data[12] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.103 ns" { sreg_8bit:u1|data[0] {} andarith:u2|dout[0] {} reg_16bit:u4|data[7]~1 {} reg_16bit:u4|data[8]~3 {} reg_16bit:u4|data[9]~5 {} reg_16bit:u4|data[10]~7 {} reg_16bit:u4|data[11]~9 {} reg_16bit:u4|data[12] {} } { 0.000ns 0.737ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.114ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.956 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 23 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 23; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.711 ns) 2.956 ns reg_16bit:u4\|data\[12\] 2 REG LC_X2_Y13_N5 3 " "Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X2_Y13_N5; Fanout = 3; REG Node = 'reg_16bit:u4\|data\[12\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clk reg_16bit:u4|data[12] } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.75 % ) " "Info: Total cell delay = 2.180 ns ( 73.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.776 ns ( 26.25 % ) " "Info: Total interconnect delay = 0.776 ns ( 26.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk reg_16bit:u4|data[12] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} reg_16bit:u4|data[12] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.956 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 23 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 23; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.711 ns) 2.956 ns sreg_8bit:u1\|data\[0\] 2 REG LC_X1_Y13_N6 8 " "Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X1_Y13_N6; Fanout = 8; REG Node = 'sreg_8bit:u1\|data\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clk sreg_8bit:u1|data[0] } "NODE_NAME" } } { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.75 % ) " "Info: Total cell delay = 2.180 ns ( 73.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.776 ns ( 26.25 % ) " "Info: Total interconnect delay = 0.776 ns ( 26.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk sreg_8bit:u1|data[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} sreg_8bit:u1|data[0] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk reg_16bit:u4|data[12] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} reg_16bit:u4|data[12] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk sreg_8bit:u1|data[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} sreg_8bit:u1|data[0] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { sreg_8bit:u1|data[0] andarith:u2|dout[0] reg_16bit:u4|data[7]~1 reg_16bit:u4|data[8]~3 reg_16bit:u4|data[9]~5 reg_16bit:u4|data[10]~7 reg_16bit:u4|data[11]~9 reg_16bit:u4|data[12] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.103 ns" { sreg_8bit:u1|data[0] {} andarith:u2|dout[0] {} reg_16bit:u4|data[7]~1 {} reg_16bit:u4|data[8]~3 {} reg_16bit:u4|data[9]~5 {} reg_16bit:u4|data[10]~7 {} reg_16bit:u4|data[11]~9 {} reg_16bit:u4|data[12] {} } { 0.000ns 0.737ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.114ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk reg_16bit:u4|data[12] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} reg_16bit:u4|data[12] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk sreg_8bit:u1|data[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} sreg_8bit:u1|data[0] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_16bit:u4|data[12] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { reg_16bit:u4|data[12] {} } {  } {  } "" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_16bit:u4\|data\[15\] B\[7\] clk 9.691 ns register " "Info: tsu for register \"reg_16bit:u4\|data\[15\]\" (data pin = \"B\[7\]\", clock pin = \"clk\") is 9.691 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.610 ns + Longest pin register " "Info: + Longest pin to register delay is 12.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns B\[7\] 1 PIN PIN_135 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_135; Fanout = 1; PIN Node = 'B\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.487 ns) + CELL(0.590 ns) 10.546 ns andarith:u2\|dout\[7\] 2 COMB LC_X1_Y13_N8 3 " "Info: 2: + IC(8.487 ns) + CELL(0.590 ns) = 10.546 ns; Loc. = LC_X1_Y13_N8; Fanout = 3; COMB Node = 'andarith:u2\|dout\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.077 ns" { B[7] andarith:u2|dout[7] } "NODE_NAME" } } { "andarith.vhd" "" { Text "c:/users/administrator/desktop/multi/andarith/andarith.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.575 ns) 11.823 ns reg_16bit:u4\|data\[14\]~15COUT1_46 3 COMB LC_X2_Y13_N7 1 " "Info: 3: + IC(0.702 ns) + CELL(0.575 ns) = 11.823 ns; Loc. = LC_X2_Y13_N7; Fanout = 1; COMB Node = 'reg_16bit:u4\|data\[14\]~15COUT1_46'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { andarith:u2|dout[7] reg_16bit:u4|data[14]~15COUT1_46 } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 12.610 ns reg_16bit:u4\|data\[15\] 4 REG LC_X2_Y13_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.787 ns) = 12.610 ns; Loc. = LC_X2_Y13_N8; Fanout = 4; REG Node = 'reg_16bit:u4\|data\[15\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { reg_16bit:u4|data[14]~15COUT1_46 reg_16bit:u4|data[15] } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.421 ns ( 27.13 % ) " "Info: Total cell delay = 3.421 ns ( 27.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.189 ns ( 72.87 % ) " "Info: Total interconnect delay = 9.189 ns ( 72.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.610 ns" { B[7] andarith:u2|dout[7] reg_16bit:u4|data[14]~15COUT1_46 reg_16bit:u4|data[15] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.610 ns" { B[7] {} B[7]~out0 {} andarith:u2|dout[7] {} reg_16bit:u4|data[14]~15COUT1_46 {} reg_16bit:u4|data[15] {} } { 0.000ns 0.000ns 8.487ns 0.702ns 0.000ns } { 0.000ns 1.469ns 0.590ns 0.575ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.956 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 23 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 23; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.711 ns) 2.956 ns reg_16bit:u4\|data\[15\] 2 REG LC_X2_Y13_N8 4 " "Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X2_Y13_N8; Fanout = 4; REG Node = 'reg_16bit:u4\|data\[15\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clk reg_16bit:u4|data[15] } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.75 % ) " "Info: Total cell delay = 2.180 ns ( 73.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.776 ns ( 26.25 % ) " "Info: Total interconnect delay = 0.776 ns ( 26.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk reg_16bit:u4|data[15] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} reg_16bit:u4|data[15] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.610 ns" { B[7] andarith:u2|dout[7] reg_16bit:u4|data[14]~15COUT1_46 reg_16bit:u4|data[15] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.610 ns" { B[7] {} B[7]~out0 {} andarith:u2|dout[7] {} reg_16bit:u4|data[14]~15COUT1_46 {} reg_16bit:u4|data[15] {} } { 0.000ns 0.000ns 8.487ns 0.702ns 0.000ns } { 0.000ns 1.469ns 0.590ns 0.575ns 0.787ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk reg_16bit:u4|data[15] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} reg_16bit:u4|data[15] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Ans\[10\] reg_16bit:u4\|data\[10\] 10.812 ns register " "Info: tco from clock \"clk\" to destination pin \"Ans\[10\]\" through register \"reg_16bit:u4\|data\[10\]\" is 10.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.956 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 23 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 23; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.711 ns) 2.956 ns reg_16bit:u4\|data\[10\] 2 REG LC_X2_Y13_N3 4 " "Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X2_Y13_N3; Fanout = 4; REG Node = 'reg_16bit:u4\|data\[10\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clk reg_16bit:u4|data[10] } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.75 % ) " "Info: Total cell delay = 2.180 ns ( 73.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.776 ns ( 26.25 % ) " "Info: Total interconnect delay = 0.776 ns ( 26.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk reg_16bit:u4|data[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} reg_16bit:u4|data[10] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.632 ns + Longest register pin " "Info: + Longest register to pin delay is 7.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_16bit:u4\|data\[10\] 1 REG LC_X2_Y13_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y13_N3; Fanout = 4; REG Node = 'reg_16bit:u4\|data\[10\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_16bit:u4|data[10] } "NODE_NAME" } } { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.508 ns) + CELL(2.124 ns) 7.632 ns Ans\[10\] 2 PIN PIN_125 0 " "Info: 2: + IC(5.508 ns) + CELL(2.124 ns) = 7.632 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'Ans\[10\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.632 ns" { reg_16bit:u4|data[10] Ans[10] } "NODE_NAME" } } { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 27.83 % ) " "Info: Total cell delay = 2.124 ns ( 27.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.508 ns ( 72.17 % ) " "Info: Total interconnect delay = 5.508 ns ( 72.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.632 ns" { reg_16bit:u4|data[10] Ans[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.632 ns" { reg_16bit:u4|data[10] {} Ans[10] {} } { 0.000ns 5.508ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clk reg_16bit:u4|data[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clk {} clk~out0 {} reg_16bit:u4|data[10] {} } { 0.000ns 0.000ns 0.776ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.632 ns" { reg_16bit:u4|data[10] Ans[10] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.632 ns" { reg_16bit:u4|data[10] {} Ans[10] {} } { 0.000ns 5.508ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sreg_8bit:u1\|data\[7\] A\[7\] start -4.273 ns register " "Info: th for register \"sreg_8bit:u1\|data\[7\]\" (data pin = \"A\[7\]\", clock pin = \"start\") is -4.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 2.825 ns + Longest register " "Info: + Longest clock path from clock \"start\" to destination register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns start 1 CLK PIN_28 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 24; CLK Node = 'start'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.114 ns) 2.825 ns sreg_8bit:u1\|data\[7\] 2 REG LC_X1_Y7_N5 1 " "Info: 2: + IC(1.242 ns) + CELL(0.114 ns) = 2.825 ns; Loc. = LC_X1_Y7_N5; Fanout = 1; REG Node = 'sreg_8bit:u1\|data\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { start sreg_8bit:u1|data[7] } "NODE_NAME" } } { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 56.04 % ) " "Info: Total cell delay = 1.583 ns ( 56.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 43.96 % ) " "Info: Total interconnect delay = 1.242 ns ( 43.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { start sreg_8bit:u1|data[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { start {} start~out0 {} sreg_8bit:u1|data[7] {} } { 0.000ns 0.000ns 1.242ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.098 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns A\[7\] 1 PIN PIN_44 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_44; Fanout = 1; PIN Node = 'A\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.039 ns) + CELL(0.590 ns) 7.098 ns sreg_8bit:u1\|data\[7\] 2 REG LC_X1_Y7_N5 1 " "Info: 2: + IC(5.039 ns) + CELL(0.590 ns) = 7.098 ns; Loc. = LC_X1_Y7_N5; Fanout = 1; REG Node = 'sreg_8bit:u1\|data\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.629 ns" { A[7] sreg_8bit:u1|data[7] } "NODE_NAME" } } { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 29.01 % ) " "Info: Total cell delay = 2.059 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.039 ns ( 70.99 % ) " "Info: Total interconnect delay = 5.039 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.098 ns" { A[7] sreg_8bit:u1|data[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.098 ns" { A[7] {} A[7]~out0 {} sreg_8bit:u1|data[7] {} } { 0.000ns 0.000ns 5.039ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { start sreg_8bit:u1|data[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { start {} start~out0 {} sreg_8bit:u1|data[7] {} } { 0.000ns 0.000ns 1.242ns } { 0.000ns 1.469ns 0.114ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.098 ns" { A[7] sreg_8bit:u1|data[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.098 ns" { A[7] {} A[7]~out0 {} sreg_8bit:u1|data[7] {} } { 0.000ns 0.000ns 5.039ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 07 14:39:05 2024 " "Info: Processing ended: Sun Jan 07 14:39:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
