// Seed: 320459498
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1 <-> 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input wand id_10,
    input tri id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wire id_15,
    output wire id_16,
    output supply1 id_17,
    input wire id_18,
    input tri0 id_19,
    input tri id_20,
    output tri id_21,
    input uwire id_22,
    output uwire id_23,
    input wire id_24
    , id_55,
    input supply1 id_25,
    input supply1 id_26,
    input supply0 id_27,
    input supply0 id_28,
    output wor id_29
    , id_56,
    input wire id_30,
    input supply1 id_31,
    input wor id_32,
    input tri0 id_33,
    output uwire id_34,
    input wand id_35,
    input tri1 id_36,
    output supply0 id_37,
    input tri0 id_38,
    output wire id_39,
    output tri0 id_40,
    input tri id_41,
    input tri id_42,
    input supply0 id_43,
    input uwire id_44,
    input uwire id_45,
    output uwire id_46,
    input wor id_47,
    input wor id_48,
    output uwire id_49,
    input uwire id_50,
    output tri id_51,
    input wand id_52,
    input wire id_53
);
  module_0(
      id_55, id_55, id_55, id_55
  );
  wire id_57;
endmodule
