
tft_SPI2_v9_wd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000125d0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002fdc  080127a0  080127a0  000137a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801577c  0801577c  00017214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801577c  0801577c  0001677c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015784  08015784  00017214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08015784  08015784  00016784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015790  08015790  00016790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  08015794  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006f74  20000214  080159a8  00017214  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007188  080159a8  00018188  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017214  2**0
                  CONTENTS, READONLY
 12 .debug_info   000341c8  00000000  00000000  00017244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000080c3  00000000  00000000  0004b40c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002210  00000000  00000000  000534d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a2e  00000000  00000000  000556e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e620  00000000  00000000  0005710e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00031c6e  00000000  00000000  0008572e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb191  00000000  00000000  000b739c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a252d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a1cc  00000000  00000000  001a2570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001ac73c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000214 	.word	0x20000214
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08012788 	.word	0x08012788

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000218 	.word	0x20000218
 800020c:	08012788 	.word	0x08012788

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_ldivmod>:
 8000c48:	b97b      	cbnz	r3, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4a:	b972      	cbnz	r2, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bfbe      	ittt	lt
 8000c50:	2000      	movlt	r0, #0
 8000c52:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c56:	e006      	blt.n	8000c66 <__aeabi_ldivmod+0x1e>
 8000c58:	bf08      	it	eq
 8000c5a:	2800      	cmpeq	r0, #0
 8000c5c:	bf1c      	itt	ne
 8000c5e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c62:	f04f 30ff 	movne.w	r0, #4294967295
 8000c66:	f000 b9d3 	b.w	8001010 <__aeabi_idiv0>
 8000c6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c72:	2900      	cmp	r1, #0
 8000c74:	db09      	blt.n	8000c8a <__aeabi_ldivmod+0x42>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db1a      	blt.n	8000cb0 <__aeabi_ldivmod+0x68>
 8000c7a:	f000 f84d 	bl	8000d18 <__udivmoddi4>
 8000c7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c86:	b004      	add	sp, #16
 8000c88:	4770      	bx	lr
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db1b      	blt.n	8000ccc <__aeabi_ldivmod+0x84>
 8000c94:	f000 f840 	bl	8000d18 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f82f 	bl	8000d18 <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4240      	negs	r0, r0
 8000cc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cca:	4770      	bx	lr
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	f000 f821 	bl	8000d18 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b988 	b.w	8001010 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f806 	bl	8000d18 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__udivmoddi4>:
 8000d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d1c:	9d08      	ldr	r5, [sp, #32]
 8000d1e:	468e      	mov	lr, r1
 8000d20:	4604      	mov	r4, r0
 8000d22:	4688      	mov	r8, r1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d14a      	bne.n	8000dbe <__udivmoddi4+0xa6>
 8000d28:	428a      	cmp	r2, r1
 8000d2a:	4617      	mov	r7, r2
 8000d2c:	d962      	bls.n	8000df4 <__udivmoddi4+0xdc>
 8000d2e:	fab2 f682 	clz	r6, r2
 8000d32:	b14e      	cbz	r6, 8000d48 <__udivmoddi4+0x30>
 8000d34:	f1c6 0320 	rsb	r3, r6, #32
 8000d38:	fa01 f806 	lsl.w	r8, r1, r6
 8000d3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d40:	40b7      	lsls	r7, r6
 8000d42:	ea43 0808 	orr.w	r8, r3, r8
 8000d46:	40b4      	lsls	r4, r6
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	fa1f fc87 	uxth.w	ip, r7
 8000d50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d54:	0c23      	lsrs	r3, r4, #16
 8000d56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x62>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d6c:	f080 80ea 	bcs.w	8000f44 <__udivmoddi4+0x22c>
 8000d70:	429a      	cmp	r2, r3
 8000d72:	f240 80e7 	bls.w	8000f44 <__udivmoddi4+0x22c>
 8000d76:	3902      	subs	r1, #2
 8000d78:	443b      	add	r3, r7
 8000d7a:	1a9a      	subs	r2, r3, r2
 8000d7c:	b2a3      	uxth	r3, r4
 8000d7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d8e:	459c      	cmp	ip, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x8e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d98:	f080 80d6 	bcs.w	8000f48 <__udivmoddi4+0x230>
 8000d9c:	459c      	cmp	ip, r3
 8000d9e:	f240 80d3 	bls.w	8000f48 <__udivmoddi4+0x230>
 8000da2:	443b      	add	r3, r7
 8000da4:	3802      	subs	r0, #2
 8000da6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000daa:	eba3 030c 	sub.w	r3, r3, ip
 8000dae:	2100      	movs	r1, #0
 8000db0:	b11d      	cbz	r5, 8000dba <__udivmoddi4+0xa2>
 8000db2:	40f3      	lsrs	r3, r6
 8000db4:	2200      	movs	r2, #0
 8000db6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d905      	bls.n	8000dce <__udivmoddi4+0xb6>
 8000dc2:	b10d      	cbz	r5, 8000dc8 <__udivmoddi4+0xb0>
 8000dc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4608      	mov	r0, r1
 8000dcc:	e7f5      	b.n	8000dba <__udivmoddi4+0xa2>
 8000dce:	fab3 f183 	clz	r1, r3
 8000dd2:	2900      	cmp	r1, #0
 8000dd4:	d146      	bne.n	8000e64 <__udivmoddi4+0x14c>
 8000dd6:	4573      	cmp	r3, lr
 8000dd8:	d302      	bcc.n	8000de0 <__udivmoddi4+0xc8>
 8000dda:	4282      	cmp	r2, r0
 8000ddc:	f200 8105 	bhi.w	8000fea <__udivmoddi4+0x2d2>
 8000de0:	1a84      	subs	r4, r0, r2
 8000de2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000de6:	2001      	movs	r0, #1
 8000de8:	4690      	mov	r8, r2
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d0e5      	beq.n	8000dba <__udivmoddi4+0xa2>
 8000dee:	e9c5 4800 	strd	r4, r8, [r5]
 8000df2:	e7e2      	b.n	8000dba <__udivmoddi4+0xa2>
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	f000 8090 	beq.w	8000f1a <__udivmoddi4+0x202>
 8000dfa:	fab2 f682 	clz	r6, r2
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f040 80a4 	bne.w	8000f4c <__udivmoddi4+0x234>
 8000e04:	1a8a      	subs	r2, r1, r2
 8000e06:	0c03      	lsrs	r3, r0, #16
 8000e08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0c:	b280      	uxth	r0, r0
 8000e0e:	b2bc      	uxth	r4, r7
 8000e10:	2101      	movs	r1, #1
 8000e12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d907      	bls.n	8000e36 <__udivmoddi4+0x11e>
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e2c:	d202      	bcs.n	8000e34 <__udivmoddi4+0x11c>
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	f200 80e0 	bhi.w	8000ff4 <__udivmoddi4+0x2dc>
 8000e34:	46c4      	mov	ip, r8
 8000e36:	1a9b      	subs	r3, r3, r2
 8000e38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e44:	fb02 f404 	mul.w	r4, r2, r4
 8000e48:	429c      	cmp	r4, r3
 8000e4a:	d907      	bls.n	8000e5c <__udivmoddi4+0x144>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x142>
 8000e54:	429c      	cmp	r4, r3
 8000e56:	f200 80ca 	bhi.w	8000fee <__udivmoddi4+0x2d6>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	1b1b      	subs	r3, r3, r4
 8000e5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e62:	e7a5      	b.n	8000db0 <__udivmoddi4+0x98>
 8000e64:	f1c1 0620 	rsb	r6, r1, #32
 8000e68:	408b      	lsls	r3, r1
 8000e6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e6e:	431f      	orrs	r7, r3
 8000e70:	fa0e f401 	lsl.w	r4, lr, r1
 8000e74:	fa20 f306 	lsr.w	r3, r0, r6
 8000e78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e80:	4323      	orrs	r3, r4
 8000e82:	fa00 f801 	lsl.w	r8, r0, r1
 8000e86:	fa1f fc87 	uxth.w	ip, r7
 8000e8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e8e:	0c1c      	lsrs	r4, r3, #16
 8000e90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea2:	d909      	bls.n	8000eb8 <__udivmoddi4+0x1a0>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eaa:	f080 809c 	bcs.w	8000fe6 <__udivmoddi4+0x2ce>
 8000eae:	45a6      	cmp	lr, r4
 8000eb0:	f240 8099 	bls.w	8000fe6 <__udivmoddi4+0x2ce>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	443c      	add	r4, r7
 8000eb8:	eba4 040e 	sub.w	r4, r4, lr
 8000ebc:	fa1f fe83 	uxth.w	lr, r3
 8000ec0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ecc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed0:	45a4      	cmp	ip, r4
 8000ed2:	d908      	bls.n	8000ee6 <__udivmoddi4+0x1ce>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eda:	f080 8082 	bcs.w	8000fe2 <__udivmoddi4+0x2ca>
 8000ede:	45a4      	cmp	ip, r4
 8000ee0:	d97f      	bls.n	8000fe2 <__udivmoddi4+0x2ca>
 8000ee2:	3b02      	subs	r3, #2
 8000ee4:	443c      	add	r4, r7
 8000ee6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eea:	eba4 040c 	sub.w	r4, r4, ip
 8000eee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ef2:	4564      	cmp	r4, ip
 8000ef4:	4673      	mov	r3, lr
 8000ef6:	46e1      	mov	r9, ip
 8000ef8:	d362      	bcc.n	8000fc0 <__udivmoddi4+0x2a8>
 8000efa:	d05f      	beq.n	8000fbc <__udivmoddi4+0x2a4>
 8000efc:	b15d      	cbz	r5, 8000f16 <__udivmoddi4+0x1fe>
 8000efe:	ebb8 0203 	subs.w	r2, r8, r3
 8000f02:	eb64 0409 	sbc.w	r4, r4, r9
 8000f06:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f0e:	431e      	orrs	r6, r3
 8000f10:	40cc      	lsrs	r4, r1
 8000f12:	e9c5 6400 	strd	r6, r4, [r5]
 8000f16:	2100      	movs	r1, #0
 8000f18:	e74f      	b.n	8000dba <__udivmoddi4+0xa2>
 8000f1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f1e:	0c01      	lsrs	r1, r0, #16
 8000f20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f24:	b280      	uxth	r0, r0
 8000f26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f2a:	463b      	mov	r3, r7
 8000f2c:	4638      	mov	r0, r7
 8000f2e:	463c      	mov	r4, r7
 8000f30:	46b8      	mov	r8, r7
 8000f32:	46be      	mov	lr, r7
 8000f34:	2620      	movs	r6, #32
 8000f36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f3a:	eba2 0208 	sub.w	r2, r2, r8
 8000f3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f42:	e766      	b.n	8000e12 <__udivmoddi4+0xfa>
 8000f44:	4601      	mov	r1, r0
 8000f46:	e718      	b.n	8000d7a <__udivmoddi4+0x62>
 8000f48:	4610      	mov	r0, r2
 8000f4a:	e72c      	b.n	8000da6 <__udivmoddi4+0x8e>
 8000f4c:	f1c6 0220 	rsb	r2, r6, #32
 8000f50:	fa2e f302 	lsr.w	r3, lr, r2
 8000f54:	40b7      	lsls	r7, r6
 8000f56:	40b1      	lsls	r1, r6
 8000f58:	fa20 f202 	lsr.w	r2, r0, r2
 8000f5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f60:	430a      	orrs	r2, r1
 8000f62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f66:	b2bc      	uxth	r4, r7
 8000f68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f6c:	0c11      	lsrs	r1, r2, #16
 8000f6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f72:	fb08 f904 	mul.w	r9, r8, r4
 8000f76:	40b0      	lsls	r0, r6
 8000f78:	4589      	cmp	r9, r1
 8000f7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f7e:	b280      	uxth	r0, r0
 8000f80:	d93e      	bls.n	8001000 <__udivmoddi4+0x2e8>
 8000f82:	1879      	adds	r1, r7, r1
 8000f84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f88:	d201      	bcs.n	8000f8e <__udivmoddi4+0x276>
 8000f8a:	4589      	cmp	r9, r1
 8000f8c:	d81f      	bhi.n	8000fce <__udivmoddi4+0x2b6>
 8000f8e:	eba1 0109 	sub.w	r1, r1, r9
 8000f92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f96:	fb09 f804 	mul.w	r8, r9, r4
 8000f9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fa4:	4542      	cmp	r2, r8
 8000fa6:	d229      	bcs.n	8000ffc <__udivmoddi4+0x2e4>
 8000fa8:	18ba      	adds	r2, r7, r2
 8000faa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fae:	d2c4      	bcs.n	8000f3a <__udivmoddi4+0x222>
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d2c2      	bcs.n	8000f3a <__udivmoddi4+0x222>
 8000fb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000fb8:	443a      	add	r2, r7
 8000fba:	e7be      	b.n	8000f3a <__udivmoddi4+0x222>
 8000fbc:	45f0      	cmp	r8, lr
 8000fbe:	d29d      	bcs.n	8000efc <__udivmoddi4+0x1e4>
 8000fc0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fc4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fc8:	3801      	subs	r0, #1
 8000fca:	46e1      	mov	r9, ip
 8000fcc:	e796      	b.n	8000efc <__udivmoddi4+0x1e4>
 8000fce:	eba7 0909 	sub.w	r9, r7, r9
 8000fd2:	4449      	add	r1, r9
 8000fd4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fd8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fdc:	fb09 f804 	mul.w	r8, r9, r4
 8000fe0:	e7db      	b.n	8000f9a <__udivmoddi4+0x282>
 8000fe2:	4673      	mov	r3, lr
 8000fe4:	e77f      	b.n	8000ee6 <__udivmoddi4+0x1ce>
 8000fe6:	4650      	mov	r0, sl
 8000fe8:	e766      	b.n	8000eb8 <__udivmoddi4+0x1a0>
 8000fea:	4608      	mov	r0, r1
 8000fec:	e6fd      	b.n	8000dea <__udivmoddi4+0xd2>
 8000fee:	443b      	add	r3, r7
 8000ff0:	3a02      	subs	r2, #2
 8000ff2:	e733      	b.n	8000e5c <__udivmoddi4+0x144>
 8000ff4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ff8:	443b      	add	r3, r7
 8000ffa:	e71c      	b.n	8000e36 <__udivmoddi4+0x11e>
 8000ffc:	4649      	mov	r1, r9
 8000ffe:	e79c      	b.n	8000f3a <__udivmoddi4+0x222>
 8001000:	eba1 0109 	sub.w	r1, r1, r9
 8001004:	46c4      	mov	ip, r8
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	e7c4      	b.n	8000f9a <__udivmoddi4+0x282>

08001010 <__aeabi_idiv0>:
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <BME280_Read8>:
#endif
}
#endif
#ifdef BME280
uint8_t BME280_Read8(uint8_t addr)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af04      	add	r7, sp, #16
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, &tmp, 1, 10);
 8001022:	4b0a      	ldr	r3, [pc, #40]	@ (800104c <BME280_Read8+0x38>)
 8001024:	6818      	ldr	r0, [r3, #0]
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	b29a      	uxth	r2, r3
 800102a:	230a      	movs	r3, #10
 800102c:	9302      	str	r3, [sp, #8]
 800102e:	2301      	movs	r3, #1
 8001030:	9301      	str	r3, [sp, #4]
 8001032:	f107 030f 	add.w	r3, r7, #15
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	2301      	movs	r3, #1
 800103a:	21ec      	movs	r1, #236	@ 0xec
 800103c:	f007 ff96 	bl	8008f6c <HAL_I2C_Mem_Read>
	return tmp;
 8001040:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8001042:	4618      	mov	r0, r3
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	20000230 	.word	0x20000230

08001050 <BME280_Read16>:
	return (tmp >> 8) | (tmp << 8);
}
#endif
#ifdef BME280
uint16_t BME280_Read16(uint8_t addr)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af04      	add	r7, sp, #16
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, tmp, 2, 10);
 800105a:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <BME280_Read16+0x44>)
 800105c:	6818      	ldr	r0, [r3, #0]
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	b29a      	uxth	r2, r3
 8001062:	230a      	movs	r3, #10
 8001064:	9302      	str	r3, [sp, #8]
 8001066:	2302      	movs	r3, #2
 8001068:	9301      	str	r3, [sp, #4]
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	9300      	str	r3, [sp, #0]
 8001070:	2301      	movs	r3, #1
 8001072:	21ec      	movs	r1, #236	@ 0xec
 8001074:	f007 ff7a 	bl	8008f6c <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8001078:	7b3b      	ldrb	r3, [r7, #12]
 800107a:	b21b      	sxth	r3, r3
 800107c:	021b      	lsls	r3, r3, #8
 800107e:	b21a      	sxth	r2, r3
 8001080:	7b7b      	ldrb	r3, [r7, #13]
 8001082:	b21b      	sxth	r3, r3
 8001084:	4313      	orrs	r3, r2
 8001086:	b21b      	sxth	r3, r3
 8001088:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000230 	.word	0x20000230

08001098 <BME280_Read16LE>:

uint16_t BME280_Read16LE(uint8_t addr)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BME280_Read16(addr);
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ffd3 	bl	8001050 <BME280_Read16>
 80010aa:	4603      	mov	r3, r0
 80010ac:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 80010ae:	89fb      	ldrh	r3, [r7, #14]
 80010b0:	0a1b      	lsrs	r3, r3, #8
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010ba:	021b      	lsls	r3, r3, #8
 80010bc:	b21b      	sxth	r3, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	b29b      	uxth	r3, r3
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <BME280_Write8>:
#endif
}
#endif
#ifdef BME280
void BME280_Write8(uint8_t address, uint8_t data)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af04      	add	r7, sp, #16
 80010d2:	4603      	mov	r3, r0
 80010d4:	460a      	mov	r2, r1
 80010d6:	71fb      	strb	r3, [r7, #7]
 80010d8:	4613      	mov	r3, r2
 80010da:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BME280_I2CADDR, address, 1, &data, 1, 10);
 80010dc:	4b08      	ldr	r3, [pc, #32]	@ (8001100 <BME280_Write8+0x34>)
 80010de:	6818      	ldr	r0, [r3, #0]
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	230a      	movs	r3, #10
 80010e6:	9302      	str	r3, [sp, #8]
 80010e8:	2301      	movs	r3, #1
 80010ea:	9301      	str	r3, [sp, #4]
 80010ec:	1dbb      	adds	r3, r7, #6
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2301      	movs	r3, #1
 80010f2:	21ec      	movs	r1, #236	@ 0xec
 80010f4:	f007 fe40 	bl	8008d78 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20000230 	.word	0x20000230

08001104 <BME280_Read24>:

uint32_t BME280_Read24(uint8_t addr)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b088      	sub	sp, #32
 8001108:	af04      	add	r7, sp, #16
 800110a:	4603      	mov	r3, r0
 800110c:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, tmp, 3, 10);
 800110e:	4b0d      	ldr	r3, [pc, #52]	@ (8001144 <BME280_Read24+0x40>)
 8001110:	6818      	ldr	r0, [r3, #0]
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	b29a      	uxth	r2, r3
 8001116:	230a      	movs	r3, #10
 8001118:	9302      	str	r3, [sp, #8]
 800111a:	2303      	movs	r3, #3
 800111c:	9301      	str	r3, [sp, #4]
 800111e:	f107 030c 	add.w	r3, r7, #12
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	2301      	movs	r3, #1
 8001126:	21ec      	movs	r1, #236	@ 0xec
 8001128:	f007 ff20 	bl	8008f6c <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 800112c:	7b3b      	ldrb	r3, [r7, #12]
 800112e:	041a      	lsls	r2, r3, #16
 8001130:	7b7b      	ldrb	r3, [r7, #13]
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	4313      	orrs	r3, r2
 8001136:	7bba      	ldrb	r2, [r7, #14]
 8001138:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 800113a:	4618      	mov	r0, r3
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000230 	.word	0x20000230

08001148 <BME280_IsReadingCalibration>:
	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
}
#endif
#ifdef BME280
uint8_t BME280_IsReadingCalibration(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
	uint8_t Status = BME280_Read8(BME280_STATUS);
 800114e:	20f3      	movs	r0, #243	@ 0xf3
 8001150:	f7ff ff60 	bl	8001014 <BME280_Read8>
 8001154:	4603      	mov	r3, r0
 8001156:	71fb      	strb	r3, [r7, #7]

	return ((Status & 1) != 0);
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	2b00      	cmp	r3, #0
 8001160:	bf14      	ite	ne
 8001162:	2301      	movne	r3, #1
 8001164:	2300      	moveq	r3, #0
 8001166:	b2db      	uxtb	r3, r3
}
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <BME280_SetConfig>:

void BME280_SetConfig(uint8_t standby_time, uint8_t filter)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	460a      	mov	r2, r1
 800117a:	71fb      	strb	r3, [r7, #7]
 800117c:	4613      	mov	r3, r2
 800117e:	71bb      	strb	r3, [r7, #6]
	BME280_Write8(BME280_CONFIG, (uint8_t)(((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
 8001180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001184:	015b      	lsls	r3, r3, #5
 8001186:	b25a      	sxtb	r2, r3
 8001188:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	b25b      	sxtb	r3, r3
 8001190:	f003 031c 	and.w	r3, r3, #28
 8001194:	b25b      	sxtb	r3, r3
 8001196:	4313      	orrs	r3, r2
 8001198:	b25b      	sxtb	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	f023 0303 	bic.w	r3, r3, #3
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	4619      	mov	r1, r3
 80011a4:	20f5      	movs	r0, #245	@ 0xf5
 80011a6:	f7ff ff91 	bl	80010cc <BME280_Write8>
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <BME280_Init>:

#if(BMP_I2C == 1)
void BME280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t huminidity_oversampling, uint8_t mode)
{
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	4608      	mov	r0, r1
 80011be:	4611      	mov	r1, r2
 80011c0:	461a      	mov	r2, r3
 80011c2:	4603      	mov	r3, r0
 80011c4:	70fb      	strb	r3, [r7, #3]
 80011c6:	460b      	mov	r3, r1
 80011c8:	70bb      	strb	r3, [r7, #2]
 80011ca:	4613      	mov	r3, r2
 80011cc:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 80011ce:	4a92      	ldr	r2, [pc, #584]	@ (8001418 <BME280_Init+0x264>)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6013      	str	r3, [r2, #0]
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	uint8_t HumReg, i;

	if (mode > BME280_NORMALMODE)
 80011d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011d8:	2b03      	cmp	r3, #3
 80011da:	d902      	bls.n	80011e2 <BME280_Init+0x2e>
	    mode = BME280_NORMALMODE;
 80011dc:	2303      	movs	r3, #3
 80011de:	f887 3020 	strb.w	r3, [r7, #32]
	_mode = mode;
 80011e2:	4a8e      	ldr	r2, [pc, #568]	@ (800141c <BME280_Init+0x268>)
 80011e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011e8:	7013      	strb	r3, [r2, #0]
	if(mode == BME280_FORCEDMODE)
 80011ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d102      	bne.n	80011f8 <BME280_Init+0x44>
		mode = BME280_SLEEPMODE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	f887 3020 	strb.w	r3, [r7, #32]

	if (temperature_resolution > BME280_TEMPERATURE_20BIT)
 80011f8:	78fb      	ldrb	r3, [r7, #3]
 80011fa:	2b05      	cmp	r3, #5
 80011fc:	d901      	bls.n	8001202 <BME280_Init+0x4e>
		temperature_resolution = BME280_TEMPERATURE_20BIT;
 80011fe:	2305      	movs	r3, #5
 8001200:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8001202:	4a87      	ldr	r2, [pc, #540]	@ (8001420 <BME280_Init+0x26c>)
 8001204:	78fb      	ldrb	r3, [r7, #3]
 8001206:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BME280_PRESSURE_ULTRAHIGHRES)
 8001208:	78bb      	ldrb	r3, [r7, #2]
 800120a:	2b05      	cmp	r3, #5
 800120c:	d901      	bls.n	8001212 <BME280_Init+0x5e>
		pressure_oversampling = BME280_PRESSURE_ULTRAHIGHRES;
 800120e:	2305      	movs	r3, #5
 8001210:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 8001212:	4a84      	ldr	r2, [pc, #528]	@ (8001424 <BME280_Init+0x270>)
 8001214:	78bb      	ldrb	r3, [r7, #2]
 8001216:	7013      	strb	r3, [r2, #0]

	if (huminidity_oversampling > BME280_HUMINIDITY_ULTRAHIGH)
 8001218:	787b      	ldrb	r3, [r7, #1]
 800121a:	2b05      	cmp	r3, #5
 800121c:	d901      	bls.n	8001222 <BME280_Init+0x6e>
		huminidity_oversampling = BME280_HUMINIDITY_ULTRAHIGH;
 800121e:	2305      	movs	r3, #5
 8001220:	707b      	strb	r3, [r7, #1]
	_huminidity_oversampling = huminidity_oversampling;
 8001222:	4a81      	ldr	r2, [pc, #516]	@ (8001428 <BME280_Init+0x274>)
 8001224:	787b      	ldrb	r3, [r7, #1]
 8001226:	7013      	strb	r3, [r2, #0]

	while(BME280_Read8(BME280_CHIPID) != 0x60);
 8001228:	bf00      	nop
 800122a:	20d0      	movs	r0, #208	@ 0xd0
 800122c:	f7ff fef2 	bl	8001014 <BME280_Read8>
 8001230:	4603      	mov	r3, r0
 8001232:	2b60      	cmp	r3, #96	@ 0x60
 8001234:	d1f9      	bne.n	800122a <BME280_Init+0x76>

	BME280_Write8(BME280_SOFTRESET, 0xB6);
 8001236:	21b6      	movs	r1, #182	@ 0xb6
 8001238:	20e0      	movs	r0, #224	@ 0xe0
 800123a:	f7ff ff47 	bl	80010cc <BME280_Write8>

	for(i = 0; i<30; i++)
 800123e:	2300      	movs	r3, #0
 8001240:	73fb      	strb	r3, [r7, #15]
 8001242:	e006      	b.n	8001252 <BME280_Init+0x9e>
		Delay_us(1000); // Wait  300 msfor wake up
 8001244:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001248:	f001 fc60 	bl	8002b0c <Delay_us>
	for(i = 0; i<30; i++)
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	3301      	adds	r3, #1
 8001250:	73fb      	strb	r3, [r7, #15]
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	2b1d      	cmp	r3, #29
 8001256:	d9f5      	bls.n	8001244 <BME280_Init+0x90>

	while(BME280_IsReadingCalibration())
 8001258:	e00c      	b.n	8001274 <BME280_Init+0xc0>
		for(i = 0; i<10; i++)
 800125a:	2300      	movs	r3, #0
 800125c:	73fb      	strb	r3, [r7, #15]
 800125e:	e006      	b.n	800126e <BME280_Init+0xba>
			Delay_us(1000);
 8001260:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001264:	f001 fc52 	bl	8002b0c <Delay_us>
		for(i = 0; i<10; i++)
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	3301      	adds	r3, #1
 800126c:	73fb      	strb	r3, [r7, #15]
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	2b09      	cmp	r3, #9
 8001272:	d9f5      	bls.n	8001260 <BME280_Init+0xac>
	while(BME280_IsReadingCalibration())
 8001274:	f7ff ff68 	bl	8001148 <BME280_IsReadingCalibration>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1ed      	bne.n	800125a <BME280_Init+0xa6>

	/* read calibration data */
	t1 = BME280_Read16LE(BME280_DIG_T1);
 800127e:	2088      	movs	r0, #136	@ 0x88
 8001280:	f7ff ff0a 	bl	8001098 <BME280_Read16LE>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	4b68      	ldr	r3, [pc, #416]	@ (800142c <BME280_Init+0x278>)
 800128a:	801a      	strh	r2, [r3, #0]
	t2 = BME280_Read16LE(BME280_DIG_T2);
 800128c:	208a      	movs	r0, #138	@ 0x8a
 800128e:	f7ff ff03 	bl	8001098 <BME280_Read16LE>
 8001292:	4603      	mov	r3, r0
 8001294:	b21a      	sxth	r2, r3
 8001296:	4b66      	ldr	r3, [pc, #408]	@ (8001430 <BME280_Init+0x27c>)
 8001298:	801a      	strh	r2, [r3, #0]
	t3 = BME280_Read16LE(BME280_DIG_T3);
 800129a:	208c      	movs	r0, #140	@ 0x8c
 800129c:	f7ff fefc 	bl	8001098 <BME280_Read16LE>
 80012a0:	4603      	mov	r3, r0
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	4b63      	ldr	r3, [pc, #396]	@ (8001434 <BME280_Init+0x280>)
 80012a6:	801a      	strh	r2, [r3, #0]

	p1 = BME280_Read16LE(BME280_DIG_P1);
 80012a8:	208e      	movs	r0, #142	@ 0x8e
 80012aa:	f7ff fef5 	bl	8001098 <BME280_Read16LE>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b61      	ldr	r3, [pc, #388]	@ (8001438 <BME280_Init+0x284>)
 80012b4:	801a      	strh	r2, [r3, #0]
	p2 = BME280_Read16LE(BME280_DIG_P2);
 80012b6:	2090      	movs	r0, #144	@ 0x90
 80012b8:	f7ff feee 	bl	8001098 <BME280_Read16LE>
 80012bc:	4603      	mov	r3, r0
 80012be:	b21a      	sxth	r2, r3
 80012c0:	4b5e      	ldr	r3, [pc, #376]	@ (800143c <BME280_Init+0x288>)
 80012c2:	801a      	strh	r2, [r3, #0]
	p3 = BME280_Read16LE(BME280_DIG_P3);
 80012c4:	2092      	movs	r0, #146	@ 0x92
 80012c6:	f7ff fee7 	bl	8001098 <BME280_Read16LE>
 80012ca:	4603      	mov	r3, r0
 80012cc:	b21a      	sxth	r2, r3
 80012ce:	4b5c      	ldr	r3, [pc, #368]	@ (8001440 <BME280_Init+0x28c>)
 80012d0:	801a      	strh	r2, [r3, #0]
	p4 = BME280_Read16LE(BME280_DIG_P4);
 80012d2:	2094      	movs	r0, #148	@ 0x94
 80012d4:	f7ff fee0 	bl	8001098 <BME280_Read16LE>
 80012d8:	4603      	mov	r3, r0
 80012da:	b21a      	sxth	r2, r3
 80012dc:	4b59      	ldr	r3, [pc, #356]	@ (8001444 <BME280_Init+0x290>)
 80012de:	801a      	strh	r2, [r3, #0]
	p5 = BME280_Read16LE(BME280_DIG_P5);
 80012e0:	2096      	movs	r0, #150	@ 0x96
 80012e2:	f7ff fed9 	bl	8001098 <BME280_Read16LE>
 80012e6:	4603      	mov	r3, r0
 80012e8:	b21a      	sxth	r2, r3
 80012ea:	4b57      	ldr	r3, [pc, #348]	@ (8001448 <BME280_Init+0x294>)
 80012ec:	801a      	strh	r2, [r3, #0]
	p6 = BME280_Read16LE(BME280_DIG_P6);
 80012ee:	2098      	movs	r0, #152	@ 0x98
 80012f0:	f7ff fed2 	bl	8001098 <BME280_Read16LE>
 80012f4:	4603      	mov	r3, r0
 80012f6:	b21a      	sxth	r2, r3
 80012f8:	4b54      	ldr	r3, [pc, #336]	@ (800144c <BME280_Init+0x298>)
 80012fa:	801a      	strh	r2, [r3, #0]
	p7 = BME280_Read16LE(BME280_DIG_P7);
 80012fc:	209a      	movs	r0, #154	@ 0x9a
 80012fe:	f7ff fecb 	bl	8001098 <BME280_Read16LE>
 8001302:	4603      	mov	r3, r0
 8001304:	b21a      	sxth	r2, r3
 8001306:	4b52      	ldr	r3, [pc, #328]	@ (8001450 <BME280_Init+0x29c>)
 8001308:	801a      	strh	r2, [r3, #0]
	p8 = BME280_Read16LE(BME280_DIG_P8);
 800130a:	209c      	movs	r0, #156	@ 0x9c
 800130c:	f7ff fec4 	bl	8001098 <BME280_Read16LE>
 8001310:	4603      	mov	r3, r0
 8001312:	b21a      	sxth	r2, r3
 8001314:	4b4f      	ldr	r3, [pc, #316]	@ (8001454 <BME280_Init+0x2a0>)
 8001316:	801a      	strh	r2, [r3, #0]
	p9 = BME280_Read16LE(BME280_DIG_P9);
 8001318:	209e      	movs	r0, #158	@ 0x9e
 800131a:	f7ff febd 	bl	8001098 <BME280_Read16LE>
 800131e:	4603      	mov	r3, r0
 8001320:	b21a      	sxth	r2, r3
 8001322:	4b4d      	ldr	r3, [pc, #308]	@ (8001458 <BME280_Init+0x2a4>)
 8001324:	801a      	strh	r2, [r3, #0]

	h1 = BME280_Read8(BME280_DIG_H1);
 8001326:	20a1      	movs	r0, #161	@ 0xa1
 8001328:	f7ff fe74 	bl	8001014 <BME280_Read8>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	4b4a      	ldr	r3, [pc, #296]	@ (800145c <BME280_Init+0x2a8>)
 8001332:	701a      	strb	r2, [r3, #0]
	h2 = BME280_Read16LE(BME280_DIG_H2);
 8001334:	20e1      	movs	r0, #225	@ 0xe1
 8001336:	f7ff feaf 	bl	8001098 <BME280_Read16LE>
 800133a:	4603      	mov	r3, r0
 800133c:	b21a      	sxth	r2, r3
 800133e:	4b48      	ldr	r3, [pc, #288]	@ (8001460 <BME280_Init+0x2ac>)
 8001340:	801a      	strh	r2, [r3, #0]
	h3 = BME280_Read8(BME280_DIG_H3);
 8001342:	20e3      	movs	r0, #227	@ 0xe3
 8001344:	f7ff fe66 	bl	8001014 <BME280_Read8>
 8001348:	4603      	mov	r3, r0
 800134a:	461a      	mov	r2, r3
 800134c:	4b45      	ldr	r3, [pc, #276]	@ (8001464 <BME280_Init+0x2b0>)
 800134e:	701a      	strb	r2, [r3, #0]
	h4 = ((BME280_Read8(BME280_DIG_H4) << 4 ) | (BME280_Read8(BME280_DIG_H4+1) & 0xF));
 8001350:	20e4      	movs	r0, #228	@ 0xe4
 8001352:	f7ff fe5f 	bl	8001014 <BME280_Read8>
 8001356:	4603      	mov	r3, r0
 8001358:	b21b      	sxth	r3, r3
 800135a:	011b      	lsls	r3, r3, #4
 800135c:	b21c      	sxth	r4, r3
 800135e:	20e5      	movs	r0, #229	@ 0xe5
 8001360:	f7ff fe58 	bl	8001014 <BME280_Read8>
 8001364:	4603      	mov	r3, r0
 8001366:	b21b      	sxth	r3, r3
 8001368:	f003 030f 	and.w	r3, r3, #15
 800136c:	b21b      	sxth	r3, r3
 800136e:	4323      	orrs	r3, r4
 8001370:	b21a      	sxth	r2, r3
 8001372:	4b3d      	ldr	r3, [pc, #244]	@ (8001468 <BME280_Init+0x2b4>)
 8001374:	801a      	strh	r2, [r3, #0]
	h5 = ((BME280_Read8(BME280_DIG_H5+1) << 4) | (BME280_Read8(BME280_DIG_H5) >> 4));
 8001376:	20e6      	movs	r0, #230	@ 0xe6
 8001378:	f7ff fe4c 	bl	8001014 <BME280_Read8>
 800137c:	4603      	mov	r3, r0
 800137e:	b21b      	sxth	r3, r3
 8001380:	011b      	lsls	r3, r3, #4
 8001382:	b21c      	sxth	r4, r3
 8001384:	20e5      	movs	r0, #229	@ 0xe5
 8001386:	f7ff fe45 	bl	8001014 <BME280_Read8>
 800138a:	4603      	mov	r3, r0
 800138c:	091b      	lsrs	r3, r3, #4
 800138e:	b2db      	uxtb	r3, r3
 8001390:	b21b      	sxth	r3, r3
 8001392:	4323      	orrs	r3, r4
 8001394:	b21a      	sxth	r2, r3
 8001396:	4b35      	ldr	r3, [pc, #212]	@ (800146c <BME280_Init+0x2b8>)
 8001398:	801a      	strh	r2, [r3, #0]
	h6 = (int8_t)BME280_Read8(BME280_DIG_H6);
 800139a:	20e7      	movs	r0, #231	@ 0xe7
 800139c:	f7ff fe3a 	bl	8001014 <BME280_Read8>
 80013a0:	4603      	mov	r3, r0
 80013a2:	b25a      	sxtb	r2, r3
 80013a4:	4b32      	ldr	r3, [pc, #200]	@ (8001470 <BME280_Init+0x2bc>)
 80013a6:	701a      	strb	r2, [r3, #0]

	HumReg = BME280_Read8(BME280_HUM_CONTROL);
 80013a8:	20f2      	movs	r0, #242	@ 0xf2
 80013aa:	f7ff fe33 	bl	8001014 <BME280_Read8>
 80013ae:	4603      	mov	r3, r0
 80013b0:	73bb      	strb	r3, [r7, #14]
	HumReg &= 0xF8;
 80013b2:	7bbb      	ldrb	r3, [r7, #14]
 80013b4:	f023 0307 	bic.w	r3, r3, #7
 80013b8:	73bb      	strb	r3, [r7, #14]
	HumReg |= _huminidity_oversampling;
 80013ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001428 <BME280_Init+0x274>)
 80013bc:	781a      	ldrb	r2, [r3, #0]
 80013be:	7bbb      	ldrb	r3, [r7, #14]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	73bb      	strb	r3, [r7, #14]
	BME280_Write8(BME280_HUM_CONTROL, HumReg);
 80013c4:	7bbb      	ldrb	r3, [r7, #14]
 80013c6:	4619      	mov	r1, r3
 80013c8:	20f2      	movs	r0, #242	@ 0xf2
 80013ca:	f7ff fe7f 	bl	80010cc <BME280_Write8>
	HumReg = BME280_Read8(BME280_HUM_CONTROL);
 80013ce:	20f2      	movs	r0, #242	@ 0xf2
 80013d0:	f7ff fe20 	bl	8001014 <BME280_Read8>
 80013d4:	4603      	mov	r3, r0
 80013d6:	73bb      	strb	r3, [r7, #14]
	BME280_Write8(BME280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 80013d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80013dc:	015b      	lsls	r3, r3, #5
 80013de:	b25a      	sxtb	r2, r3
 80013e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	b25b      	sxtb	r3, r3
 80013e8:	4313      	orrs	r3, r2
 80013ea:	b25a      	sxtb	r2, r3
 80013ec:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	b25b      	sxtb	r3, r3
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	4619      	mov	r1, r3
 80013f8:	20f4      	movs	r0, #244	@ 0xf4
 80013fa:	f7ff fe67 	bl	80010cc <BME280_Write8>

	if(mode == BME280_NORMALMODE)
 80013fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001402:	2b03      	cmp	r3, #3
 8001404:	d103      	bne.n	800140e <BME280_Init+0x25a>
	{
		BME280_SetConfig(BME280_STANDBY_MS_0_5, BME280_FILTER_OFF);
 8001406:	2100      	movs	r1, #0
 8001408:	2000      	movs	r0, #0
 800140a:	f7ff feb1 	bl	8001170 <BME280_SetConfig>
	}
}
 800140e:	bf00      	nop
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	bd90      	pop	{r4, r7, pc}
 8001416:	bf00      	nop
 8001418:	20000230 	.word	0x20000230
 800141c:	20000237 	.word	0x20000237
 8001420:	20000234 	.word	0x20000234
 8001424:	20000235 	.word	0x20000235
 8001428:	20000236 	.word	0x20000236
 800142c:	20000256 	.word	0x20000256
 8001430:	2000023c 	.word	0x2000023c
 8001434:	2000023e 	.word	0x2000023e
 8001438:	20000258 	.word	0x20000258
 800143c:	20000240 	.word	0x20000240
 8001440:	20000242 	.word	0x20000242
 8001444:	20000244 	.word	0x20000244
 8001448:	20000246 	.word	0x20000246
 800144c:	20000248 	.word	0x20000248
 8001450:	2000024a 	.word	0x2000024a
 8001454:	2000024c 	.word	0x2000024c
 8001458:	2000024e 	.word	0x2000024e
 800145c:	20000238 	.word	0x20000238
 8001460:	20000250 	.word	0x20000250
 8001464:	20000239 	.word	0x20000239
 8001468:	20000252 	.word	0x20000252
 800146c:	20000254 	.word	0x20000254
 8001470:	2000023a 	.word	0x2000023a

08001474 <BME280_ReadTemperature>:
  return -99;
}
#endif
#ifdef BME280
float BME280_ReadTemperature(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BME280_FORCEDMODE)
 800147a:	4b3f      	ldr	r3, [pc, #252]	@ (8001578 <BME280_ReadTemperature+0x104>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d12b      	bne.n	80014da <BME280_ReadTemperature+0x66>
  {
	  uint8_t mode;
	  uint8_t ctrl = BME280_Read8(BME280_CONTROL);
 8001482:	20f4      	movs	r0, #244	@ 0xf4
 8001484:	f7ff fdc6 	bl	8001014 <BME280_Read8>
 8001488:	4603      	mov	r3, r0
 800148a:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 800148c:	7dfb      	ldrb	r3, [r7, #23]
 800148e:	f023 0303 	bic.w	r3, r3, #3
 8001492:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BME280_FORCEDMODE;
 8001494:	7dfb      	ldrb	r3, [r7, #23]
 8001496:	f043 0301 	orr.w	r3, r3, #1
 800149a:	75fb      	strb	r3, [r7, #23]
	  BME280_Write8(BME280_CONTROL, ctrl);
 800149c:	7dfb      	ldrb	r3, [r7, #23]
 800149e:	4619      	mov	r1, r3
 80014a0:	20f4      	movs	r0, #244	@ 0xf4
 80014a2:	f7ff fe13 	bl	80010cc <BME280_Write8>

	  mode = BME280_Read8(BME280_CONTROL); 	// Read written mode
 80014a6:	20f4      	movs	r0, #244	@ 0xf4
 80014a8:	f7ff fdb4 	bl	8001014 <BME280_Read8>
 80014ac:	4603      	mov	r3, r0
 80014ae:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 80014b0:	7dbb      	ldrb	r3, [r7, #22]
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	75bb      	strb	r3, [r7, #22]

	  if(mode == BME280_FORCEDMODE)
 80014b8:	7dbb      	ldrb	r3, [r7, #22]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d10d      	bne.n	80014da <BME280_ReadTemperature+0x66>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BME280_Read8(BME280_CONTROL);
 80014be:	20f4      	movs	r0, #244	@ 0xf4
 80014c0:	f7ff fda8 	bl	8001014 <BME280_Read8>
 80014c4:	4603      	mov	r3, r0
 80014c6:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 80014c8:	7dbb      	ldrb	r3, [r7, #22]
 80014ca:	f003 0303 	and.w	r3, r3, #3
 80014ce:	75bb      	strb	r3, [r7, #22]
			  if(mode == BME280_SLEEPMODE)
 80014d0:	7dbb      	ldrb	r3, [r7, #22]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d000      	beq.n	80014d8 <BME280_ReadTemperature+0x64>
			  mode = BME280_Read8(BME280_CONTROL);
 80014d6:	e7f2      	b.n	80014be <BME280_ReadTemperature+0x4a>
				  break;
 80014d8:	bf00      	nop
		  }
	  }
  }

  int32_t adc_T = BME280_Read24(BME280_TEMPDATA);
 80014da:	20fa      	movs	r0, #250	@ 0xfa
 80014dc:	f7ff fe12 	bl	8001104 <BME280_Read24>
 80014e0:	4603      	mov	r3, r0
 80014e2:	613b      	str	r3, [r7, #16]
  if (adc_T == 0x800000)
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80014ea:	d102      	bne.n	80014f2 <BME280_ReadTemperature+0x7e>
	  return -99;
 80014ec:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 800157c <BME280_ReadTemperature+0x108>
 80014f0:	e03b      	b.n	800156a <BME280_ReadTemperature+0xf6>

  adc_T >>= 4;
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	111b      	asrs	r3, r3, #4
 80014f6:	613b      	str	r3, [r7, #16]

  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	10da      	asrs	r2, r3, #3
 80014fc:	4b20      	ldr	r3, [pc, #128]	@ (8001580 <BME280_ReadTemperature+0x10c>)
 80014fe:	881b      	ldrh	r3, [r3, #0]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	1ad3      	subs	r3, r2, r3
		  ((int32_t)t2)) >> 11;
 8001504:	4a1f      	ldr	r2, [pc, #124]	@ (8001584 <BME280_ReadTemperature+0x110>)
 8001506:	f9b2 2000 	ldrsh.w	r2, [r2]
  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 800150a:	fb02 f303 	mul.w	r3, r2, r3
 800150e:	12db      	asrs	r3, r3, #11
 8001510:	60fb      	str	r3, [r7, #12]

  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	111b      	asrs	r3, r3, #4
 8001516:	4a1a      	ldr	r2, [pc, #104]	@ (8001580 <BME280_ReadTemperature+0x10c>)
 8001518:	8812      	ldrh	r2, [r2, #0]
 800151a:	1a9b      	subs	r3, r3, r2
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	1112      	asrs	r2, r2, #4
 8001520:	4917      	ldr	r1, [pc, #92]	@ (8001580 <BME280_ReadTemperature+0x10c>)
 8001522:	8809      	ldrh	r1, [r1, #0]
 8001524:	1a52      	subs	r2, r2, r1
  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001526:	fb02 f303 	mul.w	r3, r2, r3
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800152a:	131b      	asrs	r3, r3, #12
		  ((int32_t)t3)) >> 14;
 800152c:	4a16      	ldr	r2, [pc, #88]	@ (8001588 <BME280_ReadTemperature+0x114>)
 800152e:	f9b2 2000 	ldrsh.w	r2, [r2]
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001532:	fb02 f303 	mul.w	r3, r2, r3
  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001536:	139b      	asrs	r3, r3, #14
 8001538:	60bb      	str	r3, [r7, #8]

  t_fine = var1 + var2;
 800153a:	68fa      	ldr	r2, [r7, #12]
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	4413      	add	r3, r2
 8001540:	4a12      	ldr	r2, [pc, #72]	@ (800158c <BME280_ReadTemperature+0x118>)
 8001542:	6013      	str	r3, [r2, #0]

  float T  = (t_fine * 5 + 128) >> 8;
 8001544:	4b11      	ldr	r3, [pc, #68]	@ (800158c <BME280_ReadTemperature+0x118>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4613      	mov	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	3380      	adds	r3, #128	@ 0x80
 8001550:	121b      	asrs	r3, r3, #8
 8001552:	ee07 3a90 	vmov	s15, r3
 8001556:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800155a:	edc7 7a01 	vstr	s15, [r7, #4]
  return T/100;
 800155e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001562:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001590 <BME280_ReadTemperature+0x11c>
 8001566:	ee87 7aa6 	vdiv.f32	s14, s15, s13

}
 800156a:	eef0 7a47 	vmov.f32	s15, s14
 800156e:	eeb0 0a67 	vmov.f32	s0, s15
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20000237 	.word	0x20000237
 800157c:	c2c60000 	.word	0xc2c60000
 8001580:	20000256 	.word	0x20000256
 8001584:	2000023c 	.word	0x2000023c
 8001588:	2000023e 	.word	0x2000023e
 800158c:	2000025c 	.word	0x2000025c
 8001590:	42c80000 	.word	0x42c80000

08001594 <BME280_ReadPressure>:
	  return (int32_t)p/256;
}
#endif
#ifdef BME280
int32_t BME280_ReadPressure(void)
{
 8001594:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001598:	b0ca      	sub	sp, #296	@ 0x128
 800159a:	af00      	add	r7, sp, #0
	int64_t var1, var2, p;

	// Must be done first to get the t_fine variable set up
	BME280_ReadTemperature();
 800159c:	f7ff ff6a 	bl	8001474 <BME280_ReadTemperature>

	int32_t adc_P = BME280_Read24(BME280_PRESSUREDATA);
 80015a0:	20f7      	movs	r0, #247	@ 0xf7
 80015a2:	f7ff fdaf 	bl	8001104 <BME280_Read24>
 80015a6:	4603      	mov	r3, r0
 80015a8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	adc_P >>= 4;
 80015ac:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015b0:	111b      	asrs	r3, r3, #4
 80015b2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

	var1 = ((int64_t)t_fine) - 128000;
 80015b6:	4baf      	ldr	r3, [pc, #700]	@ (8001874 <BME280_ReadPressure+0x2e0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	17da      	asrs	r2, r3, #31
 80015bc:	4698      	mov	r8, r3
 80015be:	4691      	mov	r9, r2
 80015c0:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 80015c4:	f149 3bff 	adc.w	fp, r9, #4294967295
 80015c8:	e9c7 ab46 	strd	sl, fp, [r7, #280]	@ 0x118
	var2 = var1 * var1 * (int64_t)p6;
 80015cc:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80015d0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80015d4:	fb03 f102 	mul.w	r1, r3, r2
 80015d8:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80015dc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80015e0:	fb02 f303 	mul.w	r3, r2, r3
 80015e4:	18ca      	adds	r2, r1, r3
 80015e6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80015ea:	fba3 4503 	umull	r4, r5, r3, r3
 80015ee:	1953      	adds	r3, r2, r5
 80015f0:	461d      	mov	r5, r3
 80015f2:	4ba1      	ldr	r3, [pc, #644]	@ (8001878 <BME280_ReadPressure+0x2e4>)
 80015f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	17da      	asrs	r2, r3, #31
 80015fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001600:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001604:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001608:	4603      	mov	r3, r0
 800160a:	fb03 f205 	mul.w	r2, r3, r5
 800160e:	460b      	mov	r3, r1
 8001610:	fb04 f303 	mul.w	r3, r4, r3
 8001614:	4413      	add	r3, r2
 8001616:	4602      	mov	r2, r0
 8001618:	fba4 1202 	umull	r1, r2, r4, r2
 800161c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001620:	460a      	mov	r2, r1
 8001622:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001626:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800162a:	4413      	add	r3, r2
 800162c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001630:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001634:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
 8001638:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	var2 = var2 + ((var1*(int64_t)p5)<<17);
 800163c:	4b8f      	ldr	r3, [pc, #572]	@ (800187c <BME280_ReadPressure+0x2e8>)
 800163e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001642:	b21b      	sxth	r3, r3
 8001644:	17da      	asrs	r2, r3, #31
 8001646:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800164a:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800164e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001652:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001656:	462a      	mov	r2, r5
 8001658:	fb02 f203 	mul.w	r2, r2, r3
 800165c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001660:	4621      	mov	r1, r4
 8001662:	fb01 f303 	mul.w	r3, r1, r3
 8001666:	441a      	add	r2, r3
 8001668:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800166c:	4621      	mov	r1, r4
 800166e:	fba3 1301 	umull	r1, r3, r3, r1
 8001672:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001676:	460b      	mov	r3, r1
 8001678:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800167c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001680:	18d3      	adds	r3, r2, r3
 8001682:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001686:	f04f 0000 	mov.w	r0, #0
 800168a:	f04f 0100 	mov.w	r1, #0
 800168e:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001692:	462b      	mov	r3, r5
 8001694:	0459      	lsls	r1, r3, #17
 8001696:	4623      	mov	r3, r4
 8001698:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 800169c:	4623      	mov	r3, r4
 800169e:	0458      	lsls	r0, r3, #17
 80016a0:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80016a4:	1814      	adds	r4, r2, r0
 80016a6:	643c      	str	r4, [r7, #64]	@ 0x40
 80016a8:	414b      	adcs	r3, r1
 80016aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80016ac:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80016b0:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	var2 = var2 + (((int64_t)p4)<<35);
 80016b4:	4b72      	ldr	r3, [pc, #456]	@ (8001880 <BME280_ReadPressure+0x2ec>)
 80016b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ba:	b21b      	sxth	r3, r3
 80016bc:	17da      	asrs	r2, r3, #31
 80016be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80016c2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80016c6:	f04f 0000 	mov.w	r0, #0
 80016ca:	f04f 0100 	mov.w	r1, #0
 80016ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80016d2:	00d9      	lsls	r1, r3, #3
 80016d4:	2000      	movs	r0, #0
 80016d6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80016da:	1814      	adds	r4, r2, r0
 80016dc:	63bc      	str	r4, [r7, #56]	@ 0x38
 80016de:	414b      	adcs	r3, r1
 80016e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016e2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80016e6:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 80016ea:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80016ee:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80016f2:	fb03 f102 	mul.w	r1, r3, r2
 80016f6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80016fa:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80016fe:	fb02 f303 	mul.w	r3, r2, r3
 8001702:	18ca      	adds	r2, r1, r3
 8001704:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001708:	fba3 1303 	umull	r1, r3, r3, r3
 800170c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001710:	460b      	mov	r3, r1
 8001712:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001716:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800171a:	18d3      	adds	r3, r2, r3
 800171c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001720:	4b58      	ldr	r3, [pc, #352]	@ (8001884 <BME280_ReadPressure+0x2f0>)
 8001722:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001726:	b21b      	sxth	r3, r3
 8001728:	17da      	asrs	r2, r3, #31
 800172a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800172e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001732:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001736:	462b      	mov	r3, r5
 8001738:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800173c:	4642      	mov	r2, r8
 800173e:	fb02 f203 	mul.w	r2, r2, r3
 8001742:	464b      	mov	r3, r9
 8001744:	4621      	mov	r1, r4
 8001746:	fb01 f303 	mul.w	r3, r1, r3
 800174a:	4413      	add	r3, r2
 800174c:	4622      	mov	r2, r4
 800174e:	4641      	mov	r1, r8
 8001750:	fba2 1201 	umull	r1, r2, r2, r1
 8001754:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001758:	460a      	mov	r2, r1
 800175a:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800175e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001762:	4413      	add	r3, r2
 8001764:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001768:	f04f 0000 	mov.w	r0, #0
 800176c:	f04f 0100 	mov.w	r1, #0
 8001770:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001774:	4623      	mov	r3, r4
 8001776:	0a18      	lsrs	r0, r3, #8
 8001778:	462b      	mov	r3, r5
 800177a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800177e:	462b      	mov	r3, r5
 8001780:	1219      	asrs	r1, r3, #8
			((var1 * (int64_t)p2)<<12);
 8001782:	4b41      	ldr	r3, [pc, #260]	@ (8001888 <BME280_ReadPressure+0x2f4>)
 8001784:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001788:	b21b      	sxth	r3, r3
 800178a:	17da      	asrs	r2, r3, #31
 800178c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001790:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001794:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001798:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 800179c:	464a      	mov	r2, r9
 800179e:	fb02 f203 	mul.w	r2, r2, r3
 80017a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80017a6:	4644      	mov	r4, r8
 80017a8:	fb04 f303 	mul.w	r3, r4, r3
 80017ac:	441a      	add	r2, r3
 80017ae:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80017b2:	4644      	mov	r4, r8
 80017b4:	fba3 4304 	umull	r4, r3, r3, r4
 80017b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80017bc:	4623      	mov	r3, r4
 80017be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80017c2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80017c6:	18d3      	adds	r3, r2, r3
 80017c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80017cc:	f04f 0200 	mov.w	r2, #0
 80017d0:	f04f 0300 	mov.w	r3, #0
 80017d4:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80017d8:	464c      	mov	r4, r9
 80017da:	0323      	lsls	r3, r4, #12
 80017dc:	4644      	mov	r4, r8
 80017de:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80017e2:	4644      	mov	r4, r8
 80017e4:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 80017e6:	1884      	adds	r4, r0, r2
 80017e8:	633c      	str	r4, [r7, #48]	@ 0x30
 80017ea:	eb41 0303 	adc.w	r3, r1, r3
 80017ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80017f0:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80017f4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 80017f8:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80017fc:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001800:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8001804:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001808:	4b20      	ldr	r3, [pc, #128]	@ (800188c <BME280_ReadPressure+0x2f8>)
 800180a:	881b      	ldrh	r3, [r3, #0]
 800180c:	b29b      	uxth	r3, r3
 800180e:	2200      	movs	r2, #0
 8001810:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001814:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001818:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800181c:	462b      	mov	r3, r5
 800181e:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001822:	4642      	mov	r2, r8
 8001824:	fb02 f203 	mul.w	r2, r2, r3
 8001828:	464b      	mov	r3, r9
 800182a:	4621      	mov	r1, r4
 800182c:	fb01 f303 	mul.w	r3, r1, r3
 8001830:	4413      	add	r3, r2
 8001832:	4622      	mov	r2, r4
 8001834:	4641      	mov	r1, r8
 8001836:	fba2 1201 	umull	r1, r2, r2, r1
 800183a:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800183e:	460a      	mov	r2, r1
 8001840:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001844:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001848:	4413      	add	r3, r2
 800184a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800184e:	f04f 0200 	mov.w	r2, #0
 8001852:	f04f 0300 	mov.w	r3, #0
 8001856:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800185a:	4629      	mov	r1, r5
 800185c:	104a      	asrs	r2, r1, #1
 800185e:	4629      	mov	r1, r5
 8001860:	17cb      	asrs	r3, r1, #31
 8001862:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

	if (var1 == 0) {
 8001866:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800186a:	4313      	orrs	r3, r2
 800186c:	d110      	bne.n	8001890 <BME280_ReadPressure+0x2fc>
		return 0;  // avoid exception caused by division by zero
 800186e:	2300      	movs	r3, #0
 8001870:	e158      	b.n	8001b24 <BME280_ReadPressure+0x590>
 8001872:	bf00      	nop
 8001874:	2000025c 	.word	0x2000025c
 8001878:	20000248 	.word	0x20000248
 800187c:	20000246 	.word	0x20000246
 8001880:	20000244 	.word	0x20000244
 8001884:	20000242 	.word	0x20000242
 8001888:	20000240 	.word	0x20000240
 800188c:	20000258 	.word	0x20000258
	}
	p = 1048576 - adc_P;
 8001890:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001894:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001898:	17da      	asrs	r2, r3, #31
 800189a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800189c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800189e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80018a2:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
	p = (((p<<31) - var2)*3125) / var1;
 80018a6:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80018aa:	105b      	asrs	r3, r3, #1
 80018ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80018b0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80018b4:	07db      	lsls	r3, r3, #31
 80018b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80018ba:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80018be:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80018c2:	4621      	mov	r1, r4
 80018c4:	1a89      	subs	r1, r1, r2
 80018c6:	67b9      	str	r1, [r7, #120]	@ 0x78
 80018c8:	4629      	mov	r1, r5
 80018ca:	eb61 0303 	sbc.w	r3, r1, r3
 80018ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80018d0:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80018d4:	4622      	mov	r2, r4
 80018d6:	462b      	mov	r3, r5
 80018d8:	1891      	adds	r1, r2, r2
 80018da:	6239      	str	r1, [r7, #32]
 80018dc:	415b      	adcs	r3, r3
 80018de:	627b      	str	r3, [r7, #36]	@ 0x24
 80018e0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80018e4:	4621      	mov	r1, r4
 80018e6:	1851      	adds	r1, r2, r1
 80018e8:	61b9      	str	r1, [r7, #24]
 80018ea:	4629      	mov	r1, r5
 80018ec:	414b      	adcs	r3, r1
 80018ee:	61fb      	str	r3, [r7, #28]
 80018f0:	f04f 0200 	mov.w	r2, #0
 80018f4:	f04f 0300 	mov.w	r3, #0
 80018f8:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80018fc:	4649      	mov	r1, r9
 80018fe:	018b      	lsls	r3, r1, #6
 8001900:	4641      	mov	r1, r8
 8001902:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001906:	4641      	mov	r1, r8
 8001908:	018a      	lsls	r2, r1, #6
 800190a:	4641      	mov	r1, r8
 800190c:	1889      	adds	r1, r1, r2
 800190e:	6139      	str	r1, [r7, #16]
 8001910:	4649      	mov	r1, r9
 8001912:	eb43 0101 	adc.w	r1, r3, r1
 8001916:	6179      	str	r1, [r7, #20]
 8001918:	f04f 0200 	mov.w	r2, #0
 800191c:	f04f 0300 	mov.w	r3, #0
 8001920:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001924:	4649      	mov	r1, r9
 8001926:	008b      	lsls	r3, r1, #2
 8001928:	4641      	mov	r1, r8
 800192a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800192e:	4641      	mov	r1, r8
 8001930:	008a      	lsls	r2, r1, #2
 8001932:	4610      	mov	r0, r2
 8001934:	4619      	mov	r1, r3
 8001936:	4603      	mov	r3, r0
 8001938:	4622      	mov	r2, r4
 800193a:	189b      	adds	r3, r3, r2
 800193c:	60bb      	str	r3, [r7, #8]
 800193e:	460b      	mov	r3, r1
 8001940:	462a      	mov	r2, r5
 8001942:	eb42 0303 	adc.w	r3, r2, r3
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	f04f 0200 	mov.w	r2, #0
 800194c:	f04f 0300 	mov.w	r3, #0
 8001950:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001954:	4649      	mov	r1, r9
 8001956:	008b      	lsls	r3, r1, #2
 8001958:	4641      	mov	r1, r8
 800195a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800195e:	4641      	mov	r1, r8
 8001960:	008a      	lsls	r2, r1, #2
 8001962:	4610      	mov	r0, r2
 8001964:	4619      	mov	r1, r3
 8001966:	4603      	mov	r3, r0
 8001968:	4622      	mov	r2, r4
 800196a:	189b      	adds	r3, r3, r2
 800196c:	673b      	str	r3, [r7, #112]	@ 0x70
 800196e:	462b      	mov	r3, r5
 8001970:	460a      	mov	r2, r1
 8001972:	eb42 0303 	adc.w	r3, r2, r3
 8001976:	677b      	str	r3, [r7, #116]	@ 0x74
 8001978:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800197c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001980:	f7ff f962 	bl	8000c48 <__aeabi_ldivmod>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
	var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 800198c:	4b68      	ldr	r3, [pc, #416]	@ (8001b30 <BME280_ReadPressure+0x59c>)
 800198e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001992:	b21b      	sxth	r3, r3
 8001994:	17da      	asrs	r2, r3, #31
 8001996:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001998:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800199a:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 800199e:	f04f 0000 	mov.w	r0, #0
 80019a2:	f04f 0100 	mov.w	r1, #0
 80019a6:	0b50      	lsrs	r0, r2, #13
 80019a8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80019ac:	1359      	asrs	r1, r3, #13
 80019ae:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80019b2:	462b      	mov	r3, r5
 80019b4:	fb00 f203 	mul.w	r2, r0, r3
 80019b8:	4623      	mov	r3, r4
 80019ba:	fb03 f301 	mul.w	r3, r3, r1
 80019be:	4413      	add	r3, r2
 80019c0:	4622      	mov	r2, r4
 80019c2:	fba2 1200 	umull	r1, r2, r2, r0
 80019c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80019ca:	460a      	mov	r2, r1
 80019cc:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80019d0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80019d4:	4413      	add	r3, r2
 80019d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80019da:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 80019de:	f04f 0000 	mov.w	r0, #0
 80019e2:	f04f 0100 	mov.w	r1, #0
 80019e6:	0b50      	lsrs	r0, r2, #13
 80019e8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80019ec:	1359      	asrs	r1, r3, #13
 80019ee:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80019f2:	462b      	mov	r3, r5
 80019f4:	fb00 f203 	mul.w	r2, r0, r3
 80019f8:	4623      	mov	r3, r4
 80019fa:	fb03 f301 	mul.w	r3, r3, r1
 80019fe:	4413      	add	r3, r2
 8001a00:	4622      	mov	r2, r4
 8001a02:	fba2 1200 	umull	r1, r2, r2, r0
 8001a06:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001a0a:	460a      	mov	r2, r1
 8001a0c:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001a10:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001a14:	4413      	add	r3, r2
 8001a16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001a26:	4621      	mov	r1, r4
 8001a28:	0e4a      	lsrs	r2, r1, #25
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001a30:	4629      	mov	r1, r5
 8001a32:	164b      	asrs	r3, r1, #25
 8001a34:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	var2 = (((int64_t)p8) * p) >> 19;
 8001a38:	4b3e      	ldr	r3, [pc, #248]	@ (8001b34 <BME280_ReadPressure+0x5a0>)
 8001a3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a3e:	b21b      	sxth	r3, r3
 8001a40:	17da      	asrs	r2, r3, #31
 8001a42:	663b      	str	r3, [r7, #96]	@ 0x60
 8001a44:	667a      	str	r2, [r7, #100]	@ 0x64
 8001a46:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001a4a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001a4e:	462a      	mov	r2, r5
 8001a50:	fb02 f203 	mul.w	r2, r2, r3
 8001a54:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a58:	4621      	mov	r1, r4
 8001a5a:	fb01 f303 	mul.w	r3, r1, r3
 8001a5e:	4413      	add	r3, r2
 8001a60:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8001a64:	4621      	mov	r1, r4
 8001a66:	fba2 1201 	umull	r1, r2, r2, r1
 8001a6a:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001a6e:	460a      	mov	r2, r1
 8001a70:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001a74:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001a78:	4413      	add	r3, r2
 8001a7a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001a8a:	4621      	mov	r1, r4
 8001a8c:	0cca      	lsrs	r2, r1, #19
 8001a8e:	4629      	mov	r1, r5
 8001a90:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001a94:	4629      	mov	r1, r5
 8001a96:	14cb      	asrs	r3, r1, #19
 8001a98:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110

	p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 8001a9c:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 8001aa0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001aa4:	1884      	adds	r4, r0, r2
 8001aa6:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001aa8:	eb41 0303 	adc.w	r3, r1, r3
 8001aac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001aae:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001ab2:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001ab6:	4621      	mov	r1, r4
 8001ab8:	1889      	adds	r1, r1, r2
 8001aba:	6539      	str	r1, [r7, #80]	@ 0x50
 8001abc:	4629      	mov	r1, r5
 8001abe:	eb43 0101 	adc.w	r1, r3, r1
 8001ac2:	6579      	str	r1, [r7, #84]	@ 0x54
 8001ac4:	f04f 0000 	mov.w	r0, #0
 8001ac8:	f04f 0100 	mov.w	r1, #0
 8001acc:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001ad0:	4623      	mov	r3, r4
 8001ad2:	0a18      	lsrs	r0, r3, #8
 8001ad4:	462b      	mov	r3, r5
 8001ad6:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001ada:	462b      	mov	r3, r5
 8001adc:	1219      	asrs	r1, r3, #8
 8001ade:	4b16      	ldr	r3, [pc, #88]	@ (8001b38 <BME280_ReadPressure+0x5a4>)
 8001ae0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ae4:	b21b      	sxth	r3, r3
 8001ae6:	17da      	asrs	r2, r3, #31
 8001ae8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001aea:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	f04f 0300 	mov.w	r3, #0
 8001af4:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001af8:	464c      	mov	r4, r9
 8001afa:	0123      	lsls	r3, r4, #4
 8001afc:	4644      	mov	r4, r8
 8001afe:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001b02:	4644      	mov	r4, r8
 8001b04:	0122      	lsls	r2, r4, #4
 8001b06:	1884      	adds	r4, r0, r2
 8001b08:	603c      	str	r4, [r7, #0]
 8001b0a:	eb41 0303 	adc.w	r3, r1, r3
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001b14:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
	return (int32_t)p/256;
 8001b18:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	da00      	bge.n	8001b22 <BME280_ReadPressure+0x58e>
 8001b20:	33ff      	adds	r3, #255	@ 0xff
 8001b22:	121b      	asrs	r3, r3, #8
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b30:	2000024e 	.word	0x2000024e
 8001b34:	2000024c 	.word	0x2000024c
 8001b38:	2000024a 	.word	0x2000024a

08001b3c <BME280_ReadTemperatureAndPressureAndHuminidity>:
	  return altitude;
}
#endif
#ifdef BME280
uint8_t BME280_ReadTemperatureAndPressureAndHuminidity(float *temperature, int32_t *pressure, float *huminidity)
{
 8001b3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b40:	b0d2      	sub	sp, #328	@ 0x148
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 8001b48:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 8001b4c:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;

	// Must be done first to get the t_fine variable set up
	*temperature = BME280_ReadTemperature();
 8001b50:	f7ff fc90 	bl	8001474 <BME280_ReadTemperature>
 8001b54:	eef0 7a40 	vmov.f32	s15, s0
 8001b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001b5c:	edc3 7a00 	vstr	s15, [r3]

	if(*temperature == -99)
 8001b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001b64:	edd3 7a00 	vldr	s15, [r3]
 8001b68:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8001e38 <BME280_ReadTemperatureAndPressureAndHuminidity+0x2fc>
 8001b6c:	eef4 7a47 	vcmp.f32	s15, s14
 8001b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b74:	d101      	bne.n	8001b7a <BME280_ReadTemperatureAndPressureAndHuminidity+0x3e>
	  return -1;
 8001b76:	23ff      	movs	r3, #255	@ 0xff
 8001b78:	e33f      	b.n	80021fa <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>

	int32_t adc_P = BME280_Read24(BME280_PRESSUREDATA);
 8001b7a:	20f7      	movs	r0, #247	@ 0xf7
 8001b7c:	f7ff fac2 	bl	8001104 <BME280_Read24>
 8001b80:	4603      	mov	r3, r0
 8001b82:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
	adc_P >>= 4;
 8001b86:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001b8a:	111b      	asrs	r3, r3, #4
 8001b8c:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144

	var1 = ((int64_t)t_fine) - 128000;
 8001b90:	4baa      	ldr	r3, [pc, #680]	@ (8001e3c <BME280_ReadTemperatureAndPressureAndHuminidity+0x300>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	17da      	asrs	r2, r3, #31
 8001b96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001b9a:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001b9e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 8001ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001baa:	4613      	mov	r3, r2
 8001bac:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001bb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001bb2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001bb6:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
	var2 = var1 * var1 * (int64_t)p6;
 8001bba:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8001bbe:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001bc2:	fb03 f102 	mul.w	r1, r3, r2
 8001bc6:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8001bca:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001bce:	fb02 f303 	mul.w	r3, r2, r3
 8001bd2:	18ca      	adds	r2, r1, r3
 8001bd4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001bd8:	fba3 4503 	umull	r4, r5, r3, r3
 8001bdc:	1953      	adds	r3, r2, r5
 8001bde:	461d      	mov	r5, r3
 8001be0:	4b97      	ldr	r3, [pc, #604]	@ (8001e40 <BME280_ReadTemperatureAndPressureAndHuminidity+0x304>)
 8001be2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001be6:	b21b      	sxth	r3, r3
 8001be8:	17da      	asrs	r2, r3, #31
 8001bea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001bee:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001bf2:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	fb03 f205 	mul.w	r2, r3, r5
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	fb04 f303 	mul.w	r3, r4, r3
 8001c02:	4413      	add	r3, r2
 8001c04:	4602      	mov	r2, r0
 8001c06:	fba4 8902 	umull	r8, r9, r4, r2
 8001c0a:	444b      	add	r3, r9
 8001c0c:	4699      	mov	r9, r3
 8001c0e:	e9c7 894c 	strd	r8, r9, [r7, #304]	@ 0x130
 8001c12:	e9c7 894c 	strd	r8, r9, [r7, #304]	@ 0x130
	var2 = var2 + ((var1*(int64_t)p5)<<17);
 8001c16:	4b8b      	ldr	r3, [pc, #556]	@ (8001e44 <BME280_ReadTemperatureAndPressureAndHuminidity+0x308>)
 8001c18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c1c:	b21b      	sxth	r3, r3
 8001c1e:	17da      	asrs	r2, r3, #31
 8001c20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001c24:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001c28:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001c2c:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8001c30:	462a      	mov	r2, r5
 8001c32:	fb02 f203 	mul.w	r2, r2, r3
 8001c36:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001c3a:	4621      	mov	r1, r4
 8001c3c:	fb01 f303 	mul.w	r3, r1, r3
 8001c40:	441a      	add	r2, r3
 8001c42:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001c46:	4621      	mov	r1, r4
 8001c48:	fba3 ab01 	umull	sl, fp, r3, r1
 8001c4c:	eb02 030b 	add.w	r3, r2, fp
 8001c50:	469b      	mov	fp, r3
 8001c52:	f04f 0000 	mov.w	r0, #0
 8001c56:	f04f 0100 	mov.w	r1, #0
 8001c5a:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001c5e:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001c62:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001c66:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001c6a:	1814      	adds	r4, r2, r0
 8001c6c:	643c      	str	r4, [r7, #64]	@ 0x40
 8001c6e:	414b      	adcs	r3, r1
 8001c70:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c72:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001c76:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
	var2 = var2 + (((int64_t)p4)<<35);
 8001c7a:	4b73      	ldr	r3, [pc, #460]	@ (8001e48 <BME280_ReadTemperatureAndPressureAndHuminidity+0x30c>)
 8001c7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c80:	b21b      	sxth	r3, r3
 8001c82:	17da      	asrs	r2, r3, #31
 8001c84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001c88:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001c8c:	f04f 0000 	mov.w	r0, #0
 8001c90:	f04f 0100 	mov.w	r1, #0
 8001c94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001c98:	00d9      	lsls	r1, r3, #3
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001ca0:	1814      	adds	r4, r2, r0
 8001ca2:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001ca4:	414b      	adcs	r3, r1
 8001ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ca8:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001cac:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
	var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001cb0:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8001cb4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001cb8:	fb03 f102 	mul.w	r1, r3, r2
 8001cbc:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8001cc0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001cc4:	fb02 f303 	mul.w	r3, r2, r3
 8001cc8:	18ca      	adds	r2, r1, r3
 8001cca:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001cce:	fba3 1303 	umull	r1, r3, r3, r3
 8001cd2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001ce0:	18d3      	adds	r3, r2, r3
 8001ce2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001ce6:	4b59      	ldr	r3, [pc, #356]	@ (8001e4c <BME280_ReadTemperatureAndPressureAndHuminidity+0x310>)
 8001ce8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cec:	b21b      	sxth	r3, r3
 8001cee:	17da      	asrs	r2, r3, #31
 8001cf0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001cf4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001cf8:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001cfc:	462b      	mov	r3, r5
 8001cfe:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001d02:	4642      	mov	r2, r8
 8001d04:	fb02 f203 	mul.w	r2, r2, r3
 8001d08:	464b      	mov	r3, r9
 8001d0a:	4621      	mov	r1, r4
 8001d0c:	fb01 f303 	mul.w	r3, r1, r3
 8001d10:	4413      	add	r3, r2
 8001d12:	4622      	mov	r2, r4
 8001d14:	4641      	mov	r1, r8
 8001d16:	fba2 1201 	umull	r1, r2, r2, r1
 8001d1a:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8001d1e:	460a      	mov	r2, r1
 8001d20:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 8001d24:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8001d28:	4413      	add	r3, r2
 8001d2a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001d2e:	f04f 0000 	mov.w	r0, #0
 8001d32:	f04f 0100 	mov.w	r1, #0
 8001d36:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001d3a:	4623      	mov	r3, r4
 8001d3c:	0a18      	lsrs	r0, r3, #8
 8001d3e:	462b      	mov	r3, r5
 8001d40:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001d44:	462b      	mov	r3, r5
 8001d46:	1219      	asrs	r1, r3, #8
			((var1 * (int64_t)p2)<<12);
 8001d48:	4b41      	ldr	r3, [pc, #260]	@ (8001e50 <BME280_ReadTemperatureAndPressureAndHuminidity+0x314>)
 8001d4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d4e:	b21b      	sxth	r3, r3
 8001d50:	17da      	asrs	r2, r3, #31
 8001d52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001d56:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001d5a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001d5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001d62:	464a      	mov	r2, r9
 8001d64:	fb02 f203 	mul.w	r2, r2, r3
 8001d68:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001d6c:	4644      	mov	r4, r8
 8001d6e:	fb04 f303 	mul.w	r3, r4, r3
 8001d72:	441a      	add	r2, r3
 8001d74:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001d78:	4644      	mov	r4, r8
 8001d7a:	fba3 4304 	umull	r4, r3, r3, r4
 8001d7e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001d82:	4623      	mov	r3, r4
 8001d84:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d8c:	18d3      	adds	r3, r2, r3
 8001d8e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001d92:	f04f 0200 	mov.w	r2, #0
 8001d96:	f04f 0300 	mov.w	r3, #0
 8001d9a:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8001d9e:	464c      	mov	r4, r9
 8001da0:	0323      	lsls	r3, r4, #12
 8001da2:	4644      	mov	r4, r8
 8001da4:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001da8:	4644      	mov	r4, r8
 8001daa:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001dac:	1884      	adds	r4, r0, r2
 8001dae:	633c      	str	r4, [r7, #48]	@ 0x30
 8001db0:	eb41 0303 	adc.w	r3, r1, r3
 8001db4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001db6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001dba:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 8001dbe:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8001dc2:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001dc6:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8001dca:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8001dce:	4b21      	ldr	r3, [pc, #132]	@ (8001e54 <BME280_ReadTemperatureAndPressureAndHuminidity+0x318>)
 8001dd0:	881b      	ldrh	r3, [r3, #0]
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001dda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001dde:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001de2:	462b      	mov	r3, r5
 8001de4:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001de8:	4642      	mov	r2, r8
 8001dea:	fb02 f203 	mul.w	r2, r2, r3
 8001dee:	464b      	mov	r3, r9
 8001df0:	4621      	mov	r1, r4
 8001df2:	fb01 f303 	mul.w	r3, r1, r3
 8001df6:	4413      	add	r3, r2
 8001df8:	4622      	mov	r2, r4
 8001dfa:	4641      	mov	r1, r8
 8001dfc:	fba2 1201 	umull	r1, r2, r2, r1
 8001e00:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001e04:	460a      	mov	r2, r1
 8001e06:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8001e0a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001e0e:	4413      	add	r3, r2
 8001e10:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001e14:	f04f 0200 	mov.w	r2, #0
 8001e18:	f04f 0300 	mov.w	r3, #0
 8001e1c:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001e20:	4629      	mov	r1, r5
 8001e22:	104a      	asrs	r2, r1, #1
 8001e24:	4629      	mov	r1, r5
 8001e26:	17cb      	asrs	r3, r1, #31
 8001e28:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138

	if (var1 == 0) {
 8001e2c:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8001e30:	4313      	orrs	r3, r2
 8001e32:	d111      	bne.n	8001e58 <BME280_ReadTemperatureAndPressureAndHuminidity+0x31c>
		return 0;  // avoid exception caused by division by zero
 8001e34:	2300      	movs	r3, #0
 8001e36:	e1e0      	b.n	80021fa <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>
 8001e38:	c2c60000 	.word	0xc2c60000
 8001e3c:	2000025c 	.word	0x2000025c
 8001e40:	20000248 	.word	0x20000248
 8001e44:	20000246 	.word	0x20000246
 8001e48:	20000244 	.word	0x20000244
 8001e4c:	20000242 	.word	0x20000242
 8001e50:	20000240 	.word	0x20000240
 8001e54:	20000258 	.word	0x20000258
	}
	p = 1048576 - adc_P;
 8001e58:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001e5c:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001e60:	17da      	asrs	r2, r3, #31
 8001e62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e66:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001e6a:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	p = (((p<<31) - var2)*3125) / var1;
 8001e6e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001e72:	105b      	asrs	r3, r3, #1
 8001e74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001e78:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001e7c:	07db      	lsls	r3, r3, #31
 8001e7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001e82:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001e86:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001e8a:	4621      	mov	r1, r4
 8001e8c:	1a89      	subs	r1, r1, r2
 8001e8e:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001e92:	4629      	mov	r1, r5
 8001e94:	eb61 0303 	sbc.w	r3, r1, r3
 8001e98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001e9c:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001ea0:	4622      	mov	r2, r4
 8001ea2:	462b      	mov	r3, r5
 8001ea4:	1891      	adds	r1, r2, r2
 8001ea6:	6239      	str	r1, [r7, #32]
 8001ea8:	415b      	adcs	r3, r3
 8001eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8001eac:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001eb0:	4621      	mov	r1, r4
 8001eb2:	1851      	adds	r1, r2, r1
 8001eb4:	61b9      	str	r1, [r7, #24]
 8001eb6:	4629      	mov	r1, r5
 8001eb8:	414b      	adcs	r3, r1
 8001eba:	61fb      	str	r3, [r7, #28]
 8001ebc:	f04f 0200 	mov.w	r2, #0
 8001ec0:	f04f 0300 	mov.w	r3, #0
 8001ec4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001ec8:	4649      	mov	r1, r9
 8001eca:	018b      	lsls	r3, r1, #6
 8001ecc:	4641      	mov	r1, r8
 8001ece:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ed2:	4641      	mov	r1, r8
 8001ed4:	018a      	lsls	r2, r1, #6
 8001ed6:	4641      	mov	r1, r8
 8001ed8:	1889      	adds	r1, r1, r2
 8001eda:	6139      	str	r1, [r7, #16]
 8001edc:	4649      	mov	r1, r9
 8001ede:	eb43 0101 	adc.w	r1, r3, r1
 8001ee2:	6179      	str	r1, [r7, #20]
 8001ee4:	f04f 0200 	mov.w	r2, #0
 8001ee8:	f04f 0300 	mov.w	r3, #0
 8001eec:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001ef0:	4649      	mov	r1, r9
 8001ef2:	008b      	lsls	r3, r1, #2
 8001ef4:	4641      	mov	r1, r8
 8001ef6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001efa:	4641      	mov	r1, r8
 8001efc:	008a      	lsls	r2, r1, #2
 8001efe:	4610      	mov	r0, r2
 8001f00:	4619      	mov	r1, r3
 8001f02:	4603      	mov	r3, r0
 8001f04:	4622      	mov	r2, r4
 8001f06:	189b      	adds	r3, r3, r2
 8001f08:	60bb      	str	r3, [r7, #8]
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	462a      	mov	r2, r5
 8001f0e:	eb42 0303 	adc.w	r3, r2, r3
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	f04f 0300 	mov.w	r3, #0
 8001f1c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001f20:	4649      	mov	r1, r9
 8001f22:	008b      	lsls	r3, r1, #2
 8001f24:	4641      	mov	r1, r8
 8001f26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001f2a:	4641      	mov	r1, r8
 8001f2c:	008a      	lsls	r2, r1, #2
 8001f2e:	4610      	mov	r0, r2
 8001f30:	4619      	mov	r1, r3
 8001f32:	4603      	mov	r3, r0
 8001f34:	4622      	mov	r2, r4
 8001f36:	189b      	adds	r3, r3, r2
 8001f38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001f3a:	462b      	mov	r3, r5
 8001f3c:	460a      	mov	r2, r1
 8001f3e:	eb42 0303 	adc.w	r3, r2, r3
 8001f42:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f44:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8001f48:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f4c:	f7fe fe7c 	bl	8000c48 <__aeabi_ldivmod>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 8001f58:	4bab      	ldr	r3, [pc, #684]	@ (8002208 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6cc>)
 8001f5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f5e:	b21b      	sxth	r3, r3
 8001f60:	17da      	asrs	r2, r3, #31
 8001f62:	673b      	str	r3, [r7, #112]	@ 0x70
 8001f64:	677a      	str	r2, [r7, #116]	@ 0x74
 8001f66:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001f6a:	f04f 0000 	mov.w	r0, #0
 8001f6e:	f04f 0100 	mov.w	r1, #0
 8001f72:	0b50      	lsrs	r0, r2, #13
 8001f74:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001f78:	1359      	asrs	r1, r3, #13
 8001f7a:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001f7e:	462b      	mov	r3, r5
 8001f80:	fb00 f203 	mul.w	r2, r0, r3
 8001f84:	4623      	mov	r3, r4
 8001f86:	fb03 f301 	mul.w	r3, r3, r1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4622      	mov	r2, r4
 8001f8e:	fba2 1200 	umull	r1, r2, r2, r0
 8001f92:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001f96:	460a      	mov	r2, r1
 8001f98:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001f9c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001fa0:	4413      	add	r3, r2
 8001fa2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001fa6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001faa:	f04f 0000 	mov.w	r0, #0
 8001fae:	f04f 0100 	mov.w	r1, #0
 8001fb2:	0b50      	lsrs	r0, r2, #13
 8001fb4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001fb8:	1359      	asrs	r1, r3, #13
 8001fba:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001fbe:	462b      	mov	r3, r5
 8001fc0:	fb00 f203 	mul.w	r2, r0, r3
 8001fc4:	4623      	mov	r3, r4
 8001fc6:	fb03 f301 	mul.w	r3, r3, r1
 8001fca:	4413      	add	r3, r2
 8001fcc:	4622      	mov	r2, r4
 8001fce:	fba2 1200 	umull	r1, r2, r2, r0
 8001fd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001fd6:	460a      	mov	r2, r1
 8001fd8:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001fdc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001fe0:	4413      	add	r3, r2
 8001fe2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001fe6:	f04f 0200 	mov.w	r2, #0
 8001fea:	f04f 0300 	mov.w	r3, #0
 8001fee:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001ff2:	4621      	mov	r1, r4
 8001ff4:	0e4a      	lsrs	r2, r1, #25
 8001ff6:	4629      	mov	r1, r5
 8001ff8:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001ffc:	4629      	mov	r1, r5
 8001ffe:	164b      	asrs	r3, r1, #25
 8002000:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
	var2 = (((int64_t)p8) * p) >> 19;
 8002004:	4b81      	ldr	r3, [pc, #516]	@ (800220c <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d0>)
 8002006:	f9b3 3000 	ldrsh.w	r3, [r3]
 800200a:	b21b      	sxth	r3, r3
 800200c:	17da      	asrs	r2, r3, #31
 800200e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002010:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002012:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002016:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800201a:	462a      	mov	r2, r5
 800201c:	fb02 f203 	mul.w	r2, r2, r3
 8002020:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002024:	4621      	mov	r1, r4
 8002026:	fb01 f303 	mul.w	r3, r1, r3
 800202a:	4413      	add	r3, r2
 800202c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8002030:	4621      	mov	r1, r4
 8002032:	fba2 1201 	umull	r1, r2, r2, r1
 8002036:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800203a:	460a      	mov	r2, r1
 800203c:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8002040:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002044:	4413      	add	r3, r2
 8002046:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800204a:	f04f 0200 	mov.w	r2, #0
 800204e:	f04f 0300 	mov.w	r3, #0
 8002052:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8002056:	4621      	mov	r1, r4
 8002058:	0cca      	lsrs	r2, r1, #19
 800205a:	4629      	mov	r1, r5
 800205c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8002060:	4629      	mov	r1, r5
 8002062:	14cb      	asrs	r3, r1, #19
 8002064:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130

	p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 8002068:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 800206c:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8002070:	1884      	adds	r4, r0, r2
 8002072:	663c      	str	r4, [r7, #96]	@ 0x60
 8002074:	eb41 0303 	adc.w	r3, r1, r3
 8002078:	667b      	str	r3, [r7, #100]	@ 0x64
 800207a:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800207e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002082:	4621      	mov	r1, r4
 8002084:	1889      	adds	r1, r1, r2
 8002086:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002088:	4629      	mov	r1, r5
 800208a:	eb43 0101 	adc.w	r1, r3, r1
 800208e:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8002090:	f04f 0000 	mov.w	r0, #0
 8002094:	f04f 0100 	mov.w	r1, #0
 8002098:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800209c:	4623      	mov	r3, r4
 800209e:	0a18      	lsrs	r0, r3, #8
 80020a0:	462b      	mov	r3, r5
 80020a2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80020a6:	462b      	mov	r3, r5
 80020a8:	1219      	asrs	r1, r3, #8
 80020aa:	4b59      	ldr	r3, [pc, #356]	@ (8002210 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d4>)
 80020ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020b0:	b21b      	sxth	r3, r3
 80020b2:	17da      	asrs	r2, r3, #31
 80020b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80020b6:	657a      	str	r2, [r7, #84]	@ 0x54
 80020b8:	f04f 0200 	mov.w	r2, #0
 80020bc:	f04f 0300 	mov.w	r3, #0
 80020c0:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80020c4:	464c      	mov	r4, r9
 80020c6:	0123      	lsls	r3, r4, #4
 80020c8:	4644      	mov	r4, r8
 80020ca:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80020ce:	4644      	mov	r4, r8
 80020d0:	0122      	lsls	r2, r4, #4
 80020d2:	1884      	adds	r4, r0, r2
 80020d4:	603c      	str	r4, [r7, #0]
 80020d6:	eb41 0303 	adc.w	r3, r1, r3
 80020da:	607b      	str	r3, [r7, #4]
 80020dc:	e9d7 3400 	ldrd	r3, r4, [r7]
 80020e0:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	*pressure = (int32_t)p/256;
 80020e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	da00      	bge.n	80020ee <BME280_ReadTemperatureAndPressureAndHuminidity+0x5b2>
 80020ec:	33ff      	adds	r3, #255	@ 0xff
 80020ee:	121b      	asrs	r3, r3, #8
 80020f0:	461a      	mov	r2, r3
 80020f2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80020f6:	601a      	str	r2, [r3, #0]

	// Pressure section
	int32_t adc_H = BME280_Read16(BME280_HUMIDDATA);
 80020f8:	20fd      	movs	r0, #253	@ 0xfd
 80020fa:	f7fe ffa9 	bl	8001050 <BME280_Read16>
 80020fe:	4603      	mov	r3, r0
 8002100:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	if (adc_H == 0x8000) // value in case humidity measurement was disabled
 8002104:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002108:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800210c:	d101      	bne.n	8002112 <BME280_ReadTemperatureAndPressureAndHuminidity+0x5d6>
		return -1; //error
 800210e:	23ff      	movs	r3, #255	@ 0xff
 8002110:	e073      	b.n	80021fa <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>

	int32_t v_x1_u32r;

	v_x1_u32r = (t_fine - ((int32_t)76800));
 8002112:	4b40      	ldr	r3, [pc, #256]	@ (8002214 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d8>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 800211a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120

	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 800211e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002122:	039a      	lsls	r2, r3, #14
 8002124:	4b3c      	ldr	r3, [pc, #240]	@ (8002218 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6dc>)
 8002126:	f9b3 3000 	ldrsh.w	r3, [r3]
 800212a:	051b      	lsls	r3, r3, #20
 800212c:	1ad2      	subs	r2, r2, r3
				  (((int32_t)h5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 800212e:	4b3b      	ldr	r3, [pc, #236]	@ (800221c <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e0>)
 8002130:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002134:	4619      	mov	r1, r3
 8002136:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800213a:	fb01 f303 	mul.w	r3, r1, r3
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 800213e:	1ad3      	subs	r3, r2, r3
				  (((int32_t)h5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8002140:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002144:	13db      	asrs	r3, r3, #15
			   (((((((v_x1_u32r * ((int32_t)h6)) >> 10) *
 8002146:	4a36      	ldr	r2, [pc, #216]	@ (8002220 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e4>)
 8002148:	f992 2000 	ldrsb.w	r2, [r2]
 800214c:	4611      	mov	r1, r2
 800214e:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8002152:	fb01 f202 	mul.w	r2, r1, r2
 8002156:	1292      	asrs	r2, r2, #10
					(((v_x1_u32r * ((int32_t)h3)) >> 11) + ((int32_t)32768))) >> 10) +
 8002158:	4932      	ldr	r1, [pc, #200]	@ (8002224 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e8>)
 800215a:	7809      	ldrb	r1, [r1, #0]
 800215c:	4608      	mov	r0, r1
 800215e:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 8002162:	fb00 f101 	mul.w	r1, r0, r1
 8002166:	12c9      	asrs	r1, r1, #11
 8002168:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
			   (((((((v_x1_u32r * ((int32_t)h6)) >> 10) *
 800216c:	fb01 f202 	mul.w	r2, r1, r2
					(((v_x1_u32r * ((int32_t)h3)) >> 11) + ((int32_t)32768))) >> 10) +
 8002170:	1292      	asrs	r2, r2, #10
 8002172:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
				  ((int32_t)2097152)) * ((int32_t)h2) + 8192) >> 14));
 8002176:	492c      	ldr	r1, [pc, #176]	@ (8002228 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6ec>)
 8002178:	f9b1 1000 	ldrsh.w	r1, [r1]
 800217c:	fb01 f202 	mul.w	r2, r1, r2
 8002180:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8002184:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 8002186:	fb02 f303 	mul.w	r3, r2, r3
 800218a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120

	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 800218e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002192:	13db      	asrs	r3, r3, #15
 8002194:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8002198:	13d2      	asrs	r2, r2, #15
 800219a:	fb02 f303 	mul.w	r3, r2, r3
 800219e:	11db      	asrs	r3, r3, #7
							 ((int32_t)h1)) >> 4));
 80021a0:	4a22      	ldr	r2, [pc, #136]	@ (800222c <BME280_ReadTemperatureAndPressureAndHuminidity+0x6f0>)
 80021a2:	7812      	ldrb	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 80021a4:	fb02 f303 	mul.w	r3, r2, r3
							 ((int32_t)h1)) >> 4));
 80021a8:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 80021aa:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120

	v_x1_u32r = (v_x1_u32r < 0) ? 0 : v_x1_u32r;
 80021b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80021b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80021bc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	v_x1_u32r = (v_x1_u32r > 419430400) ? 419430400 : v_x1_u32r;
 80021c0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80021c4:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 80021c8:	bfa8      	it	ge
 80021ca:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 80021ce:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	float h = (v_x1_u32r>>12);
 80021d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80021d6:	131b      	asrs	r3, r3, #12
 80021d8:	ee07 3a90 	vmov	s15, r3
 80021dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021e0:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c
	*huminidity = h / 1024.0;
 80021e4:	ed97 7a47 	vldr	s14, [r7, #284]	@ 0x11c
 80021e8:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8002230 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6f4>
 80021ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80021f4:	edc3 7a00 	vstr	s15, [r3]

	return 0;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8002200:	46bd      	mov	sp, r7
 8002202:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002206:	bf00      	nop
 8002208:	2000024e 	.word	0x2000024e
 800220c:	2000024c 	.word	0x2000024c
 8002210:	2000024a 	.word	0x2000024a
 8002214:	2000025c 	.word	0x2000025c
 8002218:	20000252 	.word	0x20000252
 800221c:	20000254 	.word	0x20000254
 8002220:	2000023a 	.word	0x2000023a
 8002224:	20000239 	.word	0x20000239
 8002228:	20000250 	.word	0x20000250
 800222c:	20000238 	.word	0x20000238
 8002230:	44800000 	.word	0x44800000

08002234 <BME280_GetSeaLevelPressure>:

	  return altitude;
}

uint32_t BME280_GetSeaLevelPressure(float altitude_meters)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	ed2d 8b02 	vpush	{d8}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	ed87 0a01 	vstr	s0, [r7, #4]
    int32_t pressure_pa = BME280_ReadPressure();  // w Pa
 8002242:	f7ff f9a7 	bl	8001594 <BME280_ReadPressure>
 8002246:	60f8      	str	r0, [r7, #12]

    // Wzr redukcji do poziomu morza
    float sea_level_pressure = pressure_pa / powf(1.0f - (altitude_meters / 44330.0f), 5.255f);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	ee07 3a90 	vmov	s15, r3
 800224e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002252:	ed97 7a01 	vldr	s14, [r7, #4]
 8002256:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80022ac <BME280_GetSeaLevelPressure+0x78>
 800225a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800225e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002262:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002266:	eddf 0a12 	vldr	s1, [pc, #72]	@ 80022b0 <BME280_GetSeaLevelPressure+0x7c>
 800226a:	eeb0 0a67 	vmov.f32	s0, s15
 800226e:	f00c ff31 	bl	800f0d4 <powf>
 8002272:	eeb0 7a40 	vmov.f32	s14, s0
 8002276:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800227a:	edc7 7a02 	vstr	s15, [r7, #8]
    return round(sea_level_pressure);  // w hPa
 800227e:	68b8      	ldr	r0, [r7, #8]
 8002280:	f7fe f992 	bl	80005a8 <__aeabi_f2d>
 8002284:	4602      	mov	r2, r0
 8002286:	460b      	mov	r3, r1
 8002288:	ec43 2b10 	vmov	d0, r2, r3
 800228c:	f00c ff84 	bl	800f198 <round>
 8002290:	ec53 2b10 	vmov	r2, r3, d0
 8002294:	4610      	mov	r0, r2
 8002296:	4619      	mov	r1, r3
 8002298:	f7fe fcb6 	bl	8000c08 <__aeabi_d2uiz>
 800229c:	4603      	mov	r3, r0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	ecbd 8b02 	vpop	{d8}
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	472d2a00 	.word	0x472d2a00
 80022b0:	40a828f6 	.word	0x40a828f6

080022b4 <_ZN13ButtonHandlerC1EP12GPIO_TypeDeftP19tskTaskControlBlock>:


#include "ButtonHandler.h"
#include <cstring>

ButtonHandler::ButtonHandler(GPIO_TypeDef* port, uint16_t pin, TaskHandle_t listener)
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	603b      	str	r3, [r7, #0]
 80022c0:	4613      	mov	r3, r2
 80022c2:	80fb      	strh	r3, [r7, #6]
    : _port(port), _pin(pin), _listener(listener), _taskHandle(nullptr), _lastHandled(0){}
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	88fa      	ldrh	r2, [r7, #6]
 80022ce:	809a      	strh	r2, [r3, #4]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	683a      	ldr	r2, [r7, #0]
 80022d4:	609a      	str	r2, [r3, #8]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	60da      	str	r2, [r3, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	611a      	str	r2, [r3, #16]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	4618      	mov	r0, r3
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <_ZN13ButtonHandler5startEv>:

void ButtonHandler::start() {
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af02      	add	r7, sp, #8
 80022f6:	6078      	str	r0, [r7, #4]
    xTaskCreate(taskEntry, "ButtonTask", 256, this, 2, &_taskHandle);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	330c      	adds	r3, #12
 80022fc:	9301      	str	r3, [sp, #4]
 80022fe:	2302      	movs	r3, #2
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002308:	4903      	ldr	r1, [pc, #12]	@ (8002318 <_ZN13ButtonHandler5startEv+0x28>)
 800230a:	4804      	ldr	r0, [pc, #16]	@ (800231c <_ZN13ButtonHandler5startEv+0x2c>)
 800230c:	f00a ff80 	bl	800d210 <xTaskCreate>
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	080127a0 	.word	0x080127a0
 800231c:	08002321 	.word	0x08002321

08002320 <_ZN13ButtonHandler9taskEntryEPv>:

void ButtonHandler::taskEntry(void* param) {
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
    static_cast<ButtonHandler*>(param)->taskLoop();
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f000 f829 	bl	8002380 <_ZN13ButtonHandler8taskLoopEv>
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
	...

08002338 <_ZN13ButtonHandler11onInterruptEv>:

void ButtonHandler::onInterrupt() {
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
    if (_taskHandle) {
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d014      	beq.n	8002372 <_ZN13ButtonHandler11onInterruptEv+0x3a>
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002348:	2300      	movs	r3, #0
 800234a:	60fb      	str	r3, [r7, #12]
        vTaskNotifyGiveFromISR(_taskHandle, &xHigherPriorityTaskWoken);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	f107 020c 	add.w	r2, r7, #12
 8002354:	4611      	mov	r1, r2
 8002356:	4618      	mov	r0, r3
 8002358:	f00c f938 	bl	800e5cc <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d007      	beq.n	8002372 <_ZN13ButtonHandler11onInterruptEv+0x3a>
 8002362:	4b06      	ldr	r3, [pc, #24]	@ (800237c <_ZN13ButtonHandler11onInterruptEv+0x44>)
 8002364:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	f3bf 8f4f 	dsb	sy
 800236e:	f3bf 8f6f 	isb	sy
    }
}
 8002372:	bf00      	nop
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	e000ed04 	.word	0xe000ed04

08002380 <_ZN13ButtonHandler8taskLoopEv>:

void ButtonHandler::taskLoop() {
 8002380:	b580      	push	{r7, lr}
 8002382:	b086      	sub	sp, #24
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
    for (;;) {
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002388:	f04f 31ff 	mov.w	r1, #4294967295
 800238c:	2001      	movs	r0, #1
 800238e:	f00b ffaf 	bl	800e2f0 <ulTaskNotifyTake>

        if (xTaskGetTickCount() - _lastHandled < pdMS_TO_TICKS(150)) {
 8002392:	f00b fa65 	bl	800d860 <xTaskGetTickCount>
 8002396:	4602      	mov	r2, r0
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	691b      	ldr	r3, [r3, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b95      	cmp	r3, #149	@ 0x95
 80023a0:	bf94      	ite	ls
 80023a2:	2301      	movls	r3, #1
 80023a4:	2300      	movhi	r3, #0
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d153      	bne.n	8002454 <_ZN13ButtonHandler8taskLoopEv+0xd4>
            continue;
        }


        uint8_t releasedCount = 0;
 80023ac:	2300      	movs	r3, #0
 80023ae:	75fb      	strb	r3, [r7, #23]

        TickType_t pressStart = xTaskGetTickCount();
 80023b0:	f00b fa56 	bl	800d860 <xTaskGetTickCount>
 80023b4:	60f8      	str	r0, [r7, #12]
        TickType_t duration = 0;
 80023b6:	2300      	movs	r3, #0
 80023b8:	613b      	str	r3, [r7, #16]
        while (releasedCount < 5 && duration < pdMS_TO_TICKS(1000)) {
 80023ba:	e01e      	b.n	80023fa <_ZN13ButtonHandler8taskLoopEv+0x7a>
            if (HAL_GPIO_ReadPin(_port, _pin) == GPIO_PIN_SET) {
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	889b      	ldrh	r3, [r3, #4]
 80023c4:	4619      	mov	r1, r3
 80023c6:	4610      	mov	r0, r2
 80023c8:	f006 fb2e 	bl	8008a28 <HAL_GPIO_ReadPin>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	bf0c      	ite	eq
 80023d2:	2301      	moveq	r3, #1
 80023d4:	2300      	movne	r3, #0
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <_ZN13ButtonHandler8taskLoopEv+0x64>
                ++releasedCount;
 80023dc:	7dfb      	ldrb	r3, [r7, #23]
 80023de:	3301      	adds	r3, #1
 80023e0:	75fb      	strb	r3, [r7, #23]
 80023e2:	e001      	b.n	80023e8 <_ZN13ButtonHandler8taskLoopEv+0x68>
            } else {
                releasedCount = 0; // reset jeli znw wcinity
 80023e4:	2300      	movs	r3, #0
 80023e6:	75fb      	strb	r3, [r7, #23]
            }

            vTaskDelay(pdMS_TO_TICKS(5));
 80023e8:	2005      	movs	r0, #5
 80023ea:	f00b f8ed 	bl	800d5c8 <vTaskDelay>
            duration = xTaskGetTickCount() - pressStart;
 80023ee:	f00b fa37 	bl	800d860 <xTaskGetTickCount>
 80023f2:	4602      	mov	r2, r0
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	613b      	str	r3, [r7, #16]
        while (releasedCount < 5 && duration < pdMS_TO_TICKS(1000)) {
 80023fa:	7dfb      	ldrb	r3, [r7, #23]
 80023fc:	2b04      	cmp	r3, #4
 80023fe:	d803      	bhi.n	8002408 <_ZN13ButtonHandler8taskLoopEv+0x88>
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002406:	d3d9      	bcc.n	80023bc <_ZN13ButtonHandler8taskLoopEv+0x3c>
        }

        uartPrint("Duration: %d, count : %d", duration, releasedCount);
 8002408:	7dfb      	ldrb	r3, [r7, #23]
 800240a:	461a      	mov	r2, r3
 800240c:	6939      	ldr	r1, [r7, #16]
 800240e:	4812      	ldr	r0, [pc, #72]	@ (8002458 <_ZN13ButtonHandler8taskLoopEv+0xd8>)
 8002410:	f003 f82e 	bl	8005470 <uartPrint>

       ButtonEvent event;
       if(duration >= pdMS_TO_TICKS(1000)){
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800241a:	d309      	bcc.n	8002430 <_ZN13ButtonHandler8taskLoopEv+0xb0>
    	   event = ButtonEvent::LONG_PRESS;
 800241c:	2301      	movs	r3, #1
 800241e:	60bb      	str	r3, [r7, #8]
           xTaskNotify(_listener, static_cast<uint32_t>(event), eSetValueWithOverwrite);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6898      	ldr	r0, [r3, #8]
 8002424:	68b9      	ldr	r1, [r7, #8]
 8002426:	2300      	movs	r3, #0
 8002428:	2203      	movs	r2, #3
 800242a:	f00c f80d 	bl	800e448 <xTaskGenericNotify>
 800242e:	e00b      	b.n	8002448 <_ZN13ButtonHandler8taskLoopEv+0xc8>
       }else if(duration >= pdMS_TO_TICKS(50)){
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	2b31      	cmp	r3, #49	@ 0x31
 8002434:	d908      	bls.n	8002448 <_ZN13ButtonHandler8taskLoopEv+0xc8>
    	   event = ButtonEvent::SHORT_PRESS;
 8002436:	2300      	movs	r3, #0
 8002438:	60bb      	str	r3, [r7, #8]
           xTaskNotify(_listener, static_cast<uint32_t>(event), eSetValueWithOverwrite);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6898      	ldr	r0, [r3, #8]
 800243e:	68b9      	ldr	r1, [r7, #8]
 8002440:	2300      	movs	r3, #0
 8002442:	2203      	movs	r2, #3
 8002444:	f00c f800 	bl	800e448 <xTaskGenericNotify>
       }

       _lastHandled = xTaskGetTickCount();
 8002448:	f00b fa0a 	bl	800d860 <xTaskGetTickCount>
 800244c:	4602      	mov	r2, r0
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	611a      	str	r2, [r3, #16]
 8002452:	e799      	b.n	8002388 <_ZN13ButtonHandler8taskLoopEv+0x8>
            continue;
 8002454:	bf00      	nop

        //vTaskDelay(pdMS_TO_TICKS(200)); // antydrgania po puszczeniu
    }
 8002456:	e797      	b.n	8002388 <_ZN13ButtonHandler8taskLoopEv+0x8>
 8002458:	080127ac 	.word	0x080127ac

0800245c <_Z12SaveColorIdxh>:
static uint8_t mode = 0;
static uint16_t waitTime = 5000;


void SaveColorIdx(uint8_t idx)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b094      	sub	sp, #80	@ 0x50
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	71fb      	strb	r3, [r7, #7]
    HAL_FLASH_Unlock();
 8002466:	f005 feb7 	bl	80081d8 <HAL_FLASH_Unlock>
    uint16_t status = EE_WriteVariable(VirtAddVarTab[0], idx);
 800246a:	4b1e      	ldr	r3, [pc, #120]	@ (80024e4 <_Z12SaveColorIdxh+0x88>)
 800246c:	881b      	ldrh	r3, [r3, #0]
 800246e:	79fa      	ldrb	r2, [r7, #7]
 8002470:	b292      	uxth	r2, r2
 8002472:	4611      	mov	r1, r2
 8002474:	4618      	mov	r0, r3
 8002476:	f000 fdd7 	bl	8003028 <EE_WriteVariable>
 800247a:	4603      	mov	r3, r0
 800247c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    if (status == 1) {
 8002480:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002484:	2b01      	cmp	r3, #1
 8002486:	d111      	bne.n	80024ac <_Z12SaveColorIdxh+0x50>
        // Powtrz zapis raz jeszcze
        HAL_UART_Transmit(&huart2, (uint8_t*)"Retrying EE_WriteVariable...\n", 30, HAL_MAX_DELAY);
 8002488:	f04f 33ff 	mov.w	r3, #4294967295
 800248c:	221e      	movs	r2, #30
 800248e:	4916      	ldr	r1, [pc, #88]	@ (80024e8 <_Z12SaveColorIdxh+0x8c>)
 8002490:	4816      	ldr	r0, [pc, #88]	@ (80024ec <_Z12SaveColorIdxh+0x90>)
 8002492:	f009 fadd 	bl	800ba50 <HAL_UART_Transmit>
        status = EE_WriteVariable(VirtAddVarTab[0], idx);
 8002496:	4b13      	ldr	r3, [pc, #76]	@ (80024e4 <_Z12SaveColorIdxh+0x88>)
 8002498:	881b      	ldrh	r3, [r3, #0]
 800249a:	79fa      	ldrb	r2, [r7, #7]
 800249c:	b292      	uxth	r2, r2
 800249e:	4611      	mov	r1, r2
 80024a0:	4618      	mov	r0, r3
 80024a2:	f000 fdc1 	bl	8003028 <EE_WriteVariable>
 80024a6:	4603      	mov	r3, r0
 80024a8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    }

    char msg[64];
    sprintf(msg, "EE_WriteVariable status: %u (data: %u)\n", status, idx);
 80024ac:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	f107 000c 	add.w	r0, r7, #12
 80024b6:	490e      	ldr	r1, [pc, #56]	@ (80024f0 <_Z12SaveColorIdxh+0x94>)
 80024b8:	f00e f83e 	bl	8010538 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80024bc:	f107 030c 	add.w	r3, r7, #12
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fd ff05 	bl	80002d0 <strlen>
 80024c6:	4603      	mov	r3, r0
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	f107 010c 	add.w	r1, r7, #12
 80024ce:	f04f 33ff 	mov.w	r3, #4294967295
 80024d2:	4806      	ldr	r0, [pc, #24]	@ (80024ec <_Z12SaveColorIdxh+0x90>)
 80024d4:	f009 fabc 	bl	800ba50 <HAL_UART_Transmit>

    HAL_FLASH_Lock();
 80024d8:	f005 fea0 	bl	800821c <HAL_FLASH_Lock>
}
 80024dc:	bf00      	nop
 80024de:	3750      	adds	r7, #80	@ 0x50
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20000020 	.word	0x20000020
 80024e8:	080127c8 	.word	0x080127c8
 80024ec:	20000fa8 	.word	0x20000fa8
 80024f0:	080127e8 	.word	0x080127e8

080024f4 <_Z12ReadColorIdxv>:


uint8_t ReadColorIdx()
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
    uint16_t val;
    if (EE_ReadVariable(VirtAddVarTab[0], &val) == HAL_OK)
 80024fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002528 <_Z12ReadColorIdxv+0x34>)
 80024fc:	881b      	ldrh	r3, [r3, #0]
 80024fe:	1dba      	adds	r2, r7, #6
 8002500:	4611      	mov	r1, r2
 8002502:	4618      	mov	r0, r3
 8002504:	f000 fd46 	bl	8002f94 <EE_ReadVariable>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	bf0c      	ite	eq
 800250e:	2301      	moveq	r3, #1
 8002510:	2300      	movne	r3, #0
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b00      	cmp	r3, #0
 8002516:	d002      	beq.n	800251e <_Z12ReadColorIdxv+0x2a>
        return (uint8_t)val;
 8002518:	88fb      	ldrh	r3, [r7, #6]
 800251a:	b2db      	uxtb	r3, r3
 800251c:	e000      	b.n	8002520 <_Z12ReadColorIdxv+0x2c>
    return 0;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	20000020 	.word	0x20000020

0800252c <_Z8lcd_initPKh>:

void lcd_init(const uint8_t* logo){
 800252c:	b590      	push	{r4, r7, lr}
 800252e:	b095      	sub	sp, #84	@ 0x54
 8002530:	af02      	add	r7, sp, #8
 8002532:	6078      	str	r0, [r7, #4]
    uartPrint("Start GC9A01A_TestTask\n");
 8002534:	4827      	ldr	r0, [pc, #156]	@ (80025d4 <_Z8lcd_initPKh+0xa8>)
 8002536:	f002 ff9b 	bl	8005470 <uartPrint>
    WatchdogManager::instance().registerTask("DisplayTask", xTaskGetCurrentTaskHandle(), 15);
 800253a:	f004 ffd9 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 800253e:	4604      	mov	r4, r0
 8002540:	f00b fd06 	bl	800df50 <xTaskGetCurrentTaskHandle>
 8002544:	4602      	mov	r2, r0
 8002546:	230f      	movs	r3, #15
 8002548:	4923      	ldr	r1, [pc, #140]	@ (80025d8 <_Z8lcd_initPKh+0xac>)
 800254a:	4620      	mov	r0, r4
 800254c:	f004 fff8 	bl	8007540 <_ZN15WatchdogManager12registerTaskEPKcP19tskTaskControlBlockm>
    tft.init();
 8002550:	4822      	ldr	r0, [pc, #136]	@ (80025dc <_Z8lcd_initPKh+0xb0>)
 8002552:	f001 ffb7 	bl	80044c4 <_ZN7GC9A01A4initEv>
    //tft.drawBitmapDMA(logo);
    tft.drawBitmap1bit(logo, tft.getHeight(), tft.getWidth(), LOGO_COLOR0, LOGO_COLOR1);
 8002556:	4821      	ldr	r0, [pc, #132]	@ (80025dc <_Z8lcd_initPKh+0xb0>)
 8002558:	f002 fb3a 	bl	8004bd0 <_ZNK7GC9A01A9getHeightEv>
 800255c:	4603      	mov	r3, r0
 800255e:	b29c      	uxth	r4, r3
 8002560:	481e      	ldr	r0, [pc, #120]	@ (80025dc <_Z8lcd_initPKh+0xb0>)
 8002562:	f002 fb2a 	bl	8004bba <_ZNK7GC9A01A8getWidthEv>
 8002566:	4603      	mov	r3, r0
 8002568:	b29b      	uxth	r3, r3
 800256a:	f24f 729e 	movw	r2, #63390	@ 0xf79e
 800256e:	9201      	str	r2, [sp, #4]
 8002570:	f640 0243 	movw	r2, #2115	@ 0x843
 8002574:	9200      	str	r2, [sp, #0]
 8002576:	4622      	mov	r2, r4
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	4818      	ldr	r0, [pc, #96]	@ (80025dc <_Z8lcd_initPKh+0xb0>)
 800257c:	f002 fb34 	bl	8004be8 <_ZN7GC9A01A14drawBitmap1bitEPKhtttt>
    vTaskDelay(pdMS_TO_TICKS(5000));
 8002580:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002584:	f00b f820 	bl	800d5c8 <vTaskDelay>
    colorIdx = ReadColorIdx();
 8002588:	f7ff ffb4 	bl	80024f4 <_Z12ReadColorIdxv>
 800258c:	4603      	mov	r3, r0
 800258e:	461a      	mov	r2, r3
 8002590:	4b13      	ldr	r3, [pc, #76]	@ (80025e0 <_Z8lcd_initPKh+0xb4>)
 8002592:	701a      	strb	r2, [r3, #0]
    lastSavedColorIdx = colorIdx;
 8002594:	4b12      	ldr	r3, [pc, #72]	@ (80025e0 <_Z8lcd_initPKh+0xb4>)
 8002596:	781a      	ldrb	r2, [r3, #0]
 8002598:	4b12      	ldr	r3, [pc, #72]	@ (80025e4 <_Z8lcd_initPKh+0xb8>)
 800259a:	701a      	strb	r2, [r3, #0]
    char msg[64];
    sprintf(msg, "Reading from VA=0x%04X\n", VirtAddVarTab[0]);
 800259c:	4b12      	ldr	r3, [pc, #72]	@ (80025e8 <_Z8lcd_initPKh+0xbc>)
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	f107 0308 	add.w	r3, r7, #8
 80025a6:	4911      	ldr	r1, [pc, #68]	@ (80025ec <_Z8lcd_initPKh+0xc0>)
 80025a8:	4618      	mov	r0, r3
 80025aa:	f00d ffc5 	bl	8010538 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80025ae:	f107 0308 	add.w	r3, r7, #8
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fd fe8c 	bl	80002d0 <strlen>
 80025b8:	4603      	mov	r3, r0
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	f107 0108 	add.w	r1, r7, #8
 80025c0:	f04f 33ff 	mov.w	r3, #4294967295
 80025c4:	480a      	ldr	r0, [pc, #40]	@ (80025f0 <_Z8lcd_initPKh+0xc4>)
 80025c6:	f009 fa43 	bl	800ba50 <HAL_UART_Transmit>
}
 80025ca:	bf00      	nop
 80025cc:	374c      	adds	r7, #76	@ 0x4c
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd90      	pop	{r4, r7, pc}
 80025d2:	bf00      	nop
 80025d4:	08012810 	.word	0x08012810
 80025d8:	08012828 	.word	0x08012828
 80025dc:	20000260 	.word	0x20000260
 80025e0:	200002ea 	.word	0x200002ea
 80025e4:	200002eb 	.word	0x200002eb
 80025e8:	20000020 	.word	0x20000020
 80025ec:	08012834 	.word	0x08012834
 80025f0:	20000fa8 	.word	0x20000fa8

080025f4 <_Z21updateDisplayIfNeededb>:
void updateDisplayIfNeeded(bool force) {
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b08a      	sub	sp, #40	@ 0x28
 80025f8:	af06      	add	r7, sp, #24
 80025fa:	4603      	mov	r3, r0
 80025fc:	71fb      	strb	r3, [r7, #7]
    uint8_t result = xQueuePeek(weatherQueue, &currData, 0);
 80025fe:	4b62      	ldr	r3, [pc, #392]	@ (8002788 <_Z21updateDisplayIfNeededb+0x194>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2200      	movs	r2, #0
 8002604:	4961      	ldr	r1, [pc, #388]	@ (800278c <_Z21updateDisplayIfNeededb+0x198>)
 8002606:	4618      	mov	r0, r3
 8002608:	f00a fb96 	bl	800cd38 <xQueuePeek>
 800260c:	4603      	mov	r3, r0
 800260e:	73fb      	strb	r3, [r7, #15]

    if ((fabsf(currData.temperature - prevData.temperature) > 0.1f && result) || force) {
 8002610:	4b5e      	ldr	r3, [pc, #376]	@ (800278c <_Z21updateDisplayIfNeededb+0x198>)
 8002612:	ed93 7a00 	vldr	s14, [r3]
 8002616:	4b5e      	ldr	r3, [pc, #376]	@ (8002790 <_Z21updateDisplayIfNeededb+0x19c>)
 8002618:	edd3 7a00 	vldr	s15, [r3]
 800261c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002620:	eef0 7ae7 	vabs.f32	s15, s15
 8002624:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8002794 <_Z21updateDisplayIfNeededb+0x1a0>
 8002628:	eef4 7ac7 	vcmpe.f32	s15, s14
 800262c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002630:	dd02      	ble.n	8002638 <_Z21updateDisplayIfNeededb+0x44>
 8002632:	7bfb      	ldrb	r3, [r7, #15]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d102      	bne.n	800263e <_Z21updateDisplayIfNeededb+0x4a>
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d020      	beq.n	8002680 <_Z21updateDisplayIfNeededb+0x8c>
        sprintf(temp_disp, "T:%.1f~C", currData.temperature);
 800263e:	4b53      	ldr	r3, [pc, #332]	@ (800278c <_Z21updateDisplayIfNeededb+0x198>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd ffb0 	bl	80005a8 <__aeabi_f2d>
 8002648:	4602      	mov	r2, r0
 800264a:	460b      	mov	r3, r1
 800264c:	4952      	ldr	r1, [pc, #328]	@ (8002798 <_Z21updateDisplayIfNeededb+0x1a4>)
 800264e:	4853      	ldr	r0, [pc, #332]	@ (800279c <_Z21updateDisplayIfNeededb+0x1a8>)
 8002650:	f00d ff72 	bl	8010538 <siprintf>
        tft.drawTextGenFast(5, start, temp_disp, GC9A01A_BLACK, colors[colorIdx], curr_font, scale, 1);
 8002654:	4b52      	ldr	r3, [pc, #328]	@ (80027a0 <_Z21updateDisplayIfNeededb+0x1ac>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	461a      	mov	r2, r3
 800265a:	4b52      	ldr	r3, [pc, #328]	@ (80027a4 <_Z21updateDisplayIfNeededb+0x1b0>)
 800265c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002660:	4a51      	ldr	r2, [pc, #324]	@ (80027a8 <_Z21updateDisplayIfNeededb+0x1b4>)
 8002662:	6812      	ldr	r2, [r2, #0]
 8002664:	2101      	movs	r1, #1
 8002666:	9104      	str	r1, [sp, #16]
 8002668:	2102      	movs	r1, #2
 800266a:	9103      	str	r1, [sp, #12]
 800266c:	9202      	str	r2, [sp, #8]
 800266e:	9301      	str	r3, [sp, #4]
 8002670:	2300      	movs	r3, #0
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	4b49      	ldr	r3, [pc, #292]	@ (800279c <_Z21updateDisplayIfNeededb+0x1a8>)
 8002676:	2232      	movs	r2, #50	@ 0x32
 8002678:	2105      	movs	r1, #5
 800267a:	484c      	ldr	r0, [pc, #304]	@ (80027ac <_Z21updateDisplayIfNeededb+0x1b8>)
 800267c:	f002 f98c 	bl	8004998 <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh>
    }
    if ((fabsf(currData.pres - prevData.pres) > 0.1f && result) || force) {
 8002680:	4b42      	ldr	r3, [pc, #264]	@ (800278c <_Z21updateDisplayIfNeededb+0x198>)
 8002682:	689a      	ldr	r2, [r3, #8]
 8002684:	4b42      	ldr	r3, [pc, #264]	@ (8002790 <_Z21updateDisplayIfNeededb+0x19c>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	ee07 3a90 	vmov	s15, r3
 800268e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002692:	eef0 7ae7 	vabs.f32	s15, s15
 8002696:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8002794 <_Z21updateDisplayIfNeededb+0x1a0>
 800269a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800269e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a2:	dd02      	ble.n	80026aa <_Z21updateDisplayIfNeededb+0xb6>
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d102      	bne.n	80026b0 <_Z21updateDisplayIfNeededb+0xbc>
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d020      	beq.n	80026f2 <_Z21updateDisplayIfNeededb+0xfe>
        sprintf(press_disp, "P:%ldhPa", currData.pres);
 80026b0:	4b36      	ldr	r3, [pc, #216]	@ (800278c <_Z21updateDisplayIfNeededb+0x198>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	461a      	mov	r2, r3
 80026b6:	493e      	ldr	r1, [pc, #248]	@ (80027b0 <_Z21updateDisplayIfNeededb+0x1bc>)
 80026b8:	483e      	ldr	r0, [pc, #248]	@ (80027b4 <_Z21updateDisplayIfNeededb+0x1c0>)
 80026ba:	f00d ff3d 	bl	8010538 <siprintf>
        tft.drawTextGenFast(5, start + space_before_next, press_disp, GC9A01A_BLACK, colors[colorIdx], curr_font, scale, 1);
 80026be:	4b3e      	ldr	r3, [pc, #248]	@ (80027b8 <_Z21updateDisplayIfNeededb+0x1c4>)
 80026c0:	881b      	ldrh	r3, [r3, #0]
 80026c2:	3332      	adds	r3, #50	@ 0x32
 80026c4:	b299      	uxth	r1, r3
 80026c6:	4b36      	ldr	r3, [pc, #216]	@ (80027a0 <_Z21updateDisplayIfNeededb+0x1ac>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	461a      	mov	r2, r3
 80026cc:	4b35      	ldr	r3, [pc, #212]	@ (80027a4 <_Z21updateDisplayIfNeededb+0x1b0>)
 80026ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80026d2:	4a35      	ldr	r2, [pc, #212]	@ (80027a8 <_Z21updateDisplayIfNeededb+0x1b4>)
 80026d4:	6812      	ldr	r2, [r2, #0]
 80026d6:	2001      	movs	r0, #1
 80026d8:	9004      	str	r0, [sp, #16]
 80026da:	2002      	movs	r0, #2
 80026dc:	9003      	str	r0, [sp, #12]
 80026de:	9202      	str	r2, [sp, #8]
 80026e0:	9301      	str	r3, [sp, #4]
 80026e2:	2300      	movs	r3, #0
 80026e4:	9300      	str	r3, [sp, #0]
 80026e6:	4b33      	ldr	r3, [pc, #204]	@ (80027b4 <_Z21updateDisplayIfNeededb+0x1c0>)
 80026e8:	460a      	mov	r2, r1
 80026ea:	2105      	movs	r1, #5
 80026ec:	482f      	ldr	r0, [pc, #188]	@ (80027ac <_Z21updateDisplayIfNeededb+0x1b8>)
 80026ee:	f002 f953 	bl	8004998 <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh>
    }
    if ((fabsf(currData.humidity - prevData.humidity) > 0.1f && result) || force) {
 80026f2:	4b26      	ldr	r3, [pc, #152]	@ (800278c <_Z21updateDisplayIfNeededb+0x198>)
 80026f4:	ed93 7a01 	vldr	s14, [r3, #4]
 80026f8:	4b25      	ldr	r3, [pc, #148]	@ (8002790 <_Z21updateDisplayIfNeededb+0x19c>)
 80026fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80026fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002702:	eef0 7ae7 	vabs.f32	s15, s15
 8002706:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8002794 <_Z21updateDisplayIfNeededb+0x1a0>
 800270a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800270e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002712:	dd02      	ble.n	800271a <_Z21updateDisplayIfNeededb+0x126>
 8002714:	7bfb      	ldrb	r3, [r7, #15]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d102      	bne.n	8002720 <_Z21updateDisplayIfNeededb+0x12c>
 800271a:	79fb      	ldrb	r3, [r7, #7]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d026      	beq.n	800276e <_Z21updateDisplayIfNeededb+0x17a>
        sprintf(hum_disp, "H:%.1f%%", currData.humidity);
 8002720:	4b1a      	ldr	r3, [pc, #104]	@ (800278c <_Z21updateDisplayIfNeededb+0x198>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	4618      	mov	r0, r3
 8002726:	f7fd ff3f 	bl	80005a8 <__aeabi_f2d>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4923      	ldr	r1, [pc, #140]	@ (80027bc <_Z21updateDisplayIfNeededb+0x1c8>)
 8002730:	4823      	ldr	r0, [pc, #140]	@ (80027c0 <_Z21updateDisplayIfNeededb+0x1cc>)
 8002732:	f00d ff01 	bl	8010538 <siprintf>
        tft.drawTextGenFast(5, start + space_before_next * 2, hum_disp, GC9A01A_BLACK, colors[colorIdx], curr_font, scale, 1);
 8002736:	4b20      	ldr	r3, [pc, #128]	@ (80027b8 <_Z21updateDisplayIfNeededb+0x1c4>)
 8002738:	881b      	ldrh	r3, [r3, #0]
 800273a:	3319      	adds	r3, #25
 800273c:	b29b      	uxth	r3, r3
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	b299      	uxth	r1, r3
 8002742:	4b17      	ldr	r3, [pc, #92]	@ (80027a0 <_Z21updateDisplayIfNeededb+0x1ac>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	461a      	mov	r2, r3
 8002748:	4b16      	ldr	r3, [pc, #88]	@ (80027a4 <_Z21updateDisplayIfNeededb+0x1b0>)
 800274a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800274e:	4a16      	ldr	r2, [pc, #88]	@ (80027a8 <_Z21updateDisplayIfNeededb+0x1b4>)
 8002750:	6812      	ldr	r2, [r2, #0]
 8002752:	2001      	movs	r0, #1
 8002754:	9004      	str	r0, [sp, #16]
 8002756:	2002      	movs	r0, #2
 8002758:	9003      	str	r0, [sp, #12]
 800275a:	9202      	str	r2, [sp, #8]
 800275c:	9301      	str	r3, [sp, #4]
 800275e:	2300      	movs	r3, #0
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	4b17      	ldr	r3, [pc, #92]	@ (80027c0 <_Z21updateDisplayIfNeededb+0x1cc>)
 8002764:	460a      	mov	r2, r1
 8002766:	2105      	movs	r1, #5
 8002768:	4810      	ldr	r0, [pc, #64]	@ (80027ac <_Z21updateDisplayIfNeededb+0x1b8>)
 800276a:	f002 f915 	bl	8004998 <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh>
    }

    if (result) {
 800276e:	7bfb      	ldrb	r3, [r7, #15]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d004      	beq.n	800277e <_Z21updateDisplayIfNeededb+0x18a>
        prevData = currData;
 8002774:	4b06      	ldr	r3, [pc, #24]	@ (8002790 <_Z21updateDisplayIfNeededb+0x19c>)
 8002776:	4a05      	ldr	r2, [pc, #20]	@ (800278c <_Z21updateDisplayIfNeededb+0x198>)
 8002778:	ca07      	ldmia	r2, {r0, r1, r2}
 800277a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    }
}
 800277e:	bf00      	nop
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	20000e10 	.word	0x20000e10
 800278c:	2000000c 	.word	0x2000000c
 8002790:	20000000 	.word	0x20000000
 8002794:	3dcccccd 	.word	0x3dcccccd
 8002798:	0801284c 	.word	0x0801284c
 800279c:	20000288 	.word	0x20000288
 80027a0:	200002ea 	.word	0x200002ea
 80027a4:	08012ff8 	.word	0x08012ff8
 80027a8:	20000018 	.word	0x20000018
 80027ac:	20000260 	.word	0x20000260
 80027b0:	08012858 	.word	0x08012858
 80027b4:	200002a8 	.word	0x200002a8
 80027b8:	200002e8 	.word	0x200002e8
 80027bc:	08012864 	.word	0x08012864
 80027c0:	200002c8 	.word	0x200002c8

080027c4 <_Z17show_weather_datav>:
//        default: return slide1;
//    }
//}


void show_weather_data(){
 80027c4:	b590      	push	{r4, r7, lr}
 80027c6:	b087      	sub	sp, #28
 80027c8:	af02      	add	r7, sp, #8

    tft.fillRect(0, 0, tft.getHeight(), tft.getWidth(), colors[colorIdx]);
 80027ca:	4891      	ldr	r0, [pc, #580]	@ (8002a10 <_Z17show_weather_datav+0x24c>)
 80027cc:	f002 fa00 	bl	8004bd0 <_ZNK7GC9A01A9getHeightEv>
 80027d0:	4603      	mov	r3, r0
 80027d2:	b29c      	uxth	r4, r3
 80027d4:	488e      	ldr	r0, [pc, #568]	@ (8002a10 <_Z17show_weather_datav+0x24c>)
 80027d6:	f002 f9f0 	bl	8004bba <_ZNK7GC9A01A8getWidthEv>
 80027da:	4603      	mov	r3, r0
 80027dc:	b29b      	uxth	r3, r3
 80027de:	4a8d      	ldr	r2, [pc, #564]	@ (8002a14 <_Z17show_weather_datav+0x250>)
 80027e0:	7812      	ldrb	r2, [r2, #0]
 80027e2:	4611      	mov	r1, r2
 80027e4:	4a8c      	ldr	r2, [pc, #560]	@ (8002a18 <_Z17show_weather_datav+0x254>)
 80027e6:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80027ea:	9201      	str	r2, [sp, #4]
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	4623      	mov	r3, r4
 80027f0:	2200      	movs	r2, #0
 80027f2:	2100      	movs	r1, #0
 80027f4:	4886      	ldr	r0, [pc, #536]	@ (8002a10 <_Z17show_weather_datav+0x24c>)
 80027f6:	f001 ff82 	bl	80046fe <_ZN7GC9A01A8fillRectEttttt>

    for(;;)
    {
    	bool colorChanged = false;
 80027fa:	2300      	movs	r3, #0
 80027fc:	73fb      	strb	r3, [r7, #15]
    	uartPrint("Stack remaining in %s task: %u\n", "bme_display_task", uxTaskGetStackHighWaterMark(bmeDisplayTaskHandle));
 80027fe:	4b87      	ldr	r3, [pc, #540]	@ (8002a1c <_Z17show_weather_datav+0x258>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f00b fb32 	bl	800de6c <uxTaskGetStackHighWaterMark>
 8002808:	4603      	mov	r3, r0
 800280a:	461a      	mov	r2, r3
 800280c:	4984      	ldr	r1, [pc, #528]	@ (8002a20 <_Z17show_weather_datav+0x25c>)
 800280e:	4885      	ldr	r0, [pc, #532]	@ (8002a24 <_Z17show_weather_datav+0x260>)
 8002810:	f002 fe2e 	bl	8005470 <uartPrint>
        uint32_t rawValue;
        if (xTaskNotifyWait(0, 0xFFFFFFFF, &rawValue, pdMS_TO_TICKS(waitTime)) == pdTRUE) {
 8002814:	4b84      	ldr	r3, [pc, #528]	@ (8002a28 <_Z17show_weather_datav+0x264>)
 8002816:	881b      	ldrh	r3, [r3, #0]
 8002818:	461a      	mov	r2, r3
 800281a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800281e:	fb02 f303 	mul.w	r3, r2, r3
 8002822:	4a82      	ldr	r2, [pc, #520]	@ (8002a2c <_Z17show_weather_datav+0x268>)
 8002824:	fba2 2303 	umull	r2, r3, r2, r3
 8002828:	099b      	lsrs	r3, r3, #6
 800282a:	1d3a      	adds	r2, r7, #4
 800282c:	f04f 31ff 	mov.w	r1, #4294967295
 8002830:	2000      	movs	r0, #0
 8002832:	f00b fda9 	bl	800e388 <xTaskNotifyWait>
 8002836:	4603      	mov	r3, r0
 8002838:	2b01      	cmp	r3, #1
 800283a:	bf0c      	ite	eq
 800283c:	2301      	moveq	r3, #1
 800283e:	2300      	movne	r3, #0
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 8097 	beq.w	8002976 <_Z17show_weather_datav+0x1b2>
            ButtonEvent event = static_cast<ButtonEvent>(rawValue);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	60bb      	str	r3, [r7, #8]

            switch (event) {
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d003      	beq.n	800285a <_Z17show_weather_datav+0x96>
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d040      	beq.n	80028da <_Z17show_weather_datav+0x116>
 8002858:	e098      	b.n	800298c <_Z17show_weather_datav+0x1c8>
            case ButtonEvent::SHORT_PRESS:
            	if(mode == 0){
 800285a:	4b75      	ldr	r3, [pc, #468]	@ (8002a30 <_Z17show_weather_datav+0x26c>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	2b00      	cmp	r3, #0
 8002860:	f040 8091 	bne.w	8002986 <_Z17show_weather_datav+0x1c2>
                    HAL_UART_Transmit(&huart2, (uint8_t*)"SHORT PRESS\n", 12, HAL_MAX_DELAY);
 8002864:	f04f 33ff 	mov.w	r3, #4294967295
 8002868:	220c      	movs	r2, #12
 800286a:	4972      	ldr	r1, [pc, #456]	@ (8002a34 <_Z17show_weather_datav+0x270>)
 800286c:	4872      	ldr	r0, [pc, #456]	@ (8002a38 <_Z17show_weather_datav+0x274>)
 800286e:	f009 f8ef 	bl	800ba50 <HAL_UART_Transmit>
                    colorIdx = (colorIdx + 1) % (sizeof(colors) / sizeof(colors[0]));
 8002872:	4b68      	ldr	r3, [pc, #416]	@ (8002a14 <_Z17show_weather_datav+0x250>)
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	3301      	adds	r3, #1
 8002878:	4619      	mov	r1, r3
 800287a:	4b70      	ldr	r3, [pc, #448]	@ (8002a3c <_Z17show_weather_datav+0x278>)
 800287c:	fba3 2301 	umull	r2, r3, r3, r1
 8002880:	08da      	lsrs	r2, r3, #3
 8002882:	4613      	mov	r3, r2
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	4413      	add	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	1aca      	subs	r2, r1, r3
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	4b61      	ldr	r3, [pc, #388]	@ (8002a14 <_Z17show_weather_datav+0x250>)
 8002890:	701a      	strb	r2, [r3, #0]
                    tft.fillRect(0, 0, tft.getHeight(), tft.getWidth(), colors[colorIdx]);
 8002892:	485f      	ldr	r0, [pc, #380]	@ (8002a10 <_Z17show_weather_datav+0x24c>)
 8002894:	f002 f99c 	bl	8004bd0 <_ZNK7GC9A01A9getHeightEv>
 8002898:	4603      	mov	r3, r0
 800289a:	b29c      	uxth	r4, r3
 800289c:	485c      	ldr	r0, [pc, #368]	@ (8002a10 <_Z17show_weather_datav+0x24c>)
 800289e:	f002 f98c 	bl	8004bba <_ZNK7GC9A01A8getWidthEv>
 80028a2:	4603      	mov	r3, r0
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	4a5b      	ldr	r2, [pc, #364]	@ (8002a14 <_Z17show_weather_datav+0x250>)
 80028a8:	7812      	ldrb	r2, [r2, #0]
 80028aa:	4611      	mov	r1, r2
 80028ac:	4a5a      	ldr	r2, [pc, #360]	@ (8002a18 <_Z17show_weather_datav+0x254>)
 80028ae:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80028b2:	9201      	str	r2, [sp, #4]
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	4623      	mov	r3, r4
 80028b8:	2200      	movs	r2, #0
 80028ba:	2100      	movs	r1, #0
 80028bc:	4854      	ldr	r0, [pc, #336]	@ (8002a10 <_Z17show_weather_datav+0x24c>)
 80028be:	f001 ff1e 	bl	80046fe <_ZN7GC9A01A8fillRectEttttt>
                    colorChanged = true;
 80028c2:	2301      	movs	r3, #1
 80028c4:	73fb      	strb	r3, [r7, #15]
                    updateDisplayIfNeeded(colorChanged);
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff fe93 	bl	80025f4 <_Z21updateDisplayIfNeededb>
                    lastWriteTick = xTaskGetTickCount();
 80028ce:	f00a ffc7 	bl	800d860 <xTaskGetTickCount>
 80028d2:	4603      	mov	r3, r0
 80028d4:	4a5a      	ldr	r2, [pc, #360]	@ (8002a40 <_Z17show_weather_datav+0x27c>)
 80028d6:	6013      	str	r3, [r2, #0]
            	}
            	break;
 80028d8:	e055      	b.n	8002986 <_Z17show_weather_datav+0x1c2>
            case ButtonEvent::LONG_PRESS:
                HAL_UART_Transmit(&huart2, (uint8_t*)"LONG PRESS\n", 11, HAL_MAX_DELAY);
 80028da:	f04f 33ff 	mov.w	r3, #4294967295
 80028de:	220b      	movs	r2, #11
 80028e0:	4958      	ldr	r1, [pc, #352]	@ (8002a44 <_Z17show_weather_datav+0x280>)
 80028e2:	4855      	ldr	r0, [pc, #340]	@ (8002a38 <_Z17show_weather_datav+0x274>)
 80028e4:	f009 f8b4 	bl	800ba50 <HAL_UART_Transmit>
                mode = !mode;
 80028e8:	4b51      	ldr	r3, [pc, #324]	@ (8002a30 <_Z17show_weather_datav+0x26c>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	bf0c      	ite	eq
 80028f0:	2301      	moveq	r3, #1
 80028f2:	2300      	movne	r3, #0
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	461a      	mov	r2, r3
 80028f8:	4b4d      	ldr	r3, [pc, #308]	@ (8002a30 <_Z17show_weather_datav+0x26c>)
 80028fa:	701a      	strb	r2, [r3, #0]
            	if(mode == 1){
 80028fc:	4b4c      	ldr	r3, [pc, #304]	@ (8002a30 <_Z17show_weather_datav+0x26c>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d114      	bne.n	800292e <_Z17show_weather_datav+0x16a>
            		waitTime = pdMS_TO_TICKS(10000);
 8002904:	4b48      	ldr	r3, [pc, #288]	@ (8002a28 <_Z17show_weather_datav+0x264>)
 8002906:	f242 7210 	movw	r2, #10000	@ 0x2710
 800290a:	801a      	strh	r2, [r3, #0]
            		uartPrint("Free heap: %u\n", xPortGetFreeHeapSize());
 800290c:	f00c fae0 	bl	800eed0 <xPortGetFreeHeapSize>
 8002910:	4603      	mov	r3, r0
 8002912:	4619      	mov	r1, r3
 8002914:	484c      	ldr	r0, [pc, #304]	@ (8002a48 <_Z17show_weather_datav+0x284>)
 8002916:	f002 fdab 	bl	8005470 <uartPrint>
            		uartPrint("Stack remaining in %s task: %u\n", "bme_display_task", uxTaskGetStackHighWaterMark(nullptr));
 800291a:	2000      	movs	r0, #0
 800291c:	f00b faa6 	bl	800de6c <uxTaskGetStackHighWaterMark>
 8002920:	4603      	mov	r3, r0
 8002922:	461a      	mov	r2, r3
 8002924:	493e      	ldr	r1, [pc, #248]	@ (8002a20 <_Z17show_weather_datav+0x25c>)
 8002926:	483f      	ldr	r0, [pc, #252]	@ (8002a24 <_Z17show_weather_datav+0x260>)
 8002928:	f002 fda2 	bl	8005470 <uartPrint>
            	}else if(mode == 0){
            		waitTime = pdMS_TO_TICKS(5000);
            		tft.fillRect(0, 0, tft.getHeight(), tft.getWidth(), colors[colorIdx]);
            		updateDisplayIfNeeded(true);
            	}
                break;
 800292c:	e02d      	b.n	800298a <_Z17show_weather_datav+0x1c6>
            	}else if(mode == 0){
 800292e:	4b40      	ldr	r3, [pc, #256]	@ (8002a30 <_Z17show_weather_datav+0x26c>)
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d129      	bne.n	800298a <_Z17show_weather_datav+0x1c6>
            		waitTime = pdMS_TO_TICKS(5000);
 8002936:	4b3c      	ldr	r3, [pc, #240]	@ (8002a28 <_Z17show_weather_datav+0x264>)
 8002938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800293c:	801a      	strh	r2, [r3, #0]
            		tft.fillRect(0, 0, tft.getHeight(), tft.getWidth(), colors[colorIdx]);
 800293e:	4834      	ldr	r0, [pc, #208]	@ (8002a10 <_Z17show_weather_datav+0x24c>)
 8002940:	f002 f946 	bl	8004bd0 <_ZNK7GC9A01A9getHeightEv>
 8002944:	4603      	mov	r3, r0
 8002946:	b29c      	uxth	r4, r3
 8002948:	4831      	ldr	r0, [pc, #196]	@ (8002a10 <_Z17show_weather_datav+0x24c>)
 800294a:	f002 f936 	bl	8004bba <_ZNK7GC9A01A8getWidthEv>
 800294e:	4603      	mov	r3, r0
 8002950:	b29b      	uxth	r3, r3
 8002952:	4a30      	ldr	r2, [pc, #192]	@ (8002a14 <_Z17show_weather_datav+0x250>)
 8002954:	7812      	ldrb	r2, [r2, #0]
 8002956:	4611      	mov	r1, r2
 8002958:	4a2f      	ldr	r2, [pc, #188]	@ (8002a18 <_Z17show_weather_datav+0x254>)
 800295a:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800295e:	9201      	str	r2, [sp, #4]
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	4623      	mov	r3, r4
 8002964:	2200      	movs	r2, #0
 8002966:	2100      	movs	r1, #0
 8002968:	4829      	ldr	r0, [pc, #164]	@ (8002a10 <_Z17show_weather_datav+0x24c>)
 800296a:	f001 fec8 	bl	80046fe <_ZN7GC9A01A8fillRectEttttt>
            		updateDisplayIfNeeded(true);
 800296e:	2001      	movs	r0, #1
 8002970:	f7ff fe40 	bl	80025f4 <_Z21updateDisplayIfNeededb>
                break;
 8002974:	e009      	b.n	800298a <_Z17show_weather_datav+0x1c6>
            }
        }else{
        	if(mode == 0){
 8002976:	4b2e      	ldr	r3, [pc, #184]	@ (8002a30 <_Z17show_weather_datav+0x26c>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d106      	bne.n	800298c <_Z17show_weather_datav+0x1c8>
        		updateDisplayIfNeeded(false);
 800297e:	2000      	movs	r0, #0
 8002980:	f7ff fe38 	bl	80025f4 <_Z21updateDisplayIfNeededb>
 8002984:	e002      	b.n	800298c <_Z17show_weather_datav+0x1c8>
            	break;
 8002986:	bf00      	nop
 8002988:	e000      	b.n	800298c <_Z17show_weather_datav+0x1c8>
                break;
 800298a:	bf00      	nop
        		//slideIdx = (slideIdx + 1) % SLIDE_COUNT;
        		//tft.drawBitmapDMA(getSlideByIndex(slideIdx));
        	}
        }

		if(xTaskGetTickCount() - lastWriteTick > pdMS_TO_TICKS(1 * 60 * 1000)){
 800298c:	f00a ff68 	bl	800d860 <xTaskGetTickCount>
 8002990:	4602      	mov	r2, r0
 8002992:	4b2b      	ldr	r3, [pc, #172]	@ (8002a40 <_Z17show_weather_datav+0x27c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800299c:	4293      	cmp	r3, r2
 800299e:	bf8c      	ite	hi
 80029a0:	2301      	movhi	r3, #1
 80029a2:	2300      	movls	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d01e      	beq.n	80029e8 <_Z17show_weather_datav+0x224>
			if(colorIdx != lastSavedColorIdx){
 80029aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002a14 <_Z17show_weather_datav+0x250>)
 80029ac:	781a      	ldrb	r2, [r3, #0]
 80029ae:	4b27      	ldr	r3, [pc, #156]	@ (8002a4c <_Z17show_weather_datav+0x288>)
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d018      	beq.n	80029e8 <_Z17show_weather_datav+0x224>
				uartPrint("Tick: %lu, ColorIdx: %u, LastSaved: %u\n", xTaskGetTickCount(), colorIdx, lastSavedColorIdx);
 80029b6:	f00a ff53 	bl	800d860 <xTaskGetTickCount>
 80029ba:	4601      	mov	r1, r0
 80029bc:	4b15      	ldr	r3, [pc, #84]	@ (8002a14 <_Z17show_weather_datav+0x250>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	461a      	mov	r2, r3
 80029c2:	4b22      	ldr	r3, [pc, #136]	@ (8002a4c <_Z17show_weather_datav+0x288>)
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	4822      	ldr	r0, [pc, #136]	@ (8002a50 <_Z17show_weather_datav+0x28c>)
 80029c8:	f002 fd52 	bl	8005470 <uartPrint>
				SaveColorIdx(colorIdx);
 80029cc:	4b11      	ldr	r3, [pc, #68]	@ (8002a14 <_Z17show_weather_datav+0x250>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff fd43 	bl	800245c <_Z12SaveColorIdxh>
				lastSavedColorIdx = colorIdx;
 80029d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002a14 <_Z17show_weather_datav+0x250>)
 80029d8:	781a      	ldrb	r2, [r3, #0]
 80029da:	4b1c      	ldr	r3, [pc, #112]	@ (8002a4c <_Z17show_weather_datav+0x288>)
 80029dc:	701a      	strb	r2, [r3, #0]
				lastWriteTick = xTaskGetTickCount();
 80029de:	f00a ff3f 	bl	800d860 <xTaskGetTickCount>
 80029e2:	4603      	mov	r3, r0
 80029e4:	4a16      	ldr	r2, [pc, #88]	@ (8002a40 <_Z17show_weather_datav+0x27c>)
 80029e6:	6013      	str	r3, [r2, #0]
			}

		}
		if (tim2_fired) {
 80029e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a54 <_Z17show_weather_datav+0x290>)
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d005      	beq.n	80029fe <_Z17show_weather_datav+0x23a>
		    tim2_fired = false;
 80029f2:	4b18      	ldr	r3, [pc, #96]	@ (8002a54 <_Z17show_weather_datav+0x290>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	701a      	strb	r2, [r3, #0]
		    //tft.drawBitmapFromFlashNoDMA(slide1,240,240);
		    uartPrint("TIM2 interrupt fired!\n");
 80029f8:	4817      	ldr	r0, [pc, #92]	@ (8002a58 <_Z17show_weather_datav+0x294>)
 80029fa:	f002 fd39 	bl	8005470 <uartPrint>
		}
		WatchdogManager::instance().notifyAlive("DisplayTask");
 80029fe:	f004 fd77 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 8002a02:	4603      	mov	r3, r0
 8002a04:	4915      	ldr	r1, [pc, #84]	@ (8002a5c <_Z17show_weather_datav+0x298>)
 8002a06:	4618      	mov	r0, r3
 8002a08:	f004 fdc6 	bl	8007598 <_ZN15WatchdogManager11notifyAliveEPKc>
		//uartPrint("Free heap on startup: %lu bytes\n", xPortGetFreeHeapSize());


    }
 8002a0c:	e6f5      	b.n	80027fa <_Z17show_weather_datav+0x36>
 8002a0e:	bf00      	nop
 8002a10:	20000260 	.word	0x20000260
 8002a14:	200002ea 	.word	0x200002ea
 8002a18:	08012ff8 	.word	0x08012ff8
 8002a1c:	20000dfc 	.word	0x20000dfc
 8002a20:	08012870 	.word	0x08012870
 8002a24:	08012884 	.word	0x08012884
 8002a28:	2000001c 	.word	0x2000001c
 8002a2c:	10624dd3 	.word	0x10624dd3
 8002a30:	200002f0 	.word	0x200002f0
 8002a34:	080128a4 	.word	0x080128a4
 8002a38:	20000fa8 	.word	0x20000fa8
 8002a3c:	aaaaaaab 	.word	0xaaaaaaab
 8002a40:	200002ec 	.word	0x200002ec
 8002a44:	080128b4 	.word	0x080128b4
 8002a48:	080128c0 	.word	0x080128c0
 8002a4c:	200002eb 	.word	0x200002eb
 8002a50:	080128d0 	.word	0x080128d0
 8002a54:	20000de8 	.word	0x20000de8
 8002a58:	080128f8 	.word	0x080128f8
 8002a5c:	08012828 	.word	0x08012828

08002a60 <_Z16BME_Display_TaskPv>:
}


void BME_Display_Task(void *argument)
{        // Czeka na powiadomienie z ISR (przycisk)
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
	lcd_init(logo_thaleo_1bit);
 8002a68:	4804      	ldr	r0, [pc, #16]	@ (8002a7c <_Z16BME_Display_TaskPv+0x1c>)
 8002a6a:	f7ff fd5f 	bl	800252c <_Z8lcd_initPKh>
	show_weather_data();
 8002a6e:	f7ff fea9 	bl	80027c4 <_Z17show_weather_datav>
}
 8002a72:	bf00      	nop
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	080137c4 	.word	0x080137c4

08002a80 <_Z41__static_initialization_and_destruction_0v>:
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af06      	add	r7, sp, #24
                   GPIOA, GPIO_PIN_9); // RST
 8002a86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a8a:	9305      	str	r3, [sp, #20]
 8002a8c:	4b16      	ldr	r3, [pc, #88]	@ (8002ae8 <_Z41__static_initialization_and_destruction_0v+0x68>)
 8002a8e:	9304      	str	r3, [sp, #16]
 8002a90:	2300      	movs	r3, #0
 8002a92:	9303      	str	r3, [sp, #12]
 8002a94:	2300      	movs	r3, #0
 8002a96:	9302      	str	r3, [sp, #8]
 8002a98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a9c:	9301      	str	r3, [sp, #4]
 8002a9e:	4b12      	ldr	r3, [pc, #72]	@ (8002ae8 <_Z41__static_initialization_and_destruction_0v+0x68>)
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	2380      	movs	r3, #128	@ 0x80
 8002aa4:	4a11      	ldr	r2, [pc, #68]	@ (8002aec <_Z41__static_initialization_and_destruction_0v+0x6c>)
 8002aa6:	4912      	ldr	r1, [pc, #72]	@ (8002af0 <_Z41__static_initialization_and_destruction_0v+0x70>)
 8002aa8:	4812      	ldr	r0, [pc, #72]	@ (8002af4 <_Z41__static_initialization_and_destruction_0v+0x74>)
 8002aaa:	f001 fce1 	bl	8004470 <_ZN7GC9A01AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDefmS3_mS3_mS3_m>
static const uint16_t space_before_next = (tft.getHeight() - 2 * start - scale * curr_font->height * 3) / 2 + scale * curr_font->height;
 8002aae:	4811      	ldr	r0, [pc, #68]	@ (8002af4 <_Z41__static_initialization_and_destruction_0v+0x74>)
 8002ab0:	f002 f88e 	bl	8004bd0 <_ZNK7GC9A01A9getHeightEv>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	4b10      	ldr	r3, [pc, #64]	@ (8002af8 <_Z41__static_initialization_and_destruction_0v+0x78>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	7a5b      	ldrb	r3, [r3, #9]
 8002abc:	4619      	mov	r1, r3
 8002abe:	460b      	mov	r3, r1
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	440b      	add	r3, r1
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	3b64      	subs	r3, #100	@ 0x64
 8002aca:	085b      	lsrs	r3, r3, #1
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	4b0a      	ldr	r3, [pc, #40]	@ (8002af8 <_Z41__static_initialization_and_destruction_0v+0x78>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	7a5b      	ldrb	r3, [r3, #9]
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	4413      	add	r3, r2
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	4b07      	ldr	r3, [pc, #28]	@ (8002afc <_Z41__static_initialization_and_destruction_0v+0x7c>)
 8002ade:	801a      	strh	r2, [r3, #0]
}
 8002ae0:	bf00      	nop
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	40020000 	.word	0x40020000
 8002aec:	40020800 	.word	0x40020800
 8002af0:	20000e14 	.word	0x20000e14
 8002af4:	20000260 	.word	0x20000260
 8002af8:	20000018 	.word	0x20000018
 8002afc:	200002e8 	.word	0x200002e8

08002b00 <_GLOBAL__sub_I_tft>:
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	f7ff ffbc 	bl	8002a80 <_Z41__static_initialization_and_destruction_0v>
 8002b08:	bd80      	pop	{r7, pc}
	...

08002b0c <Delay_us>:
#include "tim.h"

#include "delays.h"

void Delay_us(uint16_t us)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	80fb      	strh	r3, [r7, #6]
	htim3.Instance->CNT = 0;
 8002b16:	4b09      	ldr	r3, [pc, #36]	@ (8002b3c <Delay_us+0x30>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	625a      	str	r2, [r3, #36]	@ 0x24
	while(htim3.Instance->CNT <= us);
 8002b1e:	bf00      	nop
 8002b20:	4b06      	ldr	r3, [pc, #24]	@ (8002b3c <Delay_us+0x30>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b26:	88fb      	ldrh	r3, [r7, #6]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d9f9      	bls.n	8002b20 <Delay_us+0x14>
}
 8002b2c:	bf00      	nop
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	20000f60 	.word	0x20000f60

08002b40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	607b      	str	r3, [r7, #4]
 8002b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b7c <MX_DMA_Init+0x3c>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4e:	4a0b      	ldr	r2, [pc, #44]	@ (8002b7c <MX_DMA_Init+0x3c>)
 8002b50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b56:	4b09      	ldr	r3, [pc, #36]	@ (8002b7c <MX_DMA_Init+0x3c>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b5e:	607b      	str	r3, [r7, #4]
 8002b60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8002b62:	2200      	movs	r2, #0
 8002b64:	2105      	movs	r1, #5
 8002b66:	203b      	movs	r0, #59	@ 0x3b
 8002b68:	f004 ff48 	bl	80079fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002b6c:	203b      	movs	r0, #59	@ 0x3b
 8002b6e:	f004 ff61 	bl	8007a34 <HAL_NVIC_EnableIRQ>

}
 8002b72:	bf00      	nop
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	40023800 	.word	0x40023800

08002b80 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b08a      	sub	sp, #40	@ 0x28
 8002b84:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8002b86:	2306      	movs	r3, #6
 8002b88:	847b      	strh	r3, [r7, #34]	@ 0x22
 8002b8a:	2306      	movs	r3, #6
 8002b8c:	843b      	strh	r3, [r7, #32]
  uint16_t VarIdx = 0;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8002b92:	2300      	movs	r3, #0
 8002b94:	83fb      	strh	r3, [r7, #30]
 8002b96:	2300      	movs	r3, #0
 8002b98:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 8002b9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b9e:	84bb      	strh	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef pEraseInit;


  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002ba4:	4ba1      	ldr	r3, [pc, #644]	@ (8002e2c <EE_Init+0x2ac>)
 8002ba6:	881b      	ldrh	r3, [r3, #0]
 8002ba8:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002baa:	4ba1      	ldr	r3, [pc, #644]	@ (8002e30 <EE_Init+0x2b0>)
 8002bac:	881b      	ldrh	r3, [r3, #0]
 8002bae:	843b      	strh	r3, [r7, #32]

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	603b      	str	r3, [r7, #0]
  pEraseInit.Sector = PAGE0_ID;
 8002bb4:	2306      	movs	r3, #6
 8002bb6:	60bb      	str	r3, [r7, #8]
  pEraseInit.NbSectors = 1;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	60fb      	str	r3, [r7, #12]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	613b      	str	r3, [r7, #16]
  
  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 8002bc0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002bc2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d00b      	beq.n	8002be2 <EE_Init+0x62>
 8002bca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bce:	f280 8196 	bge.w	8002efe <EE_Init+0x37e>
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f000 80f8 	beq.w	8002dc8 <EE_Init+0x248>
 8002bd8:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d050      	beq.n	8002c82 <EE_Init+0x102>
 8002be0:	e18d      	b.n	8002efe <EE_Init+0x37e>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 8002be2:	8c3b      	ldrh	r3, [r7, #32]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d116      	bne.n	8002c16 <EE_Init+0x96>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8002be8:	4890      	ldr	r0, [pc, #576]	@ (8002e2c <EE_Init+0x2ac>)
 8002bea:	f000 f9a9 	bl	8002f40 <EE_VerifyPageFullyErased>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f040 818e 	bne.w	8002f12 <EE_Init+0x392>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8002bf6:	f107 0214 	add.w	r2, r7, #20
 8002bfa:	463b      	mov	r3, r7
 8002bfc:	4611      	mov	r1, r2
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f005 fc5c 	bl	80084bc <HAL_FLASHEx_Erase>
 8002c04:	4603      	mov	r3, r0
 8002c06:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8002c08:	7efb      	ldrb	r3, [r7, #27]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 8181 	beq.w	8002f12 <EE_Init+0x392>
          {
            return FlashStatus;
 8002c10:	7efb      	ldrb	r3, [r7, #27]
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	e185      	b.n	8002f22 <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 8002c16:	8c3b      	ldrh	r3, [r7, #32]
 8002c18:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d125      	bne.n	8002c6c <EE_Init+0xec>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8002c20:	4882      	ldr	r0, [pc, #520]	@ (8002e2c <EE_Init+0x2ac>)
 8002c22:	f000 f98d 	bl	8002f40 <EE_VerifyPageFullyErased>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10e      	bne.n	8002c4a <EE_Init+0xca>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8002c2c:	f107 0214 	add.w	r2, r7, #20
 8002c30:	463b      	mov	r3, r7
 8002c32:	4611      	mov	r1, r2
 8002c34:	4618      	mov	r0, r3
 8002c36:	f005 fc41 	bl	80084bc <HAL_FLASHEx_Erase>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8002c3e:	7efb      	ldrb	r3, [r7, #27]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d002      	beq.n	8002c4a <EE_Init+0xca>
          {
            return FlashStatus;
 8002c44:	7efb      	ldrb	r3, [r7, #27]
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	e16b      	b.n	8002f22 <EE_Init+0x3a2>
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8002c4a:	f04f 0200 	mov.w	r2, #0
 8002c4e:	f04f 0300 	mov.w	r3, #0
 8002c52:	4977      	ldr	r1, [pc, #476]	@ (8002e30 <EE_Init+0x2b0>)
 8002c54:	2001      	movs	r0, #1
 8002c56:	f005 fa6b 	bl	8008130 <HAL_FLASH_Program>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8002c5e:	7efb      	ldrb	r3, [r7, #27]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f000 8156 	beq.w	8002f12 <EE_Init+0x392>
        {
          return FlashStatus;
 8002c66:	7efb      	ldrb	r3, [r7, #27]
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	e15a      	b.n	8002f22 <EE_Init+0x3a2>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8002c6c:	f000 f9fe 	bl	800306c <EE_Format>
 8002c70:	4603      	mov	r3, r0
 8002c72:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8002c74:	7efb      	ldrb	r3, [r7, #27]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f000 814b 	beq.w	8002f12 <EE_Init+0x392>
        {
          return FlashStatus;
 8002c7c:	7efb      	ldrb	r3, [r7, #27]
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	e14f      	b.n	8002f22 <EE_Init+0x3a2>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8002c82:	8c3b      	ldrh	r3, [r7, #32]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d163      	bne.n	8002d50 <EE_Init+0x1d0>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8002c88:	2300      	movs	r3, #0
 8002c8a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002c8c:	e030      	b.n	8002cf0 <EE_Init+0x170>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8002c8e:	4b69      	ldr	r3, [pc, #420]	@ (8002e34 <EE_Init+0x2b4>)
 8002c90:	881b      	ldrh	r3, [r3, #0]
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002c96:	4968      	ldr	r1, [pc, #416]	@ (8002e38 <EE_Init+0x2b8>)
 8002c98:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d101      	bne.n	8002ca4 <EE_Init+0x124>
          {
            x = VarIdx;
 8002ca0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002ca2:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (VarIdx != x)
 8002ca4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002ca6:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d01d      	beq.n	8002cea <EE_Init+0x16a>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8002cae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002cb0:	4a61      	ldr	r2, [pc, #388]	@ (8002e38 <EE_Init+0x2b8>)
 8002cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cb6:	4961      	ldr	r1, [pc, #388]	@ (8002e3c <EE_Init+0x2bc>)
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f000 f96b 	bl	8002f94 <EE_ReadVariable>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8002cc2:	8bbb      	ldrh	r3, [r7, #28]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d010      	beq.n	8002cea <EE_Init+0x16a>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8002cc8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002cca:	4a5b      	ldr	r2, [pc, #364]	@ (8002e38 <EE_Init+0x2b8>)
 8002ccc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cd0:	4a5a      	ldr	r2, [pc, #360]	@ (8002e3c <EE_Init+0x2bc>)
 8002cd2:	8812      	ldrh	r2, [r2, #0]
 8002cd4:	4611      	mov	r1, r2
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 fa60 	bl	800319c <EE_VerifyPageFullWriteVariable>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8002ce0:	8bfb      	ldrh	r3, [r7, #30]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <EE_Init+0x16a>
              {
                return EepromStatus;
 8002ce6:	8bfb      	ldrh	r3, [r7, #30]
 8002ce8:	e11b      	b.n	8002f22 <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8002cea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002cec:	3301      	adds	r3, #1
 8002cee:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002cf0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d0cb      	beq.n	8002c8e <EE_Init+0x10e>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8002cf6:	f04f 0200 	mov.w	r2, #0
 8002cfa:	f04f 0300 	mov.w	r3, #0
 8002cfe:	494b      	ldr	r1, [pc, #300]	@ (8002e2c <EE_Init+0x2ac>)
 8002d00:	2001      	movs	r0, #1
 8002d02:	f005 fa15 	bl	8008130 <HAL_FLASH_Program>
 8002d06:	4603      	mov	r3, r0
 8002d08:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8002d0a:	7efb      	ldrb	r3, [r7, #27]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d002      	beq.n	8002d16 <EE_Init+0x196>
        {
          return FlashStatus;
 8002d10:	7efb      	ldrb	r3, [r7, #27]
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	e105      	b.n	8002f22 <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE1_ID;
 8002d16:	2307      	movs	r3, #7
 8002d18:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8002d1e:	2302      	movs	r3, #2
 8002d20:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8002d22:	4843      	ldr	r0, [pc, #268]	@ (8002e30 <EE_Init+0x2b0>)
 8002d24:	f000 f90c 	bl	8002f40 <EE_VerifyPageFullyErased>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f040 80f3 	bne.w	8002f16 <EE_Init+0x396>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8002d30:	f107 0214 	add.w	r2, r7, #20
 8002d34:	463b      	mov	r3, r7
 8002d36:	4611      	mov	r1, r2
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f005 fbbf 	bl	80084bc <HAL_FLASHEx_Erase>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8002d42:	7efb      	ldrb	r3, [r7, #27]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	f000 80e6 	beq.w	8002f16 <EE_Init+0x396>
          {
            return FlashStatus;
 8002d4a:	7efb      	ldrb	r3, [r7, #27]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	e0e8      	b.n	8002f22 <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 8002d50:	8c3b      	ldrh	r3, [r7, #32]
 8002d52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d12b      	bne.n	8002db2 <EE_Init+0x232>
      {
        pEraseInit.Sector = PAGE1_ID;
 8002d5a:	2307      	movs	r3, #7
 8002d5c:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8002d62:	2302      	movs	r3, #2
 8002d64:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8002d66:	4832      	ldr	r0, [pc, #200]	@ (8002e30 <EE_Init+0x2b0>)
 8002d68:	f000 f8ea 	bl	8002f40 <EE_VerifyPageFullyErased>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d10e      	bne.n	8002d90 <EE_Init+0x210>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8002d72:	f107 0214 	add.w	r2, r7, #20
 8002d76:	463b      	mov	r3, r7
 8002d78:	4611      	mov	r1, r2
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f005 fb9e 	bl	80084bc <HAL_FLASHEx_Erase>
 8002d80:	4603      	mov	r3, r0
 8002d82:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8002d84:	7efb      	ldrb	r3, [r7, #27]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d002      	beq.n	8002d90 <EE_Init+0x210>
          {
            return FlashStatus;
 8002d8a:	7efb      	ldrb	r3, [r7, #27]
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	e0c8      	b.n	8002f22 <EE_Init+0x3a2>
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8002d90:	f04f 0200 	mov.w	r2, #0
 8002d94:	f04f 0300 	mov.w	r3, #0
 8002d98:	4924      	ldr	r1, [pc, #144]	@ (8002e2c <EE_Init+0x2ac>)
 8002d9a:	2001      	movs	r0, #1
 8002d9c:	f005 f9c8 	bl	8008130 <HAL_FLASH_Program>
 8002da0:	4603      	mov	r3, r0
 8002da2:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8002da4:	7efb      	ldrb	r3, [r7, #27]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	f000 80b5 	beq.w	8002f16 <EE_Init+0x396>
        {
          return FlashStatus;
 8002dac:	7efb      	ldrb	r3, [r7, #27]
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	e0b7      	b.n	8002f22 <EE_Init+0x3a2>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8002db2:	f000 f95b 	bl	800306c <EE_Format>
 8002db6:	4603      	mov	r3, r0
 8002db8:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8002dba:	7efb      	ldrb	r3, [r7, #27]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 80aa 	beq.w	8002f16 <EE_Init+0x396>
        {
          return FlashStatus;
 8002dc2:	7efb      	ldrb	r3, [r7, #27]
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	e0ac      	b.n	8002f22 <EE_Init+0x3a2>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8002dc8:	8c3b      	ldrh	r3, [r7, #32]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10a      	bne.n	8002de4 <EE_Init+0x264>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8002dce:	f000 f94d 	bl	800306c <EE_Format>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8002dd6:	7efb      	ldrb	r3, [r7, #27]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 809e 	beq.w	8002f1a <EE_Init+0x39a>
        {
          return FlashStatus;
 8002dde:	7efb      	ldrb	r3, [r7, #27]
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	e09e      	b.n	8002f22 <EE_Init+0x3a2>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 8002de4:	8c3b      	ldrh	r3, [r7, #32]
 8002de6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d11b      	bne.n	8002e26 <EE_Init+0x2a6>
      {
        pEraseInit.Sector = PAGE1_ID;
 8002dee:	2307      	movs	r3, #7
 8002df0:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8002df2:	2301      	movs	r3, #1
 8002df4:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8002df6:	2302      	movs	r3, #2
 8002df8:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8002dfa:	480d      	ldr	r0, [pc, #52]	@ (8002e30 <EE_Init+0x2b0>)
 8002dfc:	f000 f8a0 	bl	8002f40 <EE_VerifyPageFullyErased>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f040 8089 	bne.w	8002f1a <EE_Init+0x39a>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8002e08:	f107 0214 	add.w	r2, r7, #20
 8002e0c:	463b      	mov	r3, r7
 8002e0e:	4611      	mov	r1, r2
 8002e10:	4618      	mov	r0, r3
 8002e12:	f005 fb53 	bl	80084bc <HAL_FLASHEx_Erase>
 8002e16:	4603      	mov	r3, r0
 8002e18:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8002e1a:	7efb      	ldrb	r3, [r7, #27]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d07c      	beq.n	8002f1a <EE_Init+0x39a>
          {
            return FlashStatus;
 8002e20:	7efb      	ldrb	r3, [r7, #27]
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	e07d      	b.n	8002f22 <EE_Init+0x3a2>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8002e26:	2300      	movs	r3, #0
 8002e28:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002e2a:	e03a      	b.n	8002ea2 <EE_Init+0x322>
 8002e2c:	08040000 	.word	0x08040000
 8002e30:	08044000 	.word	0x08044000
 8002e34:	08040006 	.word	0x08040006
 8002e38:	20000020 	.word	0x20000020
 8002e3c:	200002f2 	.word	0x200002f2
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8002e40:	4b3a      	ldr	r3, [pc, #232]	@ (8002f2c <EE_Init+0x3ac>)
 8002e42:	881b      	ldrh	r3, [r3, #0]
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002e48:	4939      	ldr	r1, [pc, #228]	@ (8002f30 <EE_Init+0x3b0>)
 8002e4a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d101      	bne.n	8002e56 <EE_Init+0x2d6>
          {
            x = VarIdx;
 8002e52:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002e54:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (VarIdx != x)
 8002e56:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002e58:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d01d      	beq.n	8002e9c <EE_Init+0x31c>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8002e60:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002e62:	4a33      	ldr	r2, [pc, #204]	@ (8002f30 <EE_Init+0x3b0>)
 8002e64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e68:	4932      	ldr	r1, [pc, #200]	@ (8002f34 <EE_Init+0x3b4>)
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f000 f892 	bl	8002f94 <EE_ReadVariable>
 8002e70:	4603      	mov	r3, r0
 8002e72:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8002e74:	8bbb      	ldrh	r3, [r7, #28]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d010      	beq.n	8002e9c <EE_Init+0x31c>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8002e7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002e7c:	4a2c      	ldr	r2, [pc, #176]	@ (8002f30 <EE_Init+0x3b0>)
 8002e7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e82:	4a2c      	ldr	r2, [pc, #176]	@ (8002f34 <EE_Init+0x3b4>)
 8002e84:	8812      	ldrh	r2, [r2, #0]
 8002e86:	4611      	mov	r1, r2
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f000 f987 	bl	800319c <EE_VerifyPageFullWriteVariable>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8002e92:	8bfb      	ldrh	r3, [r7, #30]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <EE_Init+0x31c>
              {
                return EepromStatus;
 8002e98:	8bfb      	ldrh	r3, [r7, #30]
 8002e9a:	e042      	b.n	8002f22 <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8002e9c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002ea2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0cb      	beq.n	8002e40 <EE_Init+0x2c0>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);        
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	f04f 0300 	mov.w	r3, #0
 8002eb0:	4921      	ldr	r1, [pc, #132]	@ (8002f38 <EE_Init+0x3b8>)
 8002eb2:	2001      	movs	r0, #1
 8002eb4:	f005 f93c 	bl	8008130 <HAL_FLASH_Program>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8002ebc:	7efb      	ldrb	r3, [r7, #27]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d002      	beq.n	8002ec8 <EE_Init+0x348>
        {
          return FlashStatus;
 8002ec2:	7efb      	ldrb	r3, [r7, #27]
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	e02c      	b.n	8002f22 <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE0_ID;
 8002ec8:	2306      	movs	r3, #6
 8002eca:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8002ed4:	4819      	ldr	r0, [pc, #100]	@ (8002f3c <EE_Init+0x3bc>)
 8002ed6:	f000 f833 	bl	8002f40 <EE_VerifyPageFullyErased>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d11c      	bne.n	8002f1a <EE_Init+0x39a>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8002ee0:	f107 0214 	add.w	r2, r7, #20
 8002ee4:	463b      	mov	r3, r7
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f005 fae7 	bl	80084bc <HAL_FLASHEx_Erase>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8002ef2:	7efb      	ldrb	r3, [r7, #27]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d010      	beq.n	8002f1a <EE_Init+0x39a>
          {
            return FlashStatus;
 8002ef8:	7efb      	ldrb	r3, [r7, #27]
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	e011      	b.n	8002f22 <EE_Init+0x3a2>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8002efe:	f000 f8b5 	bl	800306c <EE_Format>
 8002f02:	4603      	mov	r3, r0
 8002f04:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8002f06:	7efb      	ldrb	r3, [r7, #27]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d008      	beq.n	8002f1e <EE_Init+0x39e>
      {
        return FlashStatus;
 8002f0c:	7efb      	ldrb	r3, [r7, #27]
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	e007      	b.n	8002f22 <EE_Init+0x3a2>
      break;
 8002f12:	bf00      	nop
 8002f14:	e004      	b.n	8002f20 <EE_Init+0x3a0>
      break;
 8002f16:	bf00      	nop
 8002f18:	e002      	b.n	8002f20 <EE_Init+0x3a0>
      break;
 8002f1a:	bf00      	nop
 8002f1c:	e000      	b.n	8002f20 <EE_Init+0x3a0>
      }
      break;
 8002f1e:	bf00      	nop
  }

  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3728      	adds	r7, #40	@ 0x28
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	08044006 	.word	0x08044006
 8002f30:	20000020 	.word	0x20000020
 8002f34:	200002f2 	.word	0x200002f2
 8002f38:	08044000 	.word	0x08044000
 8002f3c:	08040000 	.word	0x08040000

08002f40 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b087      	sub	sp, #28
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t EndAddress;
  uint32_t ReadStatus = 1;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	617b      	str	r3, [r7, #20]
  uint16_t AddressValue = 0x5555;
 8002f4c:	f245 5355 	movw	r3, #21845	@ 0x5555
 8002f50:	827b      	strh	r3, [r7, #18]
   
  /* Compute page end-address */
  EndAddress = (uint32_t)(Address + (PAGE_SIZE - 4U));
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8002f58:	333c      	adds	r3, #60	@ 0x3c
 8002f5a:	60fb      	str	r3, [r7, #12]
  
  /* Check each active page address starting from end */
  while (Address <= EndAddress)
 8002f5c:	e00d      	b.n	8002f7a <EE_VerifyPageFullyErased+0x3a>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	881b      	ldrh	r3, [r3, #0]
 8002f62:	827b      	strh	r3, [r7, #18]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 8002f64:	8a7b      	ldrh	r3, [r7, #18]
 8002f66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d002      	beq.n	8002f74 <EE_VerifyPageFullyErased+0x34>
    {
      
      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	617b      	str	r3, [r7, #20]

      break;
 8002f72:	e006      	b.n	8002f82 <EE_VerifyPageFullyErased+0x42>
    }
    /* Next address location */
    Address = Address + 4;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3304      	adds	r3, #4
 8002f78:	607b      	str	r3, [r7, #4]
  while (Address <= EndAddress)
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d9ed      	bls.n	8002f5e <EE_VerifyPageFullyErased+0x1e>
  }
  
  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	b29b      	uxth	r3, r3
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	371c      	adds	r7, #28
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
	...

08002f94 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	6039      	str	r1, [r7, #0]
 8002f9e:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8002fa4:	f245 5355 	movw	r3, #21845	@ 0x5555
 8002fa8:	81bb      	strh	r3, [r7, #12]
 8002faa:	2301      	movs	r3, #1
 8002fac:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8002fae:	4b1c      	ldr	r3, [pc, #112]	@ (8003020 <EE_ReadVariable+0x8c>)
 8002fb0:	613b      	str	r3, [r7, #16]
 8002fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8003020 <EE_ReadVariable+0x8c>)
 8002fb4:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8002fb6:	2000      	movs	r0, #0
 8002fb8:	f000 f8aa 	bl	8003110 <EE_FindValidPage>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8002fc0:	89fb      	ldrh	r3, [r7, #14]
 8002fc2:	2bab      	cmp	r3, #171	@ 0xab
 8002fc4:	d101      	bne.n	8002fca <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 8002fc6:	23ab      	movs	r3, #171	@ 0xab
 8002fc8:	e025      	b.n	8003016 <EE_ReadVariable+0x82>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8002fca:	89fb      	ldrh	r3, [r7, #14]
 8002fcc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002fd0:	3310      	adds	r3, #16
 8002fd2:	039b      	lsls	r3, r3, #14
 8002fd4:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8002fd6:	89fb      	ldrh	r3, [r7, #14]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	039a      	lsls	r2, r3, #14
 8002fdc:	4b11      	ldr	r3, [pc, #68]	@ (8003024 <EE_ReadVariable+0x90>)
 8002fde:	4413      	add	r3, r2
 8002fe0:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 8002fe2:	e012      	b.n	800300a <EE_ReadVariable+0x76>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	881b      	ldrh	r3, [r3, #0]
 8002fe8:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 8002fea:	89ba      	ldrh	r2, [r7, #12]
 8002fec:	88fb      	ldrh	r3, [r7, #6]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d108      	bne.n	8003004 <EE_ReadVariable+0x70>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	3b02      	subs	r3, #2
 8002ff6:	881b      	ldrh	r3, [r3, #0]
 8002ff8:	b29a      	uxth	r2, r3
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8002ffe:	2300      	movs	r3, #0
 8003000:	82fb      	strh	r3, [r7, #22]

      break;
 8003002:	e007      	b.n	8003014 <EE_ReadVariable+0x80>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	3b04      	subs	r3, #4
 8003008:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 2))
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	3302      	adds	r3, #2
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	429a      	cmp	r2, r3
 8003012:	d8e7      	bhi.n	8002fe4 <EE_ReadVariable+0x50>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 8003014:	8afb      	ldrh	r3, [r7, #22]
}
 8003016:	4618      	mov	r0, r3
 8003018:	3718      	adds	r7, #24
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	08040000 	.word	0x08040000
 8003024:	0803fffe 	.word	0x0803fffe

08003028 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	460a      	mov	r2, r1
 8003032:	80fb      	strh	r3, [r7, #6]
 8003034:	4613      	mov	r3, r2
 8003036:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8003038:	2300      	movs	r3, #0
 800303a:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 800303c:	88ba      	ldrh	r2, [r7, #4]
 800303e:	88fb      	ldrh	r3, [r7, #6]
 8003040:	4611      	mov	r1, r2
 8003042:	4618      	mov	r0, r3
 8003044:	f000 f8aa 	bl	800319c <EE_VerifyPageFullWriteVariable>
 8003048:	4603      	mov	r3, r0
 800304a:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 800304c:	89fb      	ldrh	r3, [r7, #14]
 800304e:	2b80      	cmp	r3, #128	@ 0x80
 8003050:	d107      	bne.n	8003062 <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 8003052:	88ba      	ldrh	r2, [r7, #4]
 8003054:	88fb      	ldrh	r3, [r7, #6]
 8003056:	4611      	mov	r1, r2
 8003058:	4618      	mov	r0, r3
 800305a:	f000 f901 	bl	8003260 <EE_PageTransfer>
 800305e:	4603      	mov	r3, r0
 8003060:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 8003062:	89fb      	ldrh	r3, [r7, #14]
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formatting
  */
HAL_StatusTypeDef EE_Format(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b088      	sub	sp, #32
 8003070:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	77fb      	strb	r3, [r7, #31]
  uint32_t SectorError = 0;
 8003076:	2300      	movs	r3, #0
 8003078:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef pEraseInit;

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;  
 800307a:	2300      	movs	r3, #0
 800307c:	607b      	str	r3, [r7, #4]
  pEraseInit.Sector = PAGE0_ID;
 800307e:	2306      	movs	r3, #6
 8003080:	60fb      	str	r3, [r7, #12]
  pEraseInit.NbSectors = 1;
 8003082:	2301      	movs	r3, #1
 8003084:	613b      	str	r3, [r7, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8003086:	2302      	movs	r3, #2
 8003088:	617b      	str	r3, [r7, #20]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800308a:	481f      	ldr	r0, [pc, #124]	@ (8003108 <EE_Format+0x9c>)
 800308c:	f7ff ff58 	bl	8002f40 <EE_VerifyPageFullyErased>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10d      	bne.n	80030b2 <EE_Format+0x46>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8003096:	f107 0218 	add.w	r2, r7, #24
 800309a:	1d3b      	adds	r3, r7, #4
 800309c:	4611      	mov	r1, r2
 800309e:	4618      	mov	r0, r3
 80030a0:	f005 fa0c 	bl	80084bc <HAL_FLASHEx_Erase>
 80030a4:	4603      	mov	r3, r0
 80030a6:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 80030a8:	7ffb      	ldrb	r3, [r7, #31]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <EE_Format+0x46>
    {
      return FlashStatus;
 80030ae:	7ffb      	ldrb	r3, [r7, #31]
 80030b0:	e025      	b.n	80030fe <EE_Format+0x92>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	f04f 0300 	mov.w	r3, #0
 80030ba:	4913      	ldr	r1, [pc, #76]	@ (8003108 <EE_Format+0x9c>)
 80030bc:	2001      	movs	r0, #1
 80030be:	f005 f837 	bl	8008130 <HAL_FLASH_Program>
 80030c2:	4603      	mov	r3, r0
 80030c4:	77fb      	strb	r3, [r7, #31]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 80030c6:	7ffb      	ldrb	r3, [r7, #31]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <EE_Format+0x64>
  {
    return FlashStatus;
 80030cc:	7ffb      	ldrb	r3, [r7, #31]
 80030ce:	e016      	b.n	80030fe <EE_Format+0x92>
  }

  pEraseInit.Sector = PAGE1_ID;
 80030d0:	2307      	movs	r3, #7
 80030d2:	60fb      	str	r3, [r7, #12]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80030d4:	480d      	ldr	r0, [pc, #52]	@ (800310c <EE_Format+0xa0>)
 80030d6:	f7ff ff33 	bl	8002f40 <EE_VerifyPageFullyErased>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d10d      	bne.n	80030fc <EE_Format+0x90>
  {  
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 80030e0:	f107 0218 	add.w	r2, r7, #24
 80030e4:	1d3b      	adds	r3, r7, #4
 80030e6:	4611      	mov	r1, r2
 80030e8:	4618      	mov	r0, r3
 80030ea:	f005 f9e7 	bl	80084bc <HAL_FLASHEx_Erase>
 80030ee:	4603      	mov	r3, r0
 80030f0:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 80030f2:	7ffb      	ldrb	r3, [r7, #31]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d001      	beq.n	80030fc <EE_Format+0x90>
    {
      return FlashStatus;
 80030f8:	7ffb      	ldrb	r3, [r7, #31]
 80030fa:	e000      	b.n	80030fe <EE_Format+0x92>
    }
  }
  
  return HAL_OK;
 80030fc:	2300      	movs	r3, #0
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3720      	adds	r7, #32
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	08040000 	.word	0x08040000
 800310c:	08044000 	.word	0x08044000

08003110 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8003110:	b480      	push	{r7}
 8003112:	b085      	sub	sp, #20
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 800311a:	2306      	movs	r3, #6
 800311c:	81fb      	strh	r3, [r7, #14]
 800311e:	2306      	movs	r3, #6
 8003120:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8003122:	4b1c      	ldr	r3, [pc, #112]	@ (8003194 <EE_FindValidPage+0x84>)
 8003124:	881b      	ldrh	r3, [r3, #0]
 8003126:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8003128:	4b1b      	ldr	r3, [pc, #108]	@ (8003198 <EE_FindValidPage+0x88>)
 800312a:	881b      	ldrh	r3, [r3, #0]
 800312c:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 800312e:	79fb      	ldrb	r3, [r7, #7]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d01b      	beq.n	800316c <EE_FindValidPage+0x5c>
 8003134:	2b01      	cmp	r3, #1
 8003136:	d125      	bne.n	8003184 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 8003138:	89bb      	ldrh	r3, [r7, #12]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d108      	bne.n	8003150 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 800313e:	89fb      	ldrh	r3, [r7, #14]
 8003140:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8003144:	4293      	cmp	r3, r2
 8003146:	d101      	bne.n	800314c <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8003148:	2300      	movs	r3, #0
 800314a:	e01c      	b.n	8003186 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 800314c:	2301      	movs	r3, #1
 800314e:	e01a      	b.n	8003186 <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 8003150:	89fb      	ldrh	r3, [r7, #14]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d108      	bne.n	8003168 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 8003156:	89bb      	ldrh	r3, [r7, #12]
 8003158:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 800315c:	4293      	cmp	r3, r2
 800315e:	d101      	bne.n	8003164 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8003160:	2301      	movs	r3, #1
 8003162:	e010      	b.n	8003186 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8003164:	2300      	movs	r3, #0
 8003166:	e00e      	b.n	8003186 <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8003168:	23ab      	movs	r3, #171	@ 0xab
 800316a:	e00c      	b.n	8003186 <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 800316c:	89fb      	ldrh	r3, [r7, #14]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8003172:	2300      	movs	r3, #0
 8003174:	e007      	b.n	8003186 <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 8003176:	89bb      	ldrh	r3, [r7, #12]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d101      	bne.n	8003180 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 800317c:	2301      	movs	r3, #1
 800317e:	e002      	b.n	8003186 <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8003180:	23ab      	movs	r3, #171	@ 0xab
 8003182:	e000      	b.n	8003186 <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8003184:	2300      	movs	r3, #0
  }
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	08040000 	.word	0x08040000
 8003198:	08044000 	.word	0x08044000

0800319c <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 800319c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80031a0:	b086      	sub	sp, #24
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	4603      	mov	r3, r0
 80031a6:	460a      	mov	r2, r1
 80031a8:	80fb      	strh	r3, [r7, #6]
 80031aa:	4613      	mov	r3, r2
 80031ac:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 80031ae:	2300      	movs	r3, #0
 80031b0:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 80031b2:	2300      	movs	r3, #0
 80031b4:	823b      	strh	r3, [r7, #16]
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 80031b6:	4b27      	ldr	r3, [pc, #156]	@ (8003254 <EE_VerifyPageFullWriteVariable+0xb8>)
 80031b8:	617b      	str	r3, [r7, #20]
 80031ba:	4b27      	ldr	r3, [pc, #156]	@ (8003258 <EE_VerifyPageFullWriteVariable+0xbc>)
 80031bc:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 80031be:	2001      	movs	r0, #1
 80031c0:	f7ff ffa6 	bl	8003110 <EE_FindValidPage>
 80031c4:	4603      	mov	r3, r0
 80031c6:	823b      	strh	r3, [r7, #16]
  
  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 80031c8:	8a3b      	ldrh	r3, [r7, #16]
 80031ca:	2bab      	cmp	r3, #171	@ 0xab
 80031cc:	d101      	bne.n	80031d2 <EE_VerifyPageFullWriteVariable+0x36>
  {
    return  NO_VALID_PAGE;
 80031ce:	23ab      	movs	r3, #171	@ 0xab
 80031d0:	e03b      	b.n	800324a <EE_VerifyPageFullWriteVariable+0xae>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 80031d2:	8a3b      	ldrh	r3, [r7, #16]
 80031d4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80031d8:	3310      	adds	r3, #16
 80031da:	039b      	lsls	r3, r3, #14
 80031dc:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 80031de:	8a3b      	ldrh	r3, [r7, #16]
 80031e0:	3301      	adds	r3, #1
 80031e2:	039a      	lsls	r2, r3, #14
 80031e4:	4b1d      	ldr	r3, [pc, #116]	@ (800325c <EE_VerifyPageFullWriteVariable+0xc0>)
 80031e6:	4413      	add	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from beginning */
  while (Address < PageEndAddress)
 80031ea:	e029      	b.n	8003240 <EE_VerifyPageFullWriteVariable+0xa4>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f4:	d121      	bne.n	800323a <EE_VerifyPageFullWriteVariable+0x9e>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);       
 80031f6:	88bb      	ldrh	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	461c      	mov	r4, r3
 80031fc:	4615      	mov	r5, r2
 80031fe:	4622      	mov	r2, r4
 8003200:	462b      	mov	r3, r5
 8003202:	6979      	ldr	r1, [r7, #20]
 8003204:	2001      	movs	r0, #1
 8003206:	f004 ff93 	bl	8008130 <HAL_FLASH_Program>
 800320a:	4603      	mov	r3, r0
 800320c:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 800320e:	7cfb      	ldrb	r3, [r7, #19]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d002      	beq.n	800321a <EE_VerifyPageFullWriteVariable+0x7e>
      {
        return FlashStatus;
 8003214:	7cfb      	ldrb	r3, [r7, #19]
 8003216:	b29b      	uxth	r3, r3
 8003218:	e017      	b.n	800324a <EE_VerifyPageFullWriteVariable+0xae>
      }
      /* Set variable virtual address */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);       
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	1c99      	adds	r1, r3, #2
 800321e:	88fb      	ldrh	r3, [r7, #6]
 8003220:	2200      	movs	r2, #0
 8003222:	4698      	mov	r8, r3
 8003224:	4691      	mov	r9, r2
 8003226:	4642      	mov	r2, r8
 8003228:	464b      	mov	r3, r9
 800322a:	2001      	movs	r0, #1
 800322c:	f004 ff80 	bl	8008130 <HAL_FLASH_Program>
 8003230:	4603      	mov	r3, r0
 8003232:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 8003234:	7cfb      	ldrb	r3, [r7, #19]
 8003236:	b29b      	uxth	r3, r3
 8003238:	e007      	b.n	800324a <EE_VerifyPageFullWriteVariable+0xae>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	3304      	adds	r3, #4
 800323e:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 8003240:	697a      	ldr	r2, [r7, #20]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	429a      	cmp	r2, r3
 8003246:	d3d1      	bcc.n	80031ec <EE_VerifyPageFullWriteVariable+0x50>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8003248:	2380      	movs	r3, #128	@ 0x80
}
 800324a:	4618      	mov	r0, r3
 800324c:	3718      	adds	r7, #24
 800324e:	46bd      	mov	sp, r7
 8003250:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003254:	08040000 	.word	0x08040000
 8003258:	08044000 	.word	0x08044000
 800325c:	0803ffff 	.word	0x0803ffff

08003260 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b08c      	sub	sp, #48	@ 0x30
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	460a      	mov	r2, r1
 800326a:	80fb      	strh	r3, [r7, #6]
 800326c:	4613      	mov	r3, r2
 800326e:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8003270:	2300      	movs	r3, #0
 8003272:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 8003276:	4b54      	ldr	r3, [pc, #336]	@ (80033c8 <EE_PageTransfer+0x168>)
 8003278:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t OldPageId=0;
 800327a:	2300      	movs	r3, #0
 800327c:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 800327e:	2300      	movs	r3, #0
 8003280:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8003282:	2300      	movs	r3, #0
 8003284:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8003286:	2300      	movs	r3, #0
 8003288:	847b      	strh	r3, [r7, #34]	@ 0x22
 800328a:	2300      	movs	r3, #0
 800328c:	843b      	strh	r3, [r7, #32]
  uint32_t SectorError = 0;
 800328e:	2300      	movs	r3, #0
 8003290:	61fb      	str	r3, [r7, #28]
  FLASH_EraseInitTypeDef pEraseInit;

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8003292:	2000      	movs	r0, #0
 8003294:	f7ff ff3c 	bl	8003110 <EE_FindValidPage>
 8003298:	4603      	mov	r3, r0
 800329a:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (ValidPage == PAGE1)       /* Page1 valid */
 800329c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d104      	bne.n	80032ac <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 80032a2:	4b49      	ldr	r3, [pc, #292]	@ (80033c8 <EE_PageTransfer+0x168>)
 80032a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 80032a6:	2307      	movs	r3, #7
 80032a8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80032aa:	e009      	b.n	80032c0 <EE_PageTransfer+0x60>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 80032ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d104      	bne.n	80032bc <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 80032b2:	4b46      	ldr	r3, [pc, #280]	@ (80033cc <EE_PageTransfer+0x16c>)
 80032b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 80032b6:	2306      	movs	r3, #6
 80032b8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80032ba:	e001      	b.n	80032c0 <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 80032bc:	23ab      	movs	r3, #171	@ 0xab
 80032be:	e07e      	b.n	80033be <EE_PageTransfer+0x15e>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, RECEIVE_DATA);  
 80032c0:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80032c4:	f04f 0300 	mov.w	r3, #0
 80032c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80032ca:	2001      	movs	r0, #1
 80032cc:	f004 ff30 	bl	8008130 <HAL_FLASH_Program>
 80032d0:	4603      	mov	r3, r0
 80032d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 80032d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d003      	beq.n	80032e6 <EE_PageTransfer+0x86>
  {
    return FlashStatus;
 80032de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	e06b      	b.n	80033be <EE_PageTransfer+0x15e>
  }
  
  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 80032e6:	88ba      	ldrh	r2, [r7, #4]
 80032e8:	88fb      	ldrh	r3, [r7, #6]
 80032ea:	4611      	mov	r1, r2
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7ff ff55 	bl	800319c <EE_VerifyPageFullWriteVariable>
 80032f2:	4603      	mov	r3, r0
 80032f4:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 80032f6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <EE_PageTransfer+0xa0>
  {
    return EepromStatus;
 80032fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80032fe:	e05e      	b.n	80033be <EE_PageTransfer+0x15e>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8003300:	2300      	movs	r3, #0
 8003302:	853b      	strh	r3, [r7, #40]	@ 0x28
 8003304:	e027      	b.n	8003356 <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 8003306:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003308:	4a31      	ldr	r2, [pc, #196]	@ (80033d0 <EE_PageTransfer+0x170>)
 800330a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800330e:	88fa      	ldrh	r2, [r7, #6]
 8003310:	429a      	cmp	r2, r3
 8003312:	d01d      	beq.n	8003350 <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8003314:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003316:	4a2e      	ldr	r2, [pc, #184]	@ (80033d0 <EE_PageTransfer+0x170>)
 8003318:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800331c:	492d      	ldr	r1, [pc, #180]	@ (80033d4 <EE_PageTransfer+0x174>)
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff fe38 	bl	8002f94 <EE_ReadVariable>
 8003324:	4603      	mov	r3, r0
 8003326:	843b      	strh	r3, [r7, #32]
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 8003328:	8c3b      	ldrh	r3, [r7, #32]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d010      	beq.n	8003350 <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 800332e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003330:	4a27      	ldr	r2, [pc, #156]	@ (80033d0 <EE_PageTransfer+0x170>)
 8003332:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003336:	4a27      	ldr	r2, [pc, #156]	@ (80033d4 <EE_PageTransfer+0x174>)
 8003338:	8812      	ldrh	r2, [r2, #0]
 800333a:	4611      	mov	r1, r2
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff ff2d 	bl	800319c <EE_VerifyPageFullWriteVariable>
 8003342:	4603      	mov	r3, r0
 8003344:	847b      	strh	r3, [r7, #34]	@ 0x22
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 8003346:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <EE_PageTransfer+0xf0>
        {
          return EepromStatus;
 800334c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800334e:	e036      	b.n	80033be <EE_PageTransfer+0x15e>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8003350:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003352:	3301      	adds	r3, #1
 8003354:	853b      	strh	r3, [r7, #40]	@ 0x28
 8003356:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003358:	2b00      	cmp	r3, #0
 800335a:	d0d4      	beq.n	8003306 <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 800335c:	2300      	movs	r3, #0
 800335e:	60bb      	str	r3, [r7, #8]
  pEraseInit.Sector = OldPageId;
 8003360:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003362:	613b      	str	r3, [r7, #16]
  pEraseInit.NbSectors = 1;
 8003364:	2301      	movs	r3, #1
 8003366:	617b      	str	r3, [r7, #20]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8003368:	2302      	movs	r3, #2
 800336a:	61bb      	str	r3, [r7, #24]
  
  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);  
 800336c:	f107 021c 	add.w	r2, r7, #28
 8003370:	f107 0308 	add.w	r3, r7, #8
 8003374:	4611      	mov	r1, r2
 8003376:	4618      	mov	r0, r3
 8003378:	f005 f8a0 	bl	80084bc <HAL_FLASHEx_Erase>
 800337c:	4603      	mov	r3, r0
 800337e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8003382:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <EE_PageTransfer+0x132>
  {
    return FlashStatus;
 800338a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800338e:	b29b      	uxth	r3, r3
 8003390:	e015      	b.n	80033be <EE_PageTransfer+0x15e>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, VALID_PAGE);   
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	f04f 0300 	mov.w	r3, #0
 800339a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800339c:	2001      	movs	r0, #1
 800339e:	f004 fec7 	bl	8008130 <HAL_FLASH_Program>
 80033a2:	4603      	mov	r3, r0
 80033a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 80033a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <EE_PageTransfer+0x158>
  {
    return FlashStatus;
 80033b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	e002      	b.n	80033be <EE_PageTransfer+0x15e>
  }

  /* Return last operation flash status */
  return FlashStatus;
 80033b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033bc:	b29b      	uxth	r3, r3
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3730      	adds	r7, #48	@ 0x30
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	08040000 	.word	0x08040000
 80033cc:	08044000 	.word	0x08044000
 80033d0:	20000020 	.word	0x20000020
 80033d4:	200002f2 	.word	0x200002f2

080033d8 <_ZN7ESP8266C1EP20__UART_HandleTypeDefS1_>:
#include <stdio.h>
#include "FreeRTOS.h"
#include "task.h"


ESP8266::ESP8266(UART_HandleTypeDef* uart, UART_HandleTypeDef* debug_uart)
 80033d8:	b480      	push	{r7}
 80033da:	b085      	sub	sp, #20
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
    : _uart(uart), _debug(debug_uart), _debug_enabled(debug_uart != nullptr) {}
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	601a      	str	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	605a      	str	r2, [r3, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	bf14      	ite	ne
 80033f6:	2301      	movne	r3, #1
 80033f8:	2300      	moveq	r3, #0
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	721a      	strb	r2, [r3, #8]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	725a      	strb	r2, [r3, #9]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	4618      	mov	r0, r3
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <_ZN7ESP826610debugPrintEPKc>:

void ESP8266::setDebug(bool enable) {
    _debug_enabled = enable;
}

void ESP8266::debugPrint(const char* str) {
 8003414:	b590      	push	{r4, r7, lr}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
    if (_debug && _debug_enabled) {
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00f      	beq.n	8003446 <_ZN7ESP826610debugPrintEPKc+0x32>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	7a1b      	ldrb	r3, [r3, #8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00b      	beq.n	8003446 <_ZN7ESP826610debugPrintEPKc+0x32>
        HAL_UART_Transmit(_debug, (uint8_t*)str, strlen(str), 100);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685c      	ldr	r4, [r3, #4]
 8003432:	6838      	ldr	r0, [r7, #0]
 8003434:	f7fc ff4c 	bl	80002d0 <strlen>
 8003438:	4603      	mov	r3, r0
 800343a:	b29a      	uxth	r2, r3
 800343c:	2364      	movs	r3, #100	@ 0x64
 800343e:	6839      	ldr	r1, [r7, #0]
 8003440:	4620      	mov	r0, r4
 8003442:	f008 fb05 	bl	800ba50 <HAL_UART_Transmit>
    }
}
 8003446:	bf00      	nop
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	bd90      	pop	{r4, r7, pc}
	...

08003450 <_ZN7ESP826611sendCommandEPcS0_jm>:

bool ESP8266::isBusy() const { return busy; }
void ESP8266::setBusy(bool b) { busy = b; }

bool ESP8266::sendCommand(char* cmd, char* response, size_t response_size, uint32_t timeout) {
 8003450:	b590      	push	{r4, r7, lr}
 8003452:	b089      	sub	sp, #36	@ 0x24
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
 800345c:	603b      	str	r3, [r7, #0]
    memset(response, 0, response_size);
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	2100      	movs	r1, #0
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f00d f924 	bl	80106b0 <memset>

    HAL_UART_Transmit(_uart, (uint8_t*)cmd, strlen(cmd), 100);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681c      	ldr	r4, [r3, #0]
 800346c:	68b8      	ldr	r0, [r7, #8]
 800346e:	f7fc ff2f 	bl	80002d0 <strlen>
 8003472:	4603      	mov	r3, r0
 8003474:	b29a      	uxth	r2, r3
 8003476:	2364      	movs	r3, #100	@ 0x64
 8003478:	68b9      	ldr	r1, [r7, #8]
 800347a:	4620      	mov	r0, r4
 800347c:	f008 fae8 	bl	800ba50 <HAL_UART_Transmit>
    debugPrint("[ESP TX] ");
 8003480:	4942      	ldr	r1, [pc, #264]	@ (800358c <_ZN7ESP826611sendCommandEPcS0_jm+0x13c>)
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f7ff ffc6 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
    debugPrint(cmd);
 8003488:	68b9      	ldr	r1, [r7, #8]
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f7ff ffc2 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
    debugPrint("\r\n");
 8003490:	493f      	ldr	r1, [pc, #252]	@ (8003590 <_ZN7ESP826611sendCommandEPcS0_jm+0x140>)
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f7ff ffbe 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>

    uint8_t ch;
    unsigned int index = 0;
 8003498:	2300      	movs	r3, #0
 800349a:	61fb      	str	r3, [r7, #28]
    uint32_t start = HAL_GetTick();
 800349c:	f004 f9c6 	bl	800782c <HAL_GetTick>
 80034a0:	61b8      	str	r0, [r7, #24]

    while ((HAL_GetTick() - start) < timeout) {
 80034a2:	e054      	b.n	800354e <_ZN7ESP826611sendCommandEPcS0_jm+0xfe>
        if (HAL_UART_Receive(_uart, &ch, 1, 10) == HAL_OK) {
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6818      	ldr	r0, [r3, #0]
 80034a8:	f107 0117 	add.w	r1, r7, #23
 80034ac:	230a      	movs	r3, #10
 80034ae:	2201      	movs	r2, #1
 80034b0:	f008 fb59 	bl	800bb66 <HAL_UART_Receive>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	bf0c      	ite	eq
 80034ba:	2301      	moveq	r3, #1
 80034bc:	2300      	movne	r3, #0
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d041      	beq.n	8003548 <_ZN7ESP826611sendCommandEPcS0_jm+0xf8>
            if (index < response_size - 1) {
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	3b01      	subs	r3, #1
 80034c8:	69fa      	ldr	r2, [r7, #28]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d23f      	bcs.n	800354e <_ZN7ESP826611sendCommandEPcS0_jm+0xfe>
                response[index++] = ch;
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	1c5a      	adds	r2, r3, #1
 80034d2:	61fa      	str	r2, [r7, #28]
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	4413      	add	r3, r2
 80034d8:	7dfa      	ldrb	r2, [r7, #23]
 80034da:	701a      	strb	r2, [r3, #0]
                response[index] = '\0';
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	4413      	add	r3, r2
 80034e2:	2200      	movs	r2, #0
 80034e4:	701a      	strb	r2, [r3, #0]

                if (strstr(response, "OK")) {
 80034e6:	492b      	ldr	r1, [pc, #172]	@ (8003594 <_ZN7ESP826611sendCommandEPcS0_jm+0x144>)
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f00d f8e9 	bl	80106c0 <strstr>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00d      	beq.n	8003510 <_ZN7ESP826611sendCommandEPcS0_jm+0xc0>
                    debugPrint("[ESP RX] ");
 80034f4:	4928      	ldr	r1, [pc, #160]	@ (8003598 <_ZN7ESP826611sendCommandEPcS0_jm+0x148>)
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f7ff ff8c 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    debugPrint(response);
 80034fc:	6879      	ldr	r1, [r7, #4]
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f7ff ff88 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    debugPrint("\r\n");
 8003504:	4922      	ldr	r1, [pc, #136]	@ (8003590 <_ZN7ESP826611sendCommandEPcS0_jm+0x140>)
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f7ff ff84 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    return true;
 800350c:	2301      	movs	r3, #1
 800350e:	e038      	b.n	8003582 <_ZN7ESP826611sendCommandEPcS0_jm+0x132>
                }
                if (strstr(response, "ERROR") || strstr(response, "FAIL")) {
 8003510:	4922      	ldr	r1, [pc, #136]	@ (800359c <_ZN7ESP826611sendCommandEPcS0_jm+0x14c>)
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f00d f8d4 	bl	80106c0 <strstr>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d106      	bne.n	800352c <_ZN7ESP826611sendCommandEPcS0_jm+0xdc>
 800351e:	4920      	ldr	r1, [pc, #128]	@ (80035a0 <_ZN7ESP826611sendCommandEPcS0_jm+0x150>)
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f00d f8cd 	bl	80106c0 <strstr>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d010      	beq.n	800354e <_ZN7ESP826611sendCommandEPcS0_jm+0xfe>
                    debugPrint("[ESP RX] ");
 800352c:	491a      	ldr	r1, [pc, #104]	@ (8003598 <_ZN7ESP826611sendCommandEPcS0_jm+0x148>)
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f7ff ff70 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    debugPrint(response);
 8003534:	6879      	ldr	r1, [r7, #4]
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f7ff ff6c 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    debugPrint("\r\n");
 800353c:	4914      	ldr	r1, [pc, #80]	@ (8003590 <_ZN7ESP826611sendCommandEPcS0_jm+0x140>)
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f7ff ff68 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    return false;
 8003544:	2300      	movs	r3, #0
 8003546:	e01c      	b.n	8003582 <_ZN7ESP826611sendCommandEPcS0_jm+0x132>
                }
            }
        } else {
            vTaskDelay(pdMS_TO_TICKS(1));
 8003548:	2001      	movs	r0, #1
 800354a:	f00a f83d 	bl	800d5c8 <vTaskDelay>
    while ((HAL_GetTick() - start) < timeout) {
 800354e:	f004 f96d 	bl	800782c <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800355a:	429a      	cmp	r2, r3
 800355c:	bf8c      	ite	hi
 800355e:	2301      	movhi	r3, #1
 8003560:	2300      	movls	r3, #0
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b00      	cmp	r3, #0
 8003566:	d19d      	bne.n	80034a4 <_ZN7ESP826611sendCommandEPcS0_jm+0x54>
        }
    }

    debugPrint("[ESP RX TIMEOUT] ");
 8003568:	490e      	ldr	r1, [pc, #56]	@ (80035a4 <_ZN7ESP826611sendCommandEPcS0_jm+0x154>)
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f7ff ff52 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
    debugPrint(response);
 8003570:	6879      	ldr	r1, [r7, #4]
 8003572:	68f8      	ldr	r0, [r7, #12]
 8003574:	f7ff ff4e 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
    debugPrint("\r\n");
 8003578:	4905      	ldr	r1, [pc, #20]	@ (8003590 <_ZN7ESP826611sendCommandEPcS0_jm+0x140>)
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f7ff ff4a 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>

    return false;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3724      	adds	r7, #36	@ 0x24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd90      	pop	{r4, r7, pc}
 800358a:	bf00      	nop
 800358c:	08012910 	.word	0x08012910
 8003590:	0801291c 	.word	0x0801291c
 8003594:	08012920 	.word	0x08012920
 8003598:	08012924 	.word	0x08012924
 800359c:	08012930 	.word	0x08012930
 80035a0:	08012938 	.word	0x08012938
 80035a4:	08012940 	.word	0x08012940

080035a8 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj>:


bool ESP8266::connectToWiFi(const char* ssid, const char* password, char* response, size_t response_size) {
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b0a6      	sub	sp, #152	@ 0x98
 80035ac:	af02      	add	r7, sp, #8
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
 80035b4:	603b      	str	r3, [r7, #0]
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password);
 80035b6:	f107 0010 	add.w	r0, r7, #16
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	4a36      	ldr	r2, [pc, #216]	@ (800369c <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xf4>)
 80035c2:	2180      	movs	r1, #128	@ 0x80
 80035c4:	f00c ff82 	bl	80104cc <sniprintf>

    if (!sendCommand(cmd, response, response_size, 15000)) {  // Wicej czasu na poczenie
 80035c8:	f107 0110 	add.w	r1, r7, #16
 80035cc:	f643 2398 	movw	r3, #15000	@ 0x3a98
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f7ff ff39 	bl	8003450 <_ZN7ESP826611sendCommandEPcS0_jm>
 80035de:	4603      	mov	r3, r0
 80035e0:	f083 0301 	eor.w	r3, r3, #1
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x46>
        return false;
 80035ea:	2300      	movs	r3, #0
 80035ec:	e051      	b.n	8003692 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xea>
    }
    if (strstr(response, "+CWJAP:1")) debugPrint("Wrong password.\r\n");
 80035ee:	492c      	ldr	r1, [pc, #176]	@ (80036a0 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xf8>)
 80035f0:	6838      	ldr	r0, [r7, #0]
 80035f2:	f00d f865 	bl	80106c0 <strstr>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d004      	beq.n	8003606 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x5e>
 80035fc:	4929      	ldr	r1, [pc, #164]	@ (80036a4 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xfc>)
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f7ff ff08 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
 8003604:	e016      	b.n	8003634 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x8c>
    else if (strstr(response, "+CWJAP:2")) debugPrint("AP not found.\r\n");
 8003606:	4928      	ldr	r1, [pc, #160]	@ (80036a8 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x100>)
 8003608:	6838      	ldr	r0, [r7, #0]
 800360a:	f00d f859 	bl	80106c0 <strstr>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d004      	beq.n	800361e <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x76>
 8003614:	4925      	ldr	r1, [pc, #148]	@ (80036ac <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x104>)
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f7ff fefc 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
 800361c:	e00a      	b.n	8003634 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x8c>
    else if (strstr(response, "+CWJAP:3")) debugPrint("Connection timeout.\r\n");
 800361e:	4924      	ldr	r1, [pc, #144]	@ (80036b0 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x108>)
 8003620:	6838      	ldr	r0, [r7, #0]
 8003622:	f00d f84d 	bl	80106c0 <strstr>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d003      	beq.n	8003634 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x8c>
 800362c:	4921      	ldr	r1, [pc, #132]	@ (80036b4 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x10c>)
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f7ff fef0 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
    // Szukamy znanych oznak sukcesu
    if (strstr(response, "WIFI CONNECTED") && strstr(response, "WIFI GOT IP") && strstr(response, "OK")) {
 8003634:	4920      	ldr	r1, [pc, #128]	@ (80036b8 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x110>)
 8003636:	6838      	ldr	r0, [r7, #0]
 8003638:	f00d f842 	bl	80106c0 <strstr>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00f      	beq.n	8003662 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xba>
 8003642:	491e      	ldr	r1, [pc, #120]	@ (80036bc <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x114>)
 8003644:	6838      	ldr	r0, [r7, #0]
 8003646:	f00d f83b 	bl	80106c0 <strstr>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d008      	beq.n	8003662 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xba>
 8003650:	491b      	ldr	r1, [pc, #108]	@ (80036c0 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x118>)
 8003652:	6838      	ldr	r0, [r7, #0]
 8003654:	f00d f834 	bl	80106c0 <strstr>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xba>
        return true;
 800365e:	2301      	movs	r3, #1
 8003660:	e017      	b.n	8003692 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xea>
    }

    // Moliwe przyczyny niepowodzenia
    if (strstr(response, "FAIL") || strstr(response, "WRONG PASSWORD") || strstr(response, "NO AP FOUND")) {
 8003662:	4918      	ldr	r1, [pc, #96]	@ (80036c4 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x11c>)
 8003664:	6838      	ldr	r0, [r7, #0]
 8003666:	f00d f82b 	bl	80106c0 <strstr>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d10d      	bne.n	800368c <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xe4>
 8003670:	4915      	ldr	r1, [pc, #84]	@ (80036c8 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x120>)
 8003672:	6838      	ldr	r0, [r7, #0]
 8003674:	f00d f824 	bl	80106c0 <strstr>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d106      	bne.n	800368c <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xe4>
 800367e:	4913      	ldr	r1, [pc, #76]	@ (80036cc <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0x124>)
 8003680:	6838      	ldr	r0, [r7, #0]
 8003682:	f00d f81d 	bl	80106c0 <strstr>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d001      	beq.n	8003690 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xe8>
        return false;
 800368c:	2300      	movs	r3, #0
 800368e:	e000      	b.n	8003692 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj+0xea>
    }

    // Domylnie: nieudane poczenie
    return false;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3790      	adds	r7, #144	@ 0x90
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	08012954 	.word	0x08012954
 80036a0:	0801296c 	.word	0x0801296c
 80036a4:	08012978 	.word	0x08012978
 80036a8:	0801298c 	.word	0x0801298c
 80036ac:	08012998 	.word	0x08012998
 80036b0:	080129a8 	.word	0x080129a8
 80036b4:	080129b4 	.word	0x080129b4
 80036b8:	080129cc 	.word	0x080129cc
 80036bc:	080129dc 	.word	0x080129dc
 80036c0:	08012920 	.word	0x08012920
 80036c4:	08012938 	.word	0x08012938
 80036c8:	080129e8 	.word	0x080129e8
 80036cc:	080129f8 	.word	0x080129f8

080036d0 <_ZN7ESP826611isConnectedEPKc>:

bool ESP8266::isConnected(const char* ssid_expected) {
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b0c4      	sub	sp, #272	@ 0x110
 80036d4:	af02      	add	r7, sp, #8
 80036d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80036da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80036de:	6018      	str	r0, [r3, #0]
 80036e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80036e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80036e8:	6019      	str	r1, [r3, #0]
    char response[256];
    if (!sendCommand((char*)"AT+CWJAP?\r\n", response, sizeof(response), 1000)) {
 80036ea:	f107 0208 	add.w	r2, r7, #8
 80036ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80036f2:	f5a3 7082 	sub.w	r0, r3, #260	@ 0x104
 80036f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003700:	4910      	ldr	r1, [pc, #64]	@ (8003744 <_ZN7ESP826611isConnectedEPKc+0x74>)
 8003702:	6800      	ldr	r0, [r0, #0]
 8003704:	f7ff fea4 	bl	8003450 <_ZN7ESP826611sendCommandEPcS0_jm>
 8003708:	4603      	mov	r3, r0
 800370a:	f083 0301 	eor.w	r3, r3, #1
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	d001      	beq.n	8003718 <_ZN7ESP826611isConnectedEPKc+0x48>
        return false;
 8003714:	2300      	movs	r3, #0
 8003716:	e00f      	b.n	8003738 <_ZN7ESP826611isConnectedEPKc+0x68>
    }
    return strstr(response, ssid_expected);
 8003718:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800371c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003720:	f107 0208 	add.w	r2, r7, #8
 8003724:	6819      	ldr	r1, [r3, #0]
 8003726:	4610      	mov	r0, r2
 8003728:	f00c ffca 	bl	80106c0 <strstr>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	bf14      	ite	ne
 8003732:	2301      	movne	r3, #1
 8003734:	2300      	moveq	r3, #0
 8003736:	b2db      	uxtb	r3, r3

}
 8003738:	4618      	mov	r0, r3
 800373a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	08012a04 	.word	0x08012a04

08003748 <_ZN7ESP826616sendToThingSpeakEPKcffl>:

bool ESP8266::sendToThingSpeak(const char* apiKey, float temp, float hum, int32_t pres) {
 8003748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800374a:	f2ad 4d84 	subw	sp, sp, #1156	@ 0x484
 800374e:	af06      	add	r7, sp, #24
 8003750:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003754:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003758:	6018      	str	r0, [r3, #0]
 800375a:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 800375e:	f5a3 638b 	sub.w	r3, r3, #1112	@ 0x458
 8003762:	6019      	str	r1, [r3, #0]
 8003764:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003768:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 800376c:	ed83 0a00 	vstr	s0, [r3]
 8003770:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003774:	f5a3 638c 	sub.w	r3, r3, #1120	@ 0x460
 8003778:	edc3 0a00 	vstr	s1, [r3]
 800377c:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003780:	f2a3 4364 	subw	r3, r3, #1124	@ 0x464
 8003784:	601a      	str	r2, [r3, #0]
    while (busy) vTaskDelay(pdMS_TO_TICKS(10));
 8003786:	e002      	b.n	800378e <_ZN7ESP826616sendToThingSpeakEPKcffl+0x46>
 8003788:	200a      	movs	r0, #10
 800378a:	f009 ff1d 	bl	800d5c8 <vTaskDelay>
 800378e:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003792:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	7a5b      	ldrb	r3, [r3, #9]
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1f3      	bne.n	8003788 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x40>
    busy = true;
 80037a0:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80037a4:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2201      	movs	r2, #1
 80037ac:	725a      	strb	r2, [r3, #9]
    char cmd[64];
    char http[512];
    char resp[512];

    // 1. Start TCP connection
    snprintf(cmd, sizeof(cmd), "AT+CIPSTART=\"TCP\",\"api.thingspeak.com\",80\r\n");
 80037ae:	f207 431c 	addw	r3, r7, #1052	@ 0x41c
 80037b2:	4aba      	ldr	r2, [pc, #744]	@ (8003a9c <_ZN7ESP826616sendToThingSpeakEPKcffl+0x354>)
 80037b4:	2140      	movs	r1, #64	@ 0x40
 80037b6:	4618      	mov	r0, r3
 80037b8:	f00c fe88 	bl	80104cc <sniprintf>
    if (!sendCommand(cmd, resp, sizeof(resp), 3000)) return false;
 80037bc:	f107 021c 	add.w	r2, r7, #28
 80037c0:	f207 411c 	addw	r1, r7, #1052	@ 0x41c
 80037c4:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80037c8:	f2a3 4054 	subw	r0, r3, #1108	@ 0x454
 80037cc:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037d6:	6800      	ldr	r0, [r0, #0]
 80037d8:	f7ff fe3a 	bl	8003450 <_ZN7ESP826611sendCommandEPcS0_jm>
 80037dc:	4603      	mov	r3, r0
 80037de:	f083 0301 	eor.w	r3, r3, #1
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <_ZN7ESP826616sendToThingSpeakEPKcffl+0xa4>
 80037e8:	2300      	movs	r3, #0
 80037ea:	e1b7      	b.n	8003b5c <_ZN7ESP826616sendToThingSpeakEPKcffl+0x414>

    // 2. Prepare HTTP request
    snprintf(http, sizeof(http),
 80037ec:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80037f0:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 80037f4:	6818      	ldr	r0, [r3, #0]
 80037f6:	f7fc fed7 	bl	80005a8 <__aeabi_f2d>
 80037fa:	4604      	mov	r4, r0
 80037fc:	460d      	mov	r5, r1
 80037fe:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003802:	f5a3 638c 	sub.w	r3, r3, #1120	@ 0x460
 8003806:	6818      	ldr	r0, [r3, #0]
 8003808:	f7fc fece 	bl	80005a8 <__aeabi_f2d>
 800380c:	4602      	mov	r2, r0
 800380e:	460b      	mov	r3, r1
 8003810:	f507 618d 	add.w	r1, r7, #1128	@ 0x468
 8003814:	f5a1 618b 	sub.w	r1, r1, #1112	@ 0x458
 8003818:	f507 7607 	add.w	r6, r7, #540	@ 0x21c
 800381c:	f507 608d 	add.w	r0, r7, #1128	@ 0x468
 8003820:	f2a0 4064 	subw	r0, r0, #1124	@ 0x464
 8003824:	6800      	ldr	r0, [r0, #0]
 8003826:	9004      	str	r0, [sp, #16]
 8003828:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800382c:	e9cd 4500 	strd	r4, r5, [sp]
 8003830:	680b      	ldr	r3, [r1, #0]
 8003832:	4a9b      	ldr	r2, [pc, #620]	@ (8003aa0 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x358>)
 8003834:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003838:	4630      	mov	r0, r6
 800383a:	f00c fe47 	bl	80104cc <sniprintf>
        "Content-Length: 0\r\n"
        "\r\n",
        apiKey, temp, hum, pres);

    // 3. Request CIPSEND
    snprintf(cmd, sizeof(cmd), "AT+CIPSEND=%d\r\n", (int)strlen(http));
 800383e:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8003842:	4618      	mov	r0, r3
 8003844:	f7fc fd44 	bl	80002d0 <strlen>
 8003848:	4603      	mov	r3, r0
 800384a:	f207 401c 	addw	r0, r7, #1052	@ 0x41c
 800384e:	4a95      	ldr	r2, [pc, #596]	@ (8003aa4 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x35c>)
 8003850:	2140      	movs	r1, #64	@ 0x40
 8003852:	f00c fe3b 	bl	80104cc <sniprintf>
    HAL_UART_Transmit(_uart, (uint8_t*)cmd, strlen(cmd), 100);
 8003856:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 800385a:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681c      	ldr	r4, [r3, #0]
 8003862:	f207 431c 	addw	r3, r7, #1052	@ 0x41c
 8003866:	4618      	mov	r0, r3
 8003868:	f7fc fd32 	bl	80002d0 <strlen>
 800386c:	4603      	mov	r3, r0
 800386e:	b29a      	uxth	r2, r3
 8003870:	f207 411c 	addw	r1, r7, #1052	@ 0x41c
 8003874:	2364      	movs	r3, #100	@ 0x64
 8003876:	4620      	mov	r0, r4
 8003878:	f008 f8ea 	bl	800ba50 <HAL_UART_Transmit>

    // 3.1 Wait for '>' prompt
    uint8_t ch;
    unsigned int index = 0;
 800387c:	2300      	movs	r3, #0
 800387e:	f8c7 3464 	str.w	r3, [r7, #1124]	@ 0x464
    uint32_t start = HAL_GetTick();
 8003882:	f003 ffd3 	bl	800782c <HAL_GetTick>
 8003886:	f8c7 045c 	str.w	r0, [r7, #1116]	@ 0x45c
    memset(resp, 0, sizeof(resp));
 800388a:	f107 031c 	add.w	r3, r7, #28
 800388e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003892:	2100      	movs	r1, #0
 8003894:	4618      	mov	r0, r3
 8003896:	f00c ff0b 	bl	80106b0 <memset>

    while ((HAL_GetTick() - start) < 3000) {
 800389a:	e056      	b.n	800394a <_ZN7ESP826616sendToThingSpeakEPKcffl+0x202>
        if (HAL_UART_Receive(_uart, &ch, 1, 10) == HAL_OK) {
 800389c:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80038a0:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	6818      	ldr	r0, [r3, #0]
 80038a8:	f107 011b 	add.w	r1, r7, #27
 80038ac:	230a      	movs	r3, #10
 80038ae:	2201      	movs	r2, #1
 80038b0:	f008 f959 	bl	800bb66 <HAL_UART_Receive>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	bf0c      	ite	eq
 80038ba:	2301      	moveq	r3, #1
 80038bc:	2300      	movne	r3, #0
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d03f      	beq.n	8003944 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x1fc>
            if (index < sizeof(resp) - 1) {
 80038c4:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 80038c8:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 80038cc:	d83a      	bhi.n	8003944 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x1fc>
                resp[index++] = ch;
 80038ce:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	f8c7 2464 	str.w	r2, [r7, #1124]	@ 0x464
 80038d8:	f507 628d 	add.w	r2, r7, #1128	@ 0x468
 80038dc:	f2a2 424d 	subw	r2, r2, #1101	@ 0x44d
 80038e0:	7811      	ldrb	r1, [r2, #0]
 80038e2:	f507 628d 	add.w	r2, r7, #1128	@ 0x468
 80038e6:	f2a2 424c 	subw	r2, r2, #1100	@ 0x44c
 80038ea:	54d1      	strb	r1, [r2, r3]
                resp[index] = '\0';
 80038ec:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80038f0:	f2a3 424c 	subw	r2, r3, #1100	@ 0x44c
 80038f4:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 80038f8:	4413      	add	r3, r2
 80038fa:	2200      	movs	r2, #0
 80038fc:	701a      	strb	r2, [r3, #0]

                if (ch == '>') {
 80038fe:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003902:	f2a3 434d 	subw	r3, r3, #1101	@ 0x44d
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	2b3e      	cmp	r3, #62	@ 0x3e
 800390a:	d108      	bne.n	800391e <_ZN7ESP826616sendToThingSpeakEPKcffl+0x1d6>
                    debugPrint("[ESP RX] > prompt received\r\n");
 800390c:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003910:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003914:	4964      	ldr	r1, [pc, #400]	@ (8003aa8 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x360>)
 8003916:	6818      	ldr	r0, [r3, #0]
 8003918:	f7ff fd7c 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    break;
 800391c:	e024      	b.n	8003968 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x220>
                }

                if (strstr(resp, "ERROR")) {
 800391e:	f107 031c 	add.w	r3, r7, #28
 8003922:	4962      	ldr	r1, [pc, #392]	@ (8003aac <_ZN7ESP826616sendToThingSpeakEPKcffl+0x364>)
 8003924:	4618      	mov	r0, r3
 8003926:	f00c fecb 	bl	80106c0 <strstr>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d009      	beq.n	8003944 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x1fc>
                    debugPrint("[ESP RX] ERROR after CIPSEND\r\n");
 8003930:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003934:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003938:	495d      	ldr	r1, [pc, #372]	@ (8003ab0 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x368>)
 800393a:	6818      	ldr	r0, [r3, #0]
 800393c:	f7ff fd6a 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    return false;
 8003940:	2300      	movs	r3, #0
 8003942:	e10b      	b.n	8003b5c <_ZN7ESP826616sendToThingSpeakEPKcffl+0x414>
                }
            }
        }
        vTaskDelay(pdMS_TO_TICKS(1));
 8003944:	2001      	movs	r0, #1
 8003946:	f009 fe3f 	bl	800d5c8 <vTaskDelay>
    while ((HAL_GetTick() - start) < 3000) {
 800394a:	f003 ff6f 	bl	800782c <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800395a:	4293      	cmp	r3, r2
 800395c:	bf94      	ite	ls
 800395e:	2301      	movls	r3, #1
 8003960:	2300      	movhi	r3, #0
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	d199      	bne.n	800389c <_ZN7ESP826616sendToThingSpeakEPKcffl+0x154>
    }

    // 4. Send actual HTTP payload
    HAL_UART_Transmit(_uart, (uint8_t*)http, strlen(http), 200);
 8003968:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 800396c:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681c      	ldr	r4, [r3, #0]
 8003974:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8003978:	4618      	mov	r0, r3
 800397a:	f7fc fca9 	bl	80002d0 <strlen>
 800397e:	4603      	mov	r3, r0
 8003980:	b29a      	uxth	r2, r3
 8003982:	f507 7107 	add.w	r1, r7, #540	@ 0x21c
 8003986:	23c8      	movs	r3, #200	@ 0xc8
 8003988:	4620      	mov	r0, r4
 800398a:	f008 f861 	bl	800ba50 <HAL_UART_Transmit>
    debugPrint("[ESP TX] ");
 800398e:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003992:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003996:	4947      	ldr	r1, [pc, #284]	@ (8003ab4 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x36c>)
 8003998:	6818      	ldr	r0, [r3, #0]
 800399a:	f7ff fd3b 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
    debugPrint(http);
 800399e:	f507 7207 	add.w	r2, r7, #540	@ 0x21c
 80039a2:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80039a6:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 80039aa:	4611      	mov	r1, r2
 80039ac:	6818      	ldr	r0, [r3, #0]
 80039ae:	f7ff fd31 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>

    // 5. Wait for "SEND OK"
    index = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	f8c7 3464 	str.w	r3, [r7, #1124]	@ 0x464
    start = HAL_GetTick();
 80039b8:	f003 ff38 	bl	800782c <HAL_GetTick>
 80039bc:	f8c7 045c 	str.w	r0, [r7, #1116]	@ 0x45c
    memset(resp, 0, sizeof(resp));
 80039c0:	f107 031c 	add.w	r3, r7, #28
 80039c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039c8:	2100      	movs	r1, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f00c fe70 	bl	80106b0 <memset>
    bool success = false;
 80039d0:	2300      	movs	r3, #0
 80039d2:	f887 3463 	strb.w	r3, [r7, #1123]	@ 0x463

    while ((HAL_GetTick() - start) < 5000) {
 80039d6:	e07a      	b.n	8003ace <_ZN7ESP826616sendToThingSpeakEPKcffl+0x386>
        if (HAL_UART_Receive(_uart, &ch, 1, 10) == HAL_OK) {
 80039d8:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80039dc:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	6818      	ldr	r0, [r3, #0]
 80039e4:	f107 011b 	add.w	r1, r7, #27
 80039e8:	230a      	movs	r3, #10
 80039ea:	2201      	movs	r2, #1
 80039ec:	f008 f8bb 	bl	800bb66 <HAL_UART_Receive>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	bf0c      	ite	eq
 80039f6:	2301      	moveq	r3, #1
 80039f8:	2300      	movne	r3, #0
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d063      	beq.n	8003ac8 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x380>
            if (index < sizeof(resp) - 1) {
 8003a00:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 8003a04:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8003a08:	d861      	bhi.n	8003ace <_ZN7ESP826616sendToThingSpeakEPKcffl+0x386>
                resp[index++] = ch;
 8003a0a:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 8003a0e:	1c5a      	adds	r2, r3, #1
 8003a10:	f8c7 2464 	str.w	r2, [r7, #1124]	@ 0x464
 8003a14:	f507 628d 	add.w	r2, r7, #1128	@ 0x468
 8003a18:	f2a2 424d 	subw	r2, r2, #1101	@ 0x44d
 8003a1c:	7811      	ldrb	r1, [r2, #0]
 8003a1e:	f507 628d 	add.w	r2, r7, #1128	@ 0x468
 8003a22:	f2a2 424c 	subw	r2, r2, #1100	@ 0x44c
 8003a26:	54d1      	strb	r1, [r2, r3]
                resp[index] = '\0';
 8003a28:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003a2c:	f2a3 424c 	subw	r2, r3, #1100	@ 0x44c
 8003a30:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 8003a34:	4413      	add	r3, r2
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]

                if (strstr(resp, "SEND OK")) {
 8003a3a:	f107 031c 	add.w	r3, r7, #28
 8003a3e:	491e      	ldr	r1, [pc, #120]	@ (8003ab8 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x370>)
 8003a40:	4618      	mov	r0, r3
 8003a42:	f00c fe3d 	bl	80106c0 <strstr>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00b      	beq.n	8003a64 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x31c>
                    debugPrint("[ESP RX] SEND OK received\r\n");
 8003a4c:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003a50:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003a54:	4919      	ldr	r1, [pc, #100]	@ (8003abc <_ZN7ESP826616sendToThingSpeakEPKcffl+0x374>)
 8003a56:	6818      	ldr	r0, [r3, #0]
 8003a58:	f7ff fcdc 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    success = true;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	f887 3463 	strb.w	r3, [r7, #1123]	@ 0x463
                    break;
 8003a62:	e044      	b.n	8003aee <_ZN7ESP826616sendToThingSpeakEPKcffl+0x3a6>
                }
                if (strstr(resp, "ERROR") || strstr(resp, "FAIL")) {
 8003a64:	f107 031c 	add.w	r3, r7, #28
 8003a68:	4910      	ldr	r1, [pc, #64]	@ (8003aac <_ZN7ESP826616sendToThingSpeakEPKcffl+0x364>)
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f00c fe28 	bl	80106c0 <strstr>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d108      	bne.n	8003a88 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x340>
 8003a76:	f107 031c 	add.w	r3, r7, #28
 8003a7a:	4911      	ldr	r1, [pc, #68]	@ (8003ac0 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x378>)
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f00c fe1f 	bl	80106c0 <strstr>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d022      	beq.n	8003ace <_ZN7ESP826616sendToThingSpeakEPKcffl+0x386>
                    debugPrint("[ESP RX] ERROR or FAIL received\r\n");
 8003a88:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003a8c:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003a90:	490c      	ldr	r1, [pc, #48]	@ (8003ac4 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x37c>)
 8003a92:	6818      	ldr	r0, [r3, #0]
 8003a94:	f7ff fcbe 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    break;
 8003a98:	e029      	b.n	8003aee <_ZN7ESP826616sendToThingSpeakEPKcffl+0x3a6>
 8003a9a:	bf00      	nop
 8003a9c:	08012a10 	.word	0x08012a10
 8003aa0:	08012a3c 	.word	0x08012a3c
 8003aa4:	08012ac4 	.word	0x08012ac4
 8003aa8:	08012ad4 	.word	0x08012ad4
 8003aac:	08012930 	.word	0x08012930
 8003ab0:	08012af4 	.word	0x08012af4
 8003ab4:	08012910 	.word	0x08012910
 8003ab8:	08012b14 	.word	0x08012b14
 8003abc:	08012b1c 	.word	0x08012b1c
 8003ac0:	08012938 	.word	0x08012938
 8003ac4:	08012b38 	.word	0x08012b38
                }
            }
        } else {
            vTaskDelay(pdMS_TO_TICKS(1));
 8003ac8:	2001      	movs	r0, #1
 8003aca:	f009 fd7d 	bl	800d5c8 <vTaskDelay>
    while ((HAL_GetTick() - start) < 5000) {
 8003ace:	f003 fead 	bl	800782c <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	bf94      	ite	ls
 8003ae2:	2301      	movls	r3, #1
 8003ae4:	2300      	movhi	r3, #0
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f47f af75 	bne.w	80039d8 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x290>
        }
    }

    // 6. Close connection
    snprintf(cmd, sizeof(cmd), "AT+CIPCLOSE\r\n");
 8003aee:	f207 431c 	addw	r3, r7, #1052	@ 0x41c
 8003af2:	4a1d      	ldr	r2, [pc, #116]	@ (8003b68 <_ZN7ESP826616sendToThingSpeakEPKcffl+0x420>)
 8003af4:	2140      	movs	r1, #64	@ 0x40
 8003af6:	4618      	mov	r0, r3
 8003af8:	f00c fce8 	bl	80104cc <sniprintf>
    HAL_UART_Transmit(_uart, (uint8_t*)cmd, strlen(cmd), 100);
 8003afc:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003b00:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681c      	ldr	r4, [r3, #0]
 8003b08:	f207 431c 	addw	r3, r7, #1052	@ 0x41c
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7fc fbdf 	bl	80002d0 <strlen>
 8003b12:	4603      	mov	r3, r0
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	f207 411c 	addw	r1, r7, #1052	@ 0x41c
 8003b1a:	2364      	movs	r3, #100	@ 0x64
 8003b1c:	4620      	mov	r0, r4
 8003b1e:	f007 ff97 	bl	800ba50 <HAL_UART_Transmit>
    debugPrint("[ESP TX] AT+CIPCLOSE\r\n");
 8003b22:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003b26:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003b2a:	4910      	ldr	r1, [pc, #64]	@ (8003b6c <_ZN7ESP826616sendToThingSpeakEPKcffl+0x424>)
 8003b2c:	6818      	ldr	r0, [r3, #0]
 8003b2e:	f7ff fc71 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>

    // Optionally read response (but not required)
    HAL_UART_Receive(_uart, &ch, 1, 100); // absorb any 'CLOSED'
 8003b32:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003b36:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6818      	ldr	r0, [r3, #0]
 8003b3e:	f107 011b 	add.w	r1, r7, #27
 8003b42:	2364      	movs	r3, #100	@ 0x64
 8003b44:	2201      	movs	r2, #1
 8003b46:	f008 f80e 	bl	800bb66 <HAL_UART_Receive>
    busy = false;
 8003b4a:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8003b4e:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2200      	movs	r2, #0
 8003b56:	725a      	strb	r2, [r3, #9]
    return success;
 8003b58:	f897 3463 	ldrb.w	r3, [r7, #1123]	@ 0x463
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f207 476c 	addw	r7, r7, #1132	@ 0x46c
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b66:	bf00      	nop
 8003b68:	08012b5c 	.word	0x08012b5c
 8003b6c:	08012b6c 	.word	0x08012b6c

08003b70 <_ZN7ESP826610sendRawTcpEPKctS1_j>:

bool ESP8266::sendRawTcp(const char* ip, uint16_t port, const char* data, size_t len) {
 8003b70:	b590      	push	{r4, r7, lr}
 8003b72:	f5ad 7d2b 	sub.w	sp, sp, #684	@ 0x2ac
 8003b76:	af02      	add	r7, sp, #8
 8003b78:	f507 7428 	add.w	r4, r7, #672	@ 0x2a0
 8003b7c:	f5a4 7425 	sub.w	r4, r4, #660	@ 0x294
 8003b80:	6020      	str	r0, [r4, #0]
 8003b82:	f507 7028 	add.w	r0, r7, #672	@ 0x2a0
 8003b86:	f5a0 7026 	sub.w	r0, r0, #664	@ 0x298
 8003b8a:	6001      	str	r1, [r0, #0]
 8003b8c:	4611      	mov	r1, r2
 8003b8e:	f507 7228 	add.w	r2, r7, #672	@ 0x2a0
 8003b92:	f5a2 7228 	sub.w	r2, r2, #672	@ 0x2a0
 8003b96:	6013      	str	r3, [r2, #0]
 8003b98:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003b9c:	f2a3 239a 	subw	r3, r3, #666	@ 0x29a
 8003ba0:	460a      	mov	r2, r1
 8003ba2:	801a      	strh	r2, [r3, #0]
    while (busy) vTaskDelay(pdMS_TO_TICKS(10));
 8003ba4:	e002      	b.n	8003bac <_ZN7ESP826610sendRawTcpEPKctS1_j+0x3c>
 8003ba6:	200a      	movs	r0, #10
 8003ba8:	f009 fd0e 	bl	800d5c8 <vTaskDelay>
 8003bac:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003bb0:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	7a5b      	ldrb	r3, [r3, #9]
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1f3      	bne.n	8003ba6 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x36>
    busy = true;
 8003bbe:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003bc2:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	725a      	strb	r2, [r3, #9]
    char cmd[128];
    char resp[512];
    uint8_t ch;
    unsigned int index;
    uint32_t start;
    bool promptReceived = false;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	f887 329b 	strb.w	r3, [r7, #667]	@ 0x29b
    bool success = false;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	f887 329a 	strb.w	r3, [r7, #666]	@ 0x29a

    // 1. Start TCP connection
    snprintf(cmd, sizeof(cmd), "AT+CIPSTART=\"TCP\",\"%s\",%u\r\n", ip, port);
 8003bd8:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003bdc:	f2a3 239a 	subw	r3, r3, #666	@ 0x29a
 8003be0:	881a      	ldrh	r2, [r3, #0]
 8003be2:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003be6:	f5a3 7326 	sub.w	r3, r3, #664	@ 0x298
 8003bea:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 8003bee:	9200      	str	r2, [sp, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4ab3      	ldr	r2, [pc, #716]	@ (8003ec0 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x350>)
 8003bf4:	2180      	movs	r1, #128	@ 0x80
 8003bf6:	f00c fc69 	bl	80104cc <sniprintf>
    if (!sendCommand(cmd, resp, sizeof(resp), 3000)) {
 8003bfa:	f107 0214 	add.w	r2, r7, #20
 8003bfe:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8003c02:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003c06:	f5a3 7025 	sub.w	r0, r3, #660	@ 0x294
 8003c0a:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8003c0e:	9300      	str	r3, [sp, #0]
 8003c10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c14:	6800      	ldr	r0, [r0, #0]
 8003c16:	f7ff fc1b 	bl	8003450 <_ZN7ESP826611sendCommandEPcS0_jm>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	f083 0301 	eor.w	r3, r3, #1
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d012      	beq.n	8003c4c <_ZN7ESP826610sendRawTcpEPKctS1_j+0xdc>
        debugPrint("[ESP] CIPSTART failed:\r\n");
 8003c26:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003c2a:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003c2e:	49a5      	ldr	r1, [pc, #660]	@ (8003ec4 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x354>)
 8003c30:	6818      	ldr	r0, [r3, #0]
 8003c32:	f7ff fbef 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
        debugPrint(resp);
 8003c36:	f107 0214 	add.w	r2, r7, #20
 8003c3a:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003c3e:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003c42:	4611      	mov	r1, r2
 8003c44:	6818      	ldr	r0, [r3, #0]
 8003c46:	f7ff fbe5 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
        goto fail;
 8003c4a:	e19c      	b.n	8003f86 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x416>
    }

    // 2. Request CIPSEND
    snprintf(cmd, sizeof(cmd), "AT+CIPSEND=%u\r\n", (unsigned int)len);
 8003c4c:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 8003c50:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8003c54:	4a9c      	ldr	r2, [pc, #624]	@ (8003ec8 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x358>)
 8003c56:	2180      	movs	r1, #128	@ 0x80
 8003c58:	f00c fc38 	bl	80104cc <sniprintf>
    HAL_UART_Transmit(_uart, (uint8_t*)cmd, strlen(cmd), 100);
 8003c5c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003c60:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681c      	ldr	r4, [r3, #0]
 8003c68:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7fc fb2f 	bl	80002d0 <strlen>
 8003c72:	4603      	mov	r3, r0
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8003c7a:	2364      	movs	r3, #100	@ 0x64
 8003c7c:	4620      	mov	r0, r4
 8003c7e:	f007 fee7 	bl	800ba50 <HAL_UART_Transmit>

    // 3. Wait for '>' prompt
    index = 0;
 8003c82:	2300      	movs	r3, #0
 8003c84:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
    start = HAL_GetTick();
 8003c88:	f003 fdd0 	bl	800782c <HAL_GetTick>
 8003c8c:	f8c7 0294 	str.w	r0, [r7, #660]	@ 0x294
    memset(resp, 0, sizeof(resp));
 8003c90:	f107 0314 	add.w	r3, r7, #20
 8003c94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c98:	2100      	movs	r1, #0
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f00c fd08 	bl	80106b0 <memset>

    while ((HAL_GetTick() - start) < 3000) {
 8003ca0:	e058      	b.n	8003d54 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x1e4>
        if (HAL_UART_Receive(_uart, &ch, 1, 10) == HAL_OK) {
 8003ca2:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003ca6:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	6818      	ldr	r0, [r3, #0]
 8003cae:	f107 0113 	add.w	r1, r7, #19
 8003cb2:	230a      	movs	r3, #10
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f007 ff56 	bl	800bb66 <HAL_UART_Receive>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	bf0c      	ite	eq
 8003cc0:	2301      	moveq	r3, #1
 8003cc2:	2300      	movne	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d041      	beq.n	8003d4e <_ZN7ESP826610sendRawTcpEPKctS1_j+0x1de>
            if (index < sizeof(resp) - 1) {
 8003cca:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 8003cce:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8003cd2:	d83f      	bhi.n	8003d54 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x1e4>
                resp[index++] = ch;
 8003cd4:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 8003cd8:	1c5a      	adds	r2, r3, #1
 8003cda:	f8c7 229c 	str.w	r2, [r7, #668]	@ 0x29c
 8003cde:	f507 7228 	add.w	r2, r7, #672	@ 0x2a0
 8003ce2:	f2a2 228d 	subw	r2, r2, #653	@ 0x28d
 8003ce6:	7811      	ldrb	r1, [r2, #0]
 8003ce8:	f507 7228 	add.w	r2, r7, #672	@ 0x2a0
 8003cec:	f5a2 7223 	sub.w	r2, r2, #652	@ 0x28c
 8003cf0:	54d1      	strb	r1, [r2, r3]
                resp[index] = '\0';
 8003cf2:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003cf6:	f5a3 7223 	sub.w	r2, r3, #652	@ 0x28c
 8003cfa:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 8003cfe:	4413      	add	r3, r2
 8003d00:	2200      	movs	r2, #0
 8003d02:	701a      	strb	r2, [r3, #0]

                if (ch == '>') {
 8003d04:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003d08:	f2a3 238d 	subw	r3, r3, #653	@ 0x28d
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	2b3e      	cmp	r3, #62	@ 0x3e
 8003d10:	d10b      	bne.n	8003d2a <_ZN7ESP826610sendRawTcpEPKctS1_j+0x1ba>
                    debugPrint("[ESP RX] > prompt received\r\n");
 8003d12:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003d16:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003d1a:	496c      	ldr	r1, [pc, #432]	@ (8003ecc <_ZN7ESP826610sendRawTcpEPKctS1_j+0x35c>)
 8003d1c:	6818      	ldr	r0, [r3, #0]
 8003d1e:	f7ff fb79 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    promptReceived = true;
 8003d22:	2301      	movs	r3, #1
 8003d24:	f887 329b 	strb.w	r3, [r7, #667]	@ 0x29b
                    break;
 8003d28:	e023      	b.n	8003d72 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x202>
                }

                if (strstr(resp, "ERROR")) {
 8003d2a:	f107 0314 	add.w	r3, r7, #20
 8003d2e:	4968      	ldr	r1, [pc, #416]	@ (8003ed0 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x360>)
 8003d30:	4618      	mov	r0, r3
 8003d32:	f00c fcc5 	bl	80106c0 <strstr>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00b      	beq.n	8003d54 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x1e4>
                    debugPrint("[ESP RX] ERROR after CIPSEND\r\n");
 8003d3c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003d40:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003d44:	4963      	ldr	r1, [pc, #396]	@ (8003ed4 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x364>)
 8003d46:	6818      	ldr	r0, [r3, #0]
 8003d48:	f7ff fb64 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    goto fail;
 8003d4c:	e11b      	b.n	8003f86 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x416>
                }
            }
        } else {
            vTaskDelay(pdMS_TO_TICKS(1));
 8003d4e:	2001      	movs	r0, #1
 8003d50:	f009 fc3a 	bl	800d5c8 <vTaskDelay>
    while ((HAL_GetTick() - start) < 3000) {
 8003d54:	f003 fd6a 	bl	800782c <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8003d64:	4293      	cmp	r3, r2
 8003d66:	bf94      	ite	ls
 8003d68:	2301      	movls	r3, #1
 8003d6a:	2300      	movhi	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d197      	bne.n	8003ca2 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x132>
        }
    }

    if (!promptReceived) {
 8003d72:	f897 329b 	ldrb.w	r3, [r7, #667]	@ 0x29b
 8003d76:	f083 0301 	eor.w	r3, r3, #1
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d008      	beq.n	8003d92 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x222>
        debugPrint("[ESP] CIPSEND prompt '>' not received (timeout)\r\n");
 8003d80:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003d84:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003d88:	4953      	ldr	r1, [pc, #332]	@ (8003ed8 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x368>)
 8003d8a:	6818      	ldr	r0, [r3, #0]
 8003d8c:	f7ff fb42 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
        goto fail;
 8003d90:	e0f9      	b.n	8003f86 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x416>
    }

    // 4. Send actual data
    HAL_UART_Transmit(_uart, (uint8_t*)data, len, 1000);
 8003d92:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003d96:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	6818      	ldr	r0, [r3, #0]
 8003d9e:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003da8:	f5a3 7128 	sub.w	r1, r3, #672	@ 0x2a0
 8003dac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003db0:	6809      	ldr	r1, [r1, #0]
 8003db2:	f007 fe4d 	bl	800ba50 <HAL_UART_Transmit>
    debugPrint("[ESP TX] ");
 8003db6:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003dba:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003dbe:	4947      	ldr	r1, [pc, #284]	@ (8003edc <_ZN7ESP826610sendRawTcpEPKctS1_j+0x36c>)
 8003dc0:	6818      	ldr	r0, [r3, #0]
 8003dc2:	f7ff fb27 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
    debugPrint(data);
 8003dc6:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003dca:	f5a3 7228 	sub.w	r2, r3, #672	@ 0x2a0
 8003dce:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003dd2:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003dd6:	6811      	ldr	r1, [r2, #0]
 8003dd8:	6818      	ldr	r0, [r3, #0]
 8003dda:	f7ff fb1b 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>

    // 5. Wait for "SEND OK"
    index = 0;
 8003dde:	2300      	movs	r3, #0
 8003de0:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
    start = HAL_GetTick();
 8003de4:	f003 fd22 	bl	800782c <HAL_GetTick>
 8003de8:	f8c7 0294 	str.w	r0, [r7, #660]	@ 0x294
    memset(resp, 0, sizeof(resp));
 8003dec:	f107 0314 	add.w	r3, r7, #20
 8003df0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003df4:	2100      	movs	r1, #0
 8003df6:	4618      	mov	r0, r3
 8003df8:	f00c fc5a 	bl	80106b0 <memset>


    while ((HAL_GetTick() - start) < 5000) {
 8003dfc:	e07b      	b.n	8003ef6 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x386>
        if (HAL_UART_Receive(_uart, &ch, 1, 10) == HAL_OK) {
 8003dfe:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003e02:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6818      	ldr	r0, [r3, #0]
 8003e0a:	f107 0113 	add.w	r1, r7, #19
 8003e0e:	230a      	movs	r3, #10
 8003e10:	2201      	movs	r2, #1
 8003e12:	f007 fea8 	bl	800bb66 <HAL_UART_Receive>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	bf0c      	ite	eq
 8003e1c:	2301      	moveq	r3, #1
 8003e1e:	2300      	movne	r3, #0
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d064      	beq.n	8003ef0 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x380>
            if (index < sizeof(resp) - 1) {
 8003e26:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 8003e2a:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8003e2e:	d862      	bhi.n	8003ef6 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x386>
                resp[index++] = ch;
 8003e30:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 8003e34:	1c5a      	adds	r2, r3, #1
 8003e36:	f8c7 229c 	str.w	r2, [r7, #668]	@ 0x29c
 8003e3a:	f507 7228 	add.w	r2, r7, #672	@ 0x2a0
 8003e3e:	f2a2 228d 	subw	r2, r2, #653	@ 0x28d
 8003e42:	7811      	ldrb	r1, [r2, #0]
 8003e44:	f507 7228 	add.w	r2, r7, #672	@ 0x2a0
 8003e48:	f5a2 7223 	sub.w	r2, r2, #652	@ 0x28c
 8003e4c:	54d1      	strb	r1, [r2, r3]
                resp[index] = '\0';
 8003e4e:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003e52:	f5a3 7223 	sub.w	r2, r3, #652	@ 0x28c
 8003e56:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 8003e5a:	4413      	add	r3, r2
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	701a      	strb	r2, [r3, #0]

                if (strstr(resp, "SEND OK")) {
 8003e60:	f107 0314 	add.w	r3, r7, #20
 8003e64:	491e      	ldr	r1, [pc, #120]	@ (8003ee0 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x370>)
 8003e66:	4618      	mov	r0, r3
 8003e68:	f00c fc2a 	bl	80106c0 <strstr>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00b      	beq.n	8003e8a <_ZN7ESP826610sendRawTcpEPKctS1_j+0x31a>
                    debugPrint("[ESP RX] SEND OK received\r\n");
 8003e72:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003e76:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003e7a:	491a      	ldr	r1, [pc, #104]	@ (8003ee4 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x374>)
 8003e7c:	6818      	ldr	r0, [r3, #0]
 8003e7e:	f7ff fac9 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    success = true;
 8003e82:	2301      	movs	r3, #1
 8003e84:	f887 329a 	strb.w	r3, [r7, #666]	@ 0x29a
                    break;
 8003e88:	e045      	b.n	8003f16 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x3a6>
                }
                if (strstr(resp, "ERROR") || strstr(resp, "FAIL")) {
 8003e8a:	f107 0314 	add.w	r3, r7, #20
 8003e8e:	4910      	ldr	r1, [pc, #64]	@ (8003ed0 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x360>)
 8003e90:	4618      	mov	r0, r3
 8003e92:	f00c fc15 	bl	80106c0 <strstr>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d108      	bne.n	8003eae <_ZN7ESP826610sendRawTcpEPKctS1_j+0x33e>
 8003e9c:	f107 0314 	add.w	r3, r7, #20
 8003ea0:	4911      	ldr	r1, [pc, #68]	@ (8003ee8 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x378>)
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f00c fc0c 	bl	80106c0 <strstr>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d023      	beq.n	8003ef6 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x386>
                    debugPrint("[ESP RX] ERROR or FAIL received after data\r\n");
 8003eae:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003eb2:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003eb6:	490d      	ldr	r1, [pc, #52]	@ (8003eec <_ZN7ESP826610sendRawTcpEPKctS1_j+0x37c>)
 8003eb8:	6818      	ldr	r0, [r3, #0]
 8003eba:	f7ff faab 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
                    break;
 8003ebe:	e02a      	b.n	8003f16 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x3a6>
 8003ec0:	08012b84 	.word	0x08012b84
 8003ec4:	08012ba0 	.word	0x08012ba0
 8003ec8:	08012bbc 	.word	0x08012bbc
 8003ecc:	08012ad4 	.word	0x08012ad4
 8003ed0:	08012930 	.word	0x08012930
 8003ed4:	08012af4 	.word	0x08012af4
 8003ed8:	08012bcc 	.word	0x08012bcc
 8003edc:	08012910 	.word	0x08012910
 8003ee0:	08012b14 	.word	0x08012b14
 8003ee4:	08012b1c 	.word	0x08012b1c
 8003ee8:	08012938 	.word	0x08012938
 8003eec:	08012c00 	.word	0x08012c00
                }
            }
        } else {
            vTaskDelay(pdMS_TO_TICKS(1));
 8003ef0:	2001      	movs	r0, #1
 8003ef2:	f009 fb69 	bl	800d5c8 <vTaskDelay>
    while ((HAL_GetTick() - start) < 5000) {
 8003ef6:	f003 fc99 	bl	800782c <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003f06:	4293      	cmp	r3, r2
 8003f08:	bf94      	ite	ls
 8003f0a:	2301      	movls	r3, #1
 8003f0c:	2300      	movhi	r3, #0
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f47f af74 	bne.w	8003dfe <_ZN7ESP826610sendRawTcpEPKctS1_j+0x28e>
        }
    }

    // 6. Close connection (always!)
    snprintf(cmd, sizeof(cmd), "AT+CIPCLOSE\r\n");
 8003f16:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003f1a:	4a38      	ldr	r2, [pc, #224]	@ (8003ffc <_ZN7ESP826610sendRawTcpEPKctS1_j+0x48c>)
 8003f1c:	2180      	movs	r1, #128	@ 0x80
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f00c fad4 	bl	80104cc <sniprintf>
    HAL_UART_Transmit(_uart, (uint8_t*)cmd, strlen(cmd), 100);
 8003f24:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003f28:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681c      	ldr	r4, [r3, #0]
 8003f30:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7fc f9cb 	bl	80002d0 <strlen>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8003f42:	2364      	movs	r3, #100	@ 0x64
 8003f44:	4620      	mov	r0, r4
 8003f46:	f007 fd83 	bl	800ba50 <HAL_UART_Transmit>
    debugPrint("[ESP TX] AT+CIPCLOSE\r\n");
 8003f4a:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003f4e:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003f52:	492b      	ldr	r1, [pc, #172]	@ (8004000 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x490>)
 8003f54:	6818      	ldr	r0, [r3, #0]
 8003f56:	f7ff fa5d 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
    HAL_UART_Receive(_uart, &ch, 1, 100); // absorb any 'CLOSED'
 8003f5a:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003f5e:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	6818      	ldr	r0, [r3, #0]
 8003f66:	f107 0113 	add.w	r1, r7, #19
 8003f6a:	2364      	movs	r3, #100	@ 0x64
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f007 fdfa 	bl	800bb66 <HAL_UART_Receive>

    busy = false;
 8003f72:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003f76:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	725a      	strb	r2, [r3, #9]
    return success;
 8003f80:	f897 329a 	ldrb.w	r3, [r7, #666]	@ 0x29a
 8003f84:	e035      	b.n	8003ff2 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x482>

fail:
    // Awaryjne zamknicie po bdzie
    snprintf(cmd, sizeof(cmd), "AT+CIPCLOSE\r\n");
 8003f86:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003f8a:	4a1c      	ldr	r2, [pc, #112]	@ (8003ffc <_ZN7ESP826610sendRawTcpEPKctS1_j+0x48c>)
 8003f8c:	2180      	movs	r1, #128	@ 0x80
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f00c fa9c 	bl	80104cc <sniprintf>
    HAL_UART_Transmit(_uart, (uint8_t*)cmd, strlen(cmd), 100);
 8003f94:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003f98:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681c      	ldr	r4, [r3, #0]
 8003fa0:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7fc f993 	bl	80002d0 <strlen>
 8003faa:	4603      	mov	r3, r0
 8003fac:	b29a      	uxth	r2, r3
 8003fae:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8003fb2:	2364      	movs	r3, #100	@ 0x64
 8003fb4:	4620      	mov	r0, r4
 8003fb6:	f007 fd4b 	bl	800ba50 <HAL_UART_Transmit>
    debugPrint("[ESP] Sent CIPCLOSE after failure\r\n");
 8003fba:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003fbe:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003fc2:	4910      	ldr	r1, [pc, #64]	@ (8004004 <_ZN7ESP826610sendRawTcpEPKctS1_j+0x494>)
 8003fc4:	6818      	ldr	r0, [r3, #0]
 8003fc6:	f7ff fa25 	bl	8003414 <_ZN7ESP826610debugPrintEPKc>
    HAL_UART_Receive(_uart, &ch, 1, 100);
 8003fca:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003fce:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6818      	ldr	r0, [r3, #0]
 8003fd6:	f107 0113 	add.w	r1, r7, #19
 8003fda:	2364      	movs	r3, #100	@ 0x64
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f007 fdc2 	bl	800bb66 <HAL_UART_Receive>

    busy = false;
 8003fe2:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003fe6:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2200      	movs	r2, #0
 8003fee:	725a      	strb	r2, [r3, #9]
    return false;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f507 7729 	add.w	r7, r7, #676	@ 0x2a4
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd90      	pop	{r4, r7, pc}
 8003ffc:	08012b5c 	.word	0x08012b5c
 8004000:	08012b6c 	.word	0x08012b6c
 8004004:	08012c30 	.word	0x08012c30

08004008 <_Z22sendDiagnosticsOverTCPR7ESP8266>:


extern QueueHandle_t weatherQueue;
weatherData current;

void sendDiagnosticsOverTCP(ESP8266& esp) {
 8004008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800400a:	f5ad 7d0b 	sub.w	sp, sp, #556	@ 0x22c
 800400e:	af02      	add	r7, sp, #8
 8004010:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8004014:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8004018:	6018      	str	r0, [r3, #0]
    const char* serverIp = "13.218.166.58";
 800401a:	4b54      	ldr	r3, [pc, #336]	@ (800416c <_Z22sendDiagnosticsOverTCPR7ESP8266+0x164>)
 800401c:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
    const uint16_t port = 5678;
 8004020:	f241 632e 	movw	r3, #5678	@ 0x162e
 8004024:	f8a7 3212 	strh.w	r3, [r7, #530]	@ 0x212
    char json[512];
    int len = 0;
 8004028:	2300      	movs	r3, #0
 800402a:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c

    len += snprintf(json + len, sizeof(json) - len,
 800402e:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8004032:	f107 020c 	add.w	r2, r7, #12
 8004036:	18d0      	adds	r0, r2, r3
 8004038:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 800403c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8004040:	4a4b      	ldr	r2, [pc, #300]	@ (8004170 <_Z22sendDiagnosticsOverTCPR7ESP8266+0x168>)
 8004042:	4619      	mov	r1, r3
 8004044:	f00c fa42 	bl	80104cc <sniprintf>
 8004048:	4602      	mov	r2, r0
 800404a:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 800404e:	4413      	add	r3, r2
 8004050:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
        "{"
        "\"device\":\"esp01\","
        "\"tasks\":{");

    for (uint32_t i = 0; i < WatchdogManager::instance().taskCount; ++i) {
 8004054:	2300      	movs	r3, #0
 8004056:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 800405a:	e03d      	b.n	80040d8 <_Z22sendDiagnosticsOverTCPR7ESP8266+0xd0>
        const auto& task = WatchdogManager::instance().tasks[i];
 800405c:	f003 fa48 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 8004060:	4603      	mov	r3, r0
 8004062:	f8d7 1218 	ldr.w	r1, [r7, #536]	@ 0x218
 8004066:	4618      	mov	r0, r3
 8004068:	f000 f9b2 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 800406c:	f8c7 020c 	str.w	r0, [r7, #524]	@ 0x20c
        len += snprintf(json + len, sizeof(json) - len,
 8004070:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8004074:	f107 020c 	add.w	r2, r7, #12
 8004078:	18d4      	adds	r4, r2, r3
 800407a:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 800407e:	f5c3 7500 	rsb	r5, r3, #512	@ 0x200
            "\"%s\":%lu%s",
            task.name,
 8004082:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8004086:	681e      	ldr	r6, [r3, #0]
            uxTaskGetStackHighWaterMark(task.handle),
 8004088:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800408c:	685b      	ldr	r3, [r3, #4]
        len += snprintf(json + len, sizeof(json) - len,
 800408e:	4618      	mov	r0, r3
 8004090:	f009 feec 	bl	800de6c <uxTaskGetStackHighWaterMark>
 8004094:	6038      	str	r0, [r7, #0]
            (i < WatchdogManager::instance().taskCount - 1) ? "," : ""
 8004096:	f003 fa2b 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 800409a:	4603      	mov	r3, r0
 800409c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80040a0:	3b01      	subs	r3, #1
        len += snprintf(json + len, sizeof(json) - len,
 80040a2:	f8d7 2218 	ldr.w	r2, [r7, #536]	@ 0x218
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d201      	bcs.n	80040ae <_Z22sendDiagnosticsOverTCPR7ESP8266+0xa6>
 80040aa:	4b32      	ldr	r3, [pc, #200]	@ (8004174 <_Z22sendDiagnosticsOverTCPR7ESP8266+0x16c>)
 80040ac:	e000      	b.n	80040b0 <_Z22sendDiagnosticsOverTCPR7ESP8266+0xa8>
 80040ae:	4b32      	ldr	r3, [pc, #200]	@ (8004178 <_Z22sendDiagnosticsOverTCPR7ESP8266+0x170>)
 80040b0:	9301      	str	r3, [sp, #4]
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	9300      	str	r3, [sp, #0]
 80040b6:	4633      	mov	r3, r6
 80040b8:	4a30      	ldr	r2, [pc, #192]	@ (800417c <_Z22sendDiagnosticsOverTCPR7ESP8266+0x174>)
 80040ba:	4629      	mov	r1, r5
 80040bc:	4620      	mov	r0, r4
 80040be:	f00c fa05 	bl	80104cc <sniprintf>
 80040c2:	4602      	mov	r2, r0
 80040c4:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 80040c8:	4413      	add	r3, r2
 80040ca:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
    for (uint32_t i = 0; i < WatchdogManager::instance().taskCount; ++i) {
 80040ce:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80040d2:	3301      	adds	r3, #1
 80040d4:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 80040d8:	f003 fa0a 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 80040dc:	4603      	mov	r3, r0
 80040de:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80040e2:	f8d7 2218 	ldr.w	r2, [r7, #536]	@ 0x218
 80040e6:	429a      	cmp	r2, r3
 80040e8:	bf34      	ite	cc
 80040ea:	2301      	movcc	r3, #1
 80040ec:	2300      	movcs	r3, #0
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1b3      	bne.n	800405c <_Z22sendDiagnosticsOverTCPR7ESP8266+0x54>
        );
    }

    len += snprintf(json + len, sizeof(json) - len,
 80040f4:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 80040f8:	f107 020c 	add.w	r2, r7, #12
 80040fc:	18d4      	adds	r4, r2, r3
 80040fe:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8004102:	f5c3 7500 	rsb	r5, r3, #512	@ 0x200
 8004106:	f00a fee3 	bl	800eed0 <xPortGetFreeHeapSize>
 800410a:	4606      	mov	r6, r0
 800410c:	f00a feec 	bl	800eee8 <xPortGetMinimumEverFreeHeapSize>
 8004110:	4603      	mov	r3, r0
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	4633      	mov	r3, r6
 8004116:	4a1a      	ldr	r2, [pc, #104]	@ (8004180 <_Z22sendDiagnosticsOverTCPR7ESP8266+0x178>)
 8004118:	4629      	mov	r1, r5
 800411a:	4620      	mov	r0, r4
 800411c:	f00c f9d6 	bl	80104cc <sniprintf>
 8004120:	4602      	mov	r2, r0
 8004122:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8004126:	4413      	add	r3, r2
 8004128:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
        "}",
        xPortGetFreeHeapSize(),
        xPortGetMinimumEverFreeHeapSize()
    );

    if (esp.sendRawTcp(serverIp, port, json, len)) {
 800412c:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8004130:	f107 020c 	add.w	r2, r7, #12
 8004134:	f507 7108 	add.w	r1, r7, #544	@ 0x220
 8004138:	f5a1 7007 	sub.w	r0, r1, #540	@ 0x21c
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	4613      	mov	r3, r2
 8004140:	f241 622e 	movw	r2, #5678	@ 0x162e
 8004144:	f8d7 1214 	ldr.w	r1, [r7, #532]	@ 0x214
 8004148:	6800      	ldr	r0, [r0, #0]
 800414a:	f7ff fd11 	bl	8003b70 <_ZN7ESP826610sendRawTcpEPKctS1_j>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d003      	beq.n	800415c <_Z22sendDiagnosticsOverTCPR7ESP8266+0x154>
        uartPrint("Diagnostics sent OK\n");
 8004154:	480b      	ldr	r0, [pc, #44]	@ (8004184 <_Z22sendDiagnosticsOverTCPR7ESP8266+0x17c>)
 8004156:	f001 f98b 	bl	8005470 <uartPrint>
    } else {
        uartPrint("Diagnostics send FAILED\n");
    }
}
 800415a:	e002      	b.n	8004162 <_Z22sendDiagnosticsOverTCPR7ESP8266+0x15a>
        uartPrint("Diagnostics send FAILED\n");
 800415c:	480a      	ldr	r0, [pc, #40]	@ (8004188 <_Z22sendDiagnosticsOverTCPR7ESP8266+0x180>)
 800415e:	f001 f987 	bl	8005470 <uartPrint>
}
 8004162:	bf00      	nop
 8004164:	f507 7709 	add.w	r7, r7, #548	@ 0x224
 8004168:	46bd      	mov	sp, r7
 800416a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800416c:	08012c54 	.word	0x08012c54
 8004170:	08012c64 	.word	0x08012c64
 8004174:	08012c80 	.word	0x08012c80
 8004178:	08012c84 	.word	0x08012c84
 800417c:	08012c88 	.word	0x08012c88
 8004180:	08012c94 	.word	0x08012c94
 8004184:	08012cb8 	.word	0x08012cb8
 8004188:	08012cd0 	.word	0x08012cd0

0800418c <_Z13ESP_wifi_taskPv>:



void ESP_wifi_task(void *argument)
{
 800418c:	b5b0      	push	{r4, r5, r7, lr}
 800418e:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 8004192:	af02      	add	r7, sp, #8
 8004194:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8004198:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 800419c:	6018      	str	r0, [r3, #0]
	Led* led = (Led*)argument;
 800419e:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80041a2:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
	ESP8266 esp(&huart3, &huart2);
 80041ac:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 80041b0:	4a72      	ldr	r2, [pc, #456]	@ (800437c <_Z13ESP_wifi_taskPv+0x1f0>)
 80041b2:	4973      	ldr	r1, [pc, #460]	@ (8004380 <_Z13ESP_wifi_taskPv+0x1f4>)
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7ff f90f 	bl	80033d8 <_ZN7ESP8266C1EP20__UART_HandleTypeDefS1_>
	uartPrint("=== ESP WiFi Task started ===\r\n");
 80041ba:	4872      	ldr	r0, [pc, #456]	@ (8004384 <_Z13ESP_wifi_taskPv+0x1f8>)
 80041bc:	f001 f958 	bl	8005470 <uartPrint>
	WatchdogManager::instance().registerTask("WifiTask", xTaskGetCurrentTaskHandle(), 60);
 80041c0:	f003 f996 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 80041c4:	4604      	mov	r4, r0
 80041c6:	f009 fec3 	bl	800df50 <xTaskGetCurrentTaskHandle>
 80041ca:	4602      	mov	r2, r0
 80041cc:	233c      	movs	r3, #60	@ 0x3c
 80041ce:	496e      	ldr	r1, [pc, #440]	@ (8004388 <_Z13ESP_wifi_taskPv+0x1fc>)
 80041d0:	4620      	mov	r0, r4
 80041d2:	f003 f9b5 	bl	8007540 <_ZN15WatchdogManager12registerTaskEPKcP19tskTaskControlBlockm>

    bool connected = false;
 80041d6:	2300      	movs	r3, #0
 80041d8:	f887 3237 	strb.w	r3, [r7, #567]	@ 0x237
    //char cmd[64];
    static char resp[1000];
    char WapiKey[] = "7WWRU5F5YMN25XGB";
 80041dc:	4b6b      	ldr	r3, [pc, #428]	@ (800438c <_Z13ESP_wifi_taskPv+0x200>)
 80041de:	f507 7404 	add.w	r4, r7, #528	@ 0x210
 80041e2:	461d      	mov	r5, r3
 80041e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80041e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80041e8:	682b      	ldr	r3, [r5, #0]
 80041ea:	7023      	strb	r3, [r4, #0]
    //char RapiKey[] = "HN2XX9NLQRQPK4J2";
    TickType_t previousCycleStart = xTaskGetTickCount();
 80041ec:	f009 fb38 	bl	800d860 <xTaskGetTickCount>
 80041f0:	4603      	mov	r3, r0
 80041f2:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    for (;;) {
		uartPrint("Stack remaining in %s task: %u\n", "esp_wifi_task", uxTaskGetStackHighWaterMark(nullptr));
 80041f6:	2000      	movs	r0, #0
 80041f8:	f009 fe38 	bl	800de6c <uxTaskGetStackHighWaterMark>
 80041fc:	4603      	mov	r3, r0
 80041fe:	461a      	mov	r2, r3
 8004200:	4963      	ldr	r1, [pc, #396]	@ (8004390 <_Z13ESP_wifi_taskPv+0x204>)
 8004202:	4864      	ldr	r0, [pc, #400]	@ (8004394 <_Z13ESP_wifi_taskPv+0x208>)
 8004204:	f001 f934 	bl	8005470 <uartPrint>
        while (!connected)
 8004208:	e025      	b.n	8004256 <_Z13ESP_wifi_taskPv+0xca>
        {
            // Prba poczenia
            connected = esp.connectToWiFi("INEA-3981", "c6uAX4eG", resp, sizeof(resp));
 800420a:	f507 7009 	add.w	r0, r7, #548	@ 0x224
 800420e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	4b60      	ldr	r3, [pc, #384]	@ (8004398 <_Z13ESP_wifi_taskPv+0x20c>)
 8004216:	4a61      	ldr	r2, [pc, #388]	@ (800439c <_Z13ESP_wifi_taskPv+0x210>)
 8004218:	4961      	ldr	r1, [pc, #388]	@ (80043a0 <_Z13ESP_wifi_taskPv+0x214>)
 800421a:	f7ff f9c5 	bl	80035a8 <_ZN7ESP826613connectToWiFiEPKcS1_Pcj>
 800421e:	4603      	mov	r3, r0
 8004220:	f887 3237 	strb.w	r3, [r7, #567]	@ 0x237
            uartPrint(resp);
 8004224:	485c      	ldr	r0, [pc, #368]	@ (8004398 <_Z13ESP_wifi_taskPv+0x20c>)
 8004226:	f001 f923 	bl	8005470 <uartPrint>

            if (connected) {
 800422a:	f897 3237 	ldrb.w	r3, [r7, #567]	@ 0x237
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <_Z13ESP_wifi_taskPv+0xae>
                uartPrint("CONNECTED TO WIFI!\r\n");
 8004232:	485c      	ldr	r0, [pc, #368]	@ (80043a4 <_Z13ESP_wifi_taskPv+0x218>)
 8004234:	f001 f91c 	bl	8005470 <uartPrint>
 8004238:	e002      	b.n	8004240 <_Z13ESP_wifi_taskPv+0xb4>
            } else {
                uartPrint("CONNECTION TO WIFI FAILED!\r\n");
 800423a:	485b      	ldr	r0, [pc, #364]	@ (80043a8 <_Z13ESP_wifi_taskPv+0x21c>)
 800423c:	f001 f918 	bl	8005470 <uartPrint>
            }
            WatchdogManager::instance().notifyAlive("WifiTask");
 8004240:	f003 f956 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 8004244:	4603      	mov	r3, r0
 8004246:	4950      	ldr	r1, [pc, #320]	@ (8004388 <_Z13ESP_wifi_taskPv+0x1fc>)
 8004248:	4618      	mov	r0, r3
 800424a:	f003 f9a5 	bl	8007598 <_ZN15WatchdogManager11notifyAliveEPKc>
            vTaskDelay(pdMS_TO_TICKS(5000));
 800424e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8004252:	f009 f9b9 	bl	800d5c8 <vTaskDelay>
        while (!connected)
 8004256:	f897 3237 	ldrb.w	r3, [r7, #567]	@ 0x237
 800425a:	f083 0301 	eor.w	r3, r3, #1
 800425e:	b2db      	uxtb	r3, r3
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1d2      	bne.n	800420a <_Z13ESP_wifi_taskPv+0x7e>
        }

        // Sprawdzenie statusu co 10 sekund
        if (!esp.isConnected("INEA-3981")) {
 8004264:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 8004268:	494d      	ldr	r1, [pc, #308]	@ (80043a0 <_Z13ESP_wifi_taskPv+0x214>)
 800426a:	4618      	mov	r0, r3
 800426c:	f7ff fa30 	bl	80036d0 <_ZN7ESP826611isConnectedEPKc>
 8004270:	4603      	mov	r3, r0
 8004272:	f083 0301 	eor.w	r3, r3, #1
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00b      	beq.n	8004294 <_Z13ESP_wifi_taskPv+0x108>
            uartPrint("WIFI LOST! Reconnecting...\r\n");
 800427c:	484b      	ldr	r0, [pc, #300]	@ (80043ac <_Z13ESP_wifi_taskPv+0x220>)
 800427e:	f001 f8f7 	bl	8005470 <uartPrint>
            connected = false;
 8004282:	2300      	movs	r3, #0
 8004284:	f887 3237 	strb.w	r3, [r7, #567]	@ 0x237
            led->set_freq(100);
 8004288:	2164      	movs	r1, #100	@ 0x64
 800428a:	f8d7 0230 	ldr.w	r0, [r7, #560]	@ 0x230
 800428e:	f000 fec5 	bl	800501c <_ZN3Led8set_freqEt>
 8004292:	e064      	b.n	800435e <_Z13ESP_wifi_taskPv+0x1d2>

        }else{
        	uartPrint("WIFI Connected - all is good\r\n");
 8004294:	4846      	ldr	r0, [pc, #280]	@ (80043b0 <_Z13ESP_wifi_taskPv+0x224>)
 8004296:	f001 f8eb 	bl	8005470 <uartPrint>
        	led->set_freq(2000);
 800429a:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800429e:	f8d7 0230 	ldr.w	r0, [r7, #560]	@ 0x230
 80042a2:	f000 febb 	bl	800501c <_ZN3Led8set_freqEt>
        	if (xQueuePeek(weatherQueue, &current, 0) == pdPASS) {
 80042a6:	4b43      	ldr	r3, [pc, #268]	@ (80043b4 <_Z13ESP_wifi_taskPv+0x228>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2200      	movs	r2, #0
 80042ac:	4942      	ldr	r1, [pc, #264]	@ (80043b8 <_Z13ESP_wifi_taskPv+0x22c>)
 80042ae:	4618      	mov	r0, r3
 80042b0:	f008 fd42 	bl	800cd38 <xQueuePeek>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	bf0c      	ite	eq
 80042ba:	2301      	moveq	r3, #1
 80042bc:	2300      	movne	r3, #0
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d01d      	beq.n	8004300 <_Z13ESP_wifi_taskPv+0x174>
        	    if (esp.sendToThingSpeak(WapiKey, current.temperature, current.humidity, current.pres)) {
 80042c4:	4b3c      	ldr	r3, [pc, #240]	@ (80043b8 <_Z13ESP_wifi_taskPv+0x22c>)
 80042c6:	edd3 7a00 	vldr	s15, [r3]
 80042ca:	4b3b      	ldr	r3, [pc, #236]	@ (80043b8 <_Z13ESP_wifi_taskPv+0x22c>)
 80042cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80042d0:	4b39      	ldr	r3, [pc, #228]	@ (80043b8 <_Z13ESP_wifi_taskPv+0x22c>)
 80042d2:	689a      	ldr	r2, [r3, #8]
 80042d4:	f507 7104 	add.w	r1, r7, #528	@ 0x210
 80042d8:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 80042dc:	eef0 0a47 	vmov.f32	s1, s14
 80042e0:	eeb0 0a67 	vmov.f32	s0, s15
 80042e4:	4618      	mov	r0, r3
 80042e6:	f7ff fa2f 	bl	8003748 <_ZN7ESP826616sendToThingSpeakEPKcffl>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d003      	beq.n	80042f8 <_Z13ESP_wifi_taskPv+0x16c>
        	        uartPrint("ThingSpeak OK\r\n");
 80042f0:	4832      	ldr	r0, [pc, #200]	@ (80043bc <_Z13ESP_wifi_taskPv+0x230>)
 80042f2:	f001 f8bd 	bl	8005470 <uartPrint>
 80042f6:	e006      	b.n	8004306 <_Z13ESP_wifi_taskPv+0x17a>
        	    } else {
        	        uartPrint("ThingSpeak FAIL\r\n");
 80042f8:	4831      	ldr	r0, [pc, #196]	@ (80043c0 <_Z13ESP_wifi_taskPv+0x234>)
 80042fa:	f001 f8b9 	bl	8005470 <uartPrint>
 80042fe:	e002      	b.n	8004306 <_Z13ESP_wifi_taskPv+0x17a>
        	    }
        	}else{
        		uartPrint("weatherQueue FAILED\r\n");
 8004300:	4830      	ldr	r0, [pc, #192]	@ (80043c4 <_Z13ESP_wifi_taskPv+0x238>)
 8004302:	f001 f8b5 	bl	8005470 <uartPrint>
        	}
        	vTaskDelay(pdMS_TO_TICKS(1000));
 8004306:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800430a:	f009 f95d 	bl	800d5c8 <vTaskDelay>
        	sendDiagnosticsOverTCP(esp);
 800430e:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff fe78 	bl	8004008 <_Z22sendDiagnosticsOverTCPR7ESP8266>
        	ESPMessage msg;
        	while (xQueueReceive(logQueue, &msg, 0) == pdPASS) {
 8004318:	e011      	b.n	800433e <_Z13ESP_wifi_taskPv+0x1b2>
        	    esp.sendRawTcp("13.218.166.58", 5678, msg.payload, strlen(msg.payload));
 800431a:	f107 0308 	add.w	r3, r7, #8
 800431e:	3301      	adds	r3, #1
 8004320:	4618      	mov	r0, r3
 8004322:	f7fb ffd5 	bl	80002d0 <strlen>
 8004326:	4602      	mov	r2, r0
 8004328:	f107 0308 	add.w	r3, r7, #8
 800432c:	3301      	adds	r3, #1
 800432e:	f507 7009 	add.w	r0, r7, #548	@ 0x224
 8004332:	9200      	str	r2, [sp, #0]
 8004334:	f241 622e 	movw	r2, #5678	@ 0x162e
 8004338:	4923      	ldr	r1, [pc, #140]	@ (80043c8 <_Z13ESP_wifi_taskPv+0x23c>)
 800433a:	f7ff fc19 	bl	8003b70 <_ZN7ESP826610sendRawTcpEPKctS1_j>
        	while (xQueueReceive(logQueue, &msg, 0) == pdPASS) {
 800433e:	4b23      	ldr	r3, [pc, #140]	@ (80043cc <_Z13ESP_wifi_taskPv+0x240>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f107 0108 	add.w	r1, r7, #8
 8004346:	2200      	movs	r2, #0
 8004348:	4618      	mov	r0, r3
 800434a:	f008 fb03 	bl	800c954 <xQueueReceive>
 800434e:	4603      	mov	r3, r0
 8004350:	2b01      	cmp	r3, #1
 8004352:	bf0c      	ite	eq
 8004354:	2301      	moveq	r3, #1
 8004356:	2300      	movne	r3, #0
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1dd      	bne.n	800431a <_Z13ESP_wifi_taskPv+0x18e>
        	}

        }
        WatchdogManager::instance().notifyAlive("WifiTask");
 800435e:	f003 f8c7 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 8004362:	4603      	mov	r3, r0
 8004364:	4908      	ldr	r1, [pc, #32]	@ (8004388 <_Z13ESP_wifi_taskPv+0x1fc>)
 8004366:	4618      	mov	r0, r3
 8004368:	f003 f916 	bl	8007598 <_ZN15WatchdogManager11notifyAliveEPKc>

        vTaskDelayUntil(&previousCycleStart, pdMS_TO_TICKS(30000));
 800436c:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 8004370:	f247 5130 	movw	r1, #30000	@ 0x7530
 8004374:	4618      	mov	r0, r3
 8004376:	f009 f8a7 	bl	800d4c8 <vTaskDelayUntil>


    }
 800437a:	e73c      	b.n	80041f6 <_Z13ESP_wifi_taskPv+0x6a>
 800437c:	20000fa8 	.word	0x20000fa8
 8004380:	20000ff0 	.word	0x20000ff0
 8004384:	08012cec 	.word	0x08012cec
 8004388:	08012d0c 	.word	0x08012d0c
 800438c:	08012e14 	.word	0x08012e14
 8004390:	08012d18 	.word	0x08012d18
 8004394:	08012d28 	.word	0x08012d28
 8004398:	200002f4 	.word	0x200002f4
 800439c:	08012d48 	.word	0x08012d48
 80043a0:	08012d54 	.word	0x08012d54
 80043a4:	08012d60 	.word	0x08012d60
 80043a8:	08012d78 	.word	0x08012d78
 80043ac:	08012d98 	.word	0x08012d98
 80043b0:	08012db8 	.word	0x08012db8
 80043b4:	20000e10 	.word	0x20000e10
 80043b8:	20000024 	.word	0x20000024
 80043bc:	08012dd8 	.word	0x08012dd8
 80043c0:	08012de8 	.word	0x08012de8
 80043c4:	08012dfc 	.word	0x08012dfc
 80043c8:	08012c54 	.word	0x08012c54
 80043cc:	20000e0c 	.word	0x20000e0c

080043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>:
      empty() const noexcept { return size() == 0; }

      // Element access.
      [[__nodiscard__]]
      _GLIBCXX17_CONSTEXPR reference
      operator[](size_type __n) noexcept
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return _M_elems[__n];
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	4613      	mov	r3, r2
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	4413      	add	r3, r2
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	4413      	add	r3, r2
      }
 80043e8:	4618      	mov	r0, r3
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	4a07      	ldr	r2, [pc, #28]	@ (8004420 <vApplicationGetIdleTaskMemory+0x2c>)
 8004404:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	4a06      	ldr	r2, [pc, #24]	@ (8004424 <vApplicationGetIdleTaskMemory+0x30>)
 800440a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2280      	movs	r2, #128	@ 0x80
 8004410:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8004412:	bf00      	nop
 8004414:	3714      	adds	r7, #20
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	200006e0 	.word	0x200006e0
 8004424:	20000788 	.word	0x20000788

08004428 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8004428:	b5b0      	push	{r4, r5, r7, lr}
 800442a:	b088      	sub	sp, #32
 800442c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800442e:	4b0a      	ldr	r3, [pc, #40]	@ (8004458 <MX_FREERTOS_Init+0x30>)
 8004430:	1d3c      	adds	r4, r7, #4
 8004432:	461d      	mov	r5, r3
 8004434:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004436:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004438:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800443c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8004440:	1d3b      	adds	r3, r7, #4
 8004442:	2100      	movs	r1, #0
 8004444:	4618      	mov	r0, r3
 8004446:	f007 ff74 	bl	800c332 <osThreadCreate>
 800444a:	4603      	mov	r3, r0
 800444c:	4a03      	ldr	r2, [pc, #12]	@ (800445c <MX_FREERTOS_Init+0x34>)
 800444e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8004450:	bf00      	nop
 8004452:	3720      	adds	r7, #32
 8004454:	46bd      	mov	sp, r7
 8004456:	bdb0      	pop	{r4, r5, r7, pc}
 8004458:	08012e34 	.word	0x08012e34
 800445c:	200006dc 	.word	0x200006dc

08004460 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8004468:	2001      	movs	r0, #1
 800446a:	f007 ffae 	bl	800c3ca <osDelay>
 800446e:	e7fb      	b.n	8004468 <StartDefaultTask+0x8>

08004470 <_ZN7GC9A01AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDefmS3_mS3_mS3_m>:
#include "my_app.h"

volatile bool dmaTransferComplete = true;
static uint16_t lineBuf[512];

GC9A01A::GC9A01A(SPI_HandleTypeDef *hspi,
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
 800447c:	603b      	str	r3, [r7, #0]
                 GPIO_TypeDef *cs_gpio, uint32_t cs_pin,
                 GPIO_TypeDef *dc_gpio, uint32_t dc_pin,
                 GPIO_TypeDef *bl_gpio, uint32_t bl_pin,
                 GPIO_TypeDef *rst_gpio, uint32_t rst_pin)
    : hspi_(hspi),
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	601a      	str	r2, [r3, #0]
      cs_gpio_(cs_gpio), cs_pin_(cs_pin),
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	609a      	str	r2, [r3, #8]
      dc_gpio_(dc_gpio), dc_pin_(dc_pin),
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	69ba      	ldr	r2, [r7, #24]
 8004494:	60da      	str	r2, [r3, #12]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	69fa      	ldr	r2, [r7, #28]
 800449a:	611a      	str	r2, [r3, #16]
      bl_gpio_(bl_gpio), bl_pin_(bl_pin),
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6a3a      	ldr	r2, [r7, #32]
 80044a0:	615a      	str	r2, [r3, #20]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044a6:	619a      	str	r2, [r3, #24]
      rst_gpio_(rst_gpio), rst_pin_(rst_pin) {}
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044ac:	61da      	str	r2, [r3, #28]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044b2:	621a      	str	r2, [r3, #32]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
	...

080044c4 <_ZN7GC9A01A4initEv>:

void GC9A01A::init() {
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(cs_gpio_, cs_pin_, GPIO_PIN_SET);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6858      	ldr	r0, [r3, #4]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	2201      	movs	r2, #1
 80044d8:	4619      	mov	r1, r3
 80044da:	f004 fabd 	bl	8008a58 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(dc_gpio_, dc_pin_, GPIO_PIN_SET);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	68d8      	ldr	r0, [r3, #12]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	2201      	movs	r2, #1
 80044ea:	4619      	mov	r1, r3
 80044ec:	f004 fab4 	bl	8008a58 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(rst_gpio_, rst_pin_, GPIO_PIN_RESET);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	69d8      	ldr	r0, [r3, #28]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	2200      	movs	r2, #0
 80044fc:	4619      	mov	r1, r3
 80044fe:	f004 faab 	bl	8008a58 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8004502:	2064      	movs	r0, #100	@ 0x64
 8004504:	f003 f99e 	bl	8007844 <HAL_Delay>
    HAL_GPIO_WritePin(rst_gpio_, rst_pin_, GPIO_PIN_SET);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	69d8      	ldr	r0, [r3, #28]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	b29b      	uxth	r3, r3
 8004512:	2201      	movs	r2, #1
 8004514:	4619      	mov	r1, r3
 8004516:	f004 fa9f 	bl	8008a58 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800451a:	2064      	movs	r0, #100	@ 0x64
 800451c:	f003 f992 	bl	8007844 <HAL_Delay>

    const uint8_t *addr = INIT_CMD;
 8004520:	4b19      	ldr	r3, [pc, #100]	@ (8004588 <_ZN7GC9A01A4initEv+0xc4>)
 8004522:	60fb      	str	r3, [r7, #12]
    while (*addr > 0) {
 8004524:	e01e      	b.n	8004564 <_ZN7GC9A01A4initEv+0xa0>
        uint8_t cmd = *addr++;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	1c5a      	adds	r2, r3, #1
 800452a:	60fa      	str	r2, [r7, #12]
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	72fb      	strb	r3, [r7, #11]
        uint8_t x = *addr++;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	1c5a      	adds	r2, r3, #1
 8004534:	60fa      	str	r2, [r7, #12]
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	72bb      	strb	r3, [r7, #10]
        uint8_t numArgs = x & 0x7F;
 800453a:	7abb      	ldrb	r3, [r7, #10]
 800453c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004540:	727b      	strb	r3, [r7, #9]
        configureParam(cmd, (uint8_t *)addr, numArgs);
 8004542:	7a7b      	ldrb	r3, [r7, #9]
 8004544:	7af9      	ldrb	r1, [r7, #11]
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 f81f 	bl	800458c <_ZN7GC9A01A14configureParamEhPhh>
        addr += numArgs;
 800454e:	7a7b      	ldrb	r3, [r7, #9]
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	4413      	add	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]
        if (x & 0x80) HAL_Delay(150);
 8004556:	f997 300a 	ldrsb.w	r3, [r7, #10]
 800455a:	2b00      	cmp	r3, #0
 800455c:	da02      	bge.n	8004564 <_ZN7GC9A01A4initEv+0xa0>
 800455e:	2096      	movs	r0, #150	@ 0x96
 8004560:	f003 f970 	bl	8007844 <HAL_Delay>
    while (*addr > 0) {
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1dc      	bne.n	8004526 <_ZN7GC9A01A4initEv+0x62>
    }

    HAL_GPIO_WritePin(bl_gpio_, bl_pin_, GPIO_PIN_SET);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6958      	ldr	r0, [r3, #20]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	699b      	ldr	r3, [r3, #24]
 8004574:	b29b      	uxth	r3, r3
 8004576:	2201      	movs	r2, #1
 8004578:	4619      	mov	r1, r3
 800457a:	f004 fa6d 	bl	8008a58 <HAL_GPIO_WritePin>
}
 800457e:	bf00      	nop
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	08013010 	.word	0x08013010

0800458c <_ZN7GC9A01A14configureParamEhPhh>:

void GC9A01A::configureParam(uint8_t command, uint8_t *data, uint8_t n_data) {
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	607a      	str	r2, [r7, #4]
 8004596:	461a      	mov	r2, r3
 8004598:	460b      	mov	r3, r1
 800459a:	72fb      	strb	r3, [r7, #11]
 800459c:	4613      	mov	r3, r2
 800459e:	72bb      	strb	r3, [r7, #10]
    startSpiTransaction();
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f000 fa98 	bl	8004ad6 <_ZN7GC9A01A19startSpiTransactionEv>
    setSpiDataSize(SPI_DATASIZE_8BIT);
 80045a6:	2100      	movs	r1, #0
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f000 fa89 	bl	8004ac0 <_ZN7GC9A01A14setSpiDataSizeEm>
    transmitCommand(command);
 80045ae:	7afb      	ldrb	r3, [r7, #11]
 80045b0:	4619      	mov	r1, r3
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f000 fab1 	bl	8004b1a <_ZN7GC9A01A15transmitCommandEh>
    HAL_SPI_Transmit(hspi_, data, n_data, 100);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6818      	ldr	r0, [r3, #0]
 80045bc:	7abb      	ldrb	r3, [r7, #10]
 80045be:	b29a      	uxth	r2, r3
 80045c0:	2364      	movs	r3, #100	@ 0x64
 80045c2:	6879      	ldr	r1, [r7, #4]
 80045c4:	f006 f9ad 	bl	800a922 <HAL_SPI_Transmit>
    endSpiTransaction();
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f000 fa95 	bl	8004af8 <_ZN7GC9A01A17endSpiTransactionEv>
}
 80045ce:	bf00      	nop
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <_ZN7GC9A01A13setAddrWindowEtttt>:

void GC9A01A::setAddrWindow(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h) {
 80045d6:	b580      	push	{r7, lr}
 80045d8:	b086      	sub	sp, #24
 80045da:	af00      	add	r7, sp, #0
 80045dc:	60f8      	str	r0, [r7, #12]
 80045de:	4608      	mov	r0, r1
 80045e0:	4611      	mov	r1, r2
 80045e2:	461a      	mov	r2, r3
 80045e4:	4603      	mov	r3, r0
 80045e6:	817b      	strh	r3, [r7, #10]
 80045e8:	460b      	mov	r3, r1
 80045ea:	813b      	strh	r3, [r7, #8]
 80045ec:	4613      	mov	r3, r2
 80045ee:	80fb      	strh	r3, [r7, #6]
    uint16_t x2 = x1 + w - 1;
 80045f0:	897a      	ldrh	r2, [r7, #10]
 80045f2:	88fb      	ldrh	r3, [r7, #6]
 80045f4:	4413      	add	r3, r2
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	82fb      	strh	r3, [r7, #22]
    uint16_t y2 = y1 + h - 1;
 80045fe:	893a      	ldrh	r2, [r7, #8]
 8004600:	8c3b      	ldrh	r3, [r7, #32]
 8004602:	4413      	add	r3, r2
 8004604:	b29b      	uxth	r3, r3
 8004606:	3b01      	subs	r3, #1
 8004608:	b29b      	uxth	r3, r3
 800460a:	82bb      	strh	r3, [r7, #20]

    setSpiDataSize(SPI_DATASIZE_8BIT);
 800460c:	2100      	movs	r1, #0
 800460e:	68f8      	ldr	r0, [r7, #12]
 8004610:	f000 fa56 	bl	8004ac0 <_ZN7GC9A01A14setSpiDataSizeEm>
    transmitCommand(0x2A); // CASET
 8004614:	212a      	movs	r1, #42	@ 0x2a
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f000 fa7f 	bl	8004b1a <_ZN7GC9A01A15transmitCommandEh>
    setSpiDataSize(SPI_DATASIZE_16BIT);
 800461c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004620:	68f8      	ldr	r0, [r7, #12]
 8004622:	f000 fa4d 	bl	8004ac0 <_ZN7GC9A01A14setSpiDataSizeEm>
    transmitData(1, &x1);
 8004626:	f107 030a 	add.w	r3, r7, #10
 800462a:	461a      	mov	r2, r3
 800462c:	2101      	movs	r1, #1
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 fa96 	bl	8004b60 <_ZN7GC9A01A12transmitDataEjPt>
    transmitData(1, &x2);
 8004634:	f107 0316 	add.w	r3, r7, #22
 8004638:	461a      	mov	r2, r3
 800463a:	2101      	movs	r1, #1
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f000 fa8f 	bl	8004b60 <_ZN7GC9A01A12transmitDataEjPt>

    setSpiDataSize(SPI_DATASIZE_8BIT);
 8004642:	2100      	movs	r1, #0
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 fa3b 	bl	8004ac0 <_ZN7GC9A01A14setSpiDataSizeEm>
    transmitCommand(0x2B); // RASET
 800464a:	212b      	movs	r1, #43	@ 0x2b
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f000 fa64 	bl	8004b1a <_ZN7GC9A01A15transmitCommandEh>
    setSpiDataSize(SPI_DATASIZE_16BIT);
 8004652:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 fa32 	bl	8004ac0 <_ZN7GC9A01A14setSpiDataSizeEm>
    transmitData(1, &y1);
 800465c:	f107 0308 	add.w	r3, r7, #8
 8004660:	461a      	mov	r2, r3
 8004662:	2101      	movs	r1, #1
 8004664:	68f8      	ldr	r0, [r7, #12]
 8004666:	f000 fa7b 	bl	8004b60 <_ZN7GC9A01A12transmitDataEjPt>
    transmitData(1, &y2);
 800466a:	f107 0314 	add.w	r3, r7, #20
 800466e:	461a      	mov	r2, r3
 8004670:	2101      	movs	r1, #1
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 fa74 	bl	8004b60 <_ZN7GC9A01A12transmitDataEjPt>

    setSpiDataSize(SPI_DATASIZE_8BIT);
 8004678:	2100      	movs	r1, #0
 800467a:	68f8      	ldr	r0, [r7, #12]
 800467c:	f000 fa20 	bl	8004ac0 <_ZN7GC9A01A14setSpiDataSizeEm>
    transmitCommand(0x2C); // RAMWR
 8004680:	212c      	movs	r1, #44	@ 0x2c
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	f000 fa49 	bl	8004b1a <_ZN7GC9A01A15transmitCommandEh>
}
 8004688:	bf00      	nop
 800468a:	3718      	adds	r7, #24
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <_ZN7GC9A01A10drawPixelsEttPttt>:
    setSpiDataSize(SPI_DATASIZE_16BIT);
    transmitData(1, &color);
    endSpiTransaction();
}

void GC9A01A::drawPixels(uint16_t x, uint16_t y, uint16_t *color, uint16_t width, uint16_t height) {
 8004690:	b580      	push	{r7, lr}
 8004692:	b088      	sub	sp, #32
 8004694:	af02      	add	r7, sp, #8
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	607b      	str	r3, [r7, #4]
 800469a:	460b      	mov	r3, r1
 800469c:	817b      	strh	r3, [r7, #10]
 800469e:	4613      	mov	r3, r2
 80046a0:	813b      	strh	r3, [r7, #8]
    startSpiTransaction();
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f000 fa17 	bl	8004ad6 <_ZN7GC9A01A19startSpiTransactionEv>
    setAddrWindow(x, y, width, height);
 80046a8:	8c38      	ldrh	r0, [r7, #32]
 80046aa:	893a      	ldrh	r2, [r7, #8]
 80046ac:	8979      	ldrh	r1, [r7, #10]
 80046ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	4603      	mov	r3, r0
 80046b4:	68f8      	ldr	r0, [r7, #12]
 80046b6:	f7ff ff8e 	bl	80045d6 <_ZN7GC9A01A13setAddrWindowEtttt>
    setSpiDataSize(SPI_DATASIZE_16BIT);
 80046ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 f9fe 	bl	8004ac0 <_ZN7GC9A01A14setSpiDataSizeEm>
    for (size_t i = 0; i < height; ++i) {
 80046c4:	2300      	movs	r3, #0
 80046c6:	617b      	str	r3, [r7, #20]
 80046c8:	e00e      	b.n	80046e8 <_ZN7GC9A01A10drawPixelsEttPttt+0x58>
        transmitData(width, color + i * width);
 80046ca:	8c39      	ldrh	r1, [r7, #32]
 80046cc:	8c3b      	ldrh	r3, [r7, #32]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	fb02 f303 	mul.w	r3, r2, r3
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	4413      	add	r3, r2
 80046da:	461a      	mov	r2, r3
 80046dc:	68f8      	ldr	r0, [r7, #12]
 80046de:	f000 fa3f 	bl	8004b60 <_ZN7GC9A01A12transmitDataEjPt>
    for (size_t i = 0; i < height; ++i) {
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	3301      	adds	r3, #1
 80046e6:	617b      	str	r3, [r7, #20]
 80046e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d3ec      	bcc.n	80046ca <_ZN7GC9A01A10drawPixelsEttPttt+0x3a>
    }
    endSpiTransaction();
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f000 fa01 	bl	8004af8 <_ZN7GC9A01A17endSpiTransactionEv>
}
 80046f6:	bf00      	nop
 80046f8:	3718      	adds	r7, #24
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <_ZN7GC9A01A8fillRectEttttt>:
//        transmitColor(color);
//    }
//    endSpiTransaction();
//}

void GC9A01A::fillRect(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color) {
 80046fe:	b590      	push	{r4, r7, lr}
 8004700:	f5ad 7d03 	sub.w	sp, sp, #524	@ 0x20c
 8004704:	af02      	add	r7, sp, #8
 8004706:	f507 7400 	add.w	r4, r7, #512	@ 0x200
 800470a:	f5a4 74fa 	sub.w	r4, r4, #500	@ 0x1f4
 800470e:	6020      	str	r0, [r4, #0]
 8004710:	460c      	mov	r4, r1
 8004712:	4610      	mov	r0, r2
 8004714:	4619      	mov	r1, r3
 8004716:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800471a:	f5a3 73fb 	sub.w	r3, r3, #502	@ 0x1f6
 800471e:	4622      	mov	r2, r4
 8004720:	801a      	strh	r2, [r3, #0]
 8004722:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004726:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800472a:	4602      	mov	r2, r0
 800472c:	801a      	strh	r2, [r3, #0]
 800472e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004732:	f5a3 73fd 	sub.w	r3, r3, #506	@ 0x1fa
 8004736:	460a      	mov	r2, r1
 8004738:	801a      	strh	r2, [r3, #0]
    startSpiTransaction();
 800473a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800473e:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8004742:	6818      	ldr	r0, [r3, #0]
 8004744:	f000 f9c7 	bl	8004ad6 <_ZN7GC9A01A19startSpiTransactionEv>
    setAddrWindow(x, y, width, height);
 8004748:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800474c:	f5a3 73fd 	sub.w	r3, r3, #506	@ 0x1fa
 8004750:	881c      	ldrh	r4, [r3, #0]
 8004752:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004756:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800475a:	881a      	ldrh	r2, [r3, #0]
 800475c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004760:	f5a3 73fb 	sub.w	r3, r3, #502	@ 0x1f6
 8004764:	8819      	ldrh	r1, [r3, #0]
 8004766:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800476a:	f5a3 70fa 	sub.w	r0, r3, #500	@ 0x1f4
 800476e:	f8b7 3210 	ldrh.w	r3, [r7, #528]	@ 0x210
 8004772:	9300      	str	r3, [sp, #0]
 8004774:	4623      	mov	r3, r4
 8004776:	6800      	ldr	r0, [r0, #0]
 8004778:	f7ff ff2d 	bl	80045d6 <_ZN7GC9A01A13setAddrWindowEtttt>
    setSpiDataSize(SPI_DATASIZE_16BIT);
 800477c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004780:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8004784:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004788:	6818      	ldr	r0, [r3, #0]
 800478a:	f000 f999 	bl	8004ac0 <_ZN7GC9A01A14setSpiDataSizeEm>

    const uint32_t total_pixels = width * height;
 800478e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004792:	f5a3 73fd 	sub.w	r3, r3, #506	@ 0x1fa
 8004796:	881b      	ldrh	r3, [r3, #0]
 8004798:	f8b7 2210 	ldrh.w	r2, [r7, #528]	@ 0x210
 800479c:	fb02 f303 	mul.w	r3, r2, r3
 80047a0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4

    // Bufor tymczasowy  np. 240 pixeli = 480 bajtw
    static const uint16_t block_size = 240;
    uint8_t buf[block_size * 2];

    for (uint16_t i = 0; i < block_size; ++i) {
 80047a4:	2300      	movs	r3, #0
 80047a6:	f8a7 31fe 	strh.w	r3, [r7, #510]	@ 0x1fe
 80047aa:	e01d      	b.n	80047e8 <_ZN7GC9A01A8fillRectEttttt+0xea>
        buf[2 * i] = color >> 8;
 80047ac:	f8b7 3214 	ldrh.w	r3, [r7, #532]	@ 0x214
 80047b0:	0a1b      	lsrs	r3, r3, #8
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	@ 0x1fe
 80047b8:	005b      	lsls	r3, r3, #1
 80047ba:	b2d1      	uxtb	r1, r2
 80047bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80047c0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80047c4:	54d1      	strb	r1, [r2, r3]
        buf[2 * i + 1] = color & 0xFF;
 80047c6:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	@ 0x1fe
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	3301      	adds	r3, #1
 80047ce:	f8b7 2214 	ldrh.w	r2, [r7, #532]	@ 0x214
 80047d2:	b2d1      	uxtb	r1, r2
 80047d4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80047d8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80047dc:	54d1      	strb	r1, [r2, r3]
    for (uint16_t i = 0; i < block_size; ++i) {
 80047de:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	@ 0x1fe
 80047e2:	3301      	adds	r3, #1
 80047e4:	f8a7 31fe 	strh.w	r3, [r7, #510]	@ 0x1fe
 80047e8:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	@ 0x1fe
 80047ec:	2bef      	cmp	r3, #239	@ 0xef
 80047ee:	d9dd      	bls.n	80047ac <_ZN7GC9A01A8fillRectEttttt+0xae>
    }

    uint32_t remaining = total_pixels;
 80047f0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80047f4:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
    while (remaining > 0) {
 80047f8:	e01d      	b.n	8004836 <_ZN7GC9A01A8fillRectEttttt+0x138>
        uint16_t to_send = (remaining > block_size) ? block_size : remaining;
 80047fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80047fe:	2bf0      	cmp	r3, #240	@ 0xf0
 8004800:	bf28      	it	cs
 8004802:	23f0      	movcs	r3, #240	@ 0xf0
 8004804:	f8a7 31f2 	strh.w	r3, [r7, #498]	@ 0x1f2
        HAL_SPI_Transmit(hspi_, buf, to_send * 2, HAL_MAX_DELAY);
 8004808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800480c:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	6818      	ldr	r0, [r3, #0]
 8004814:	f8b7 31f2 	ldrh.w	r3, [r7, #498]	@ 0x1f2
 8004818:	005b      	lsls	r3, r3, #1
 800481a:	b29a      	uxth	r2, r3
 800481c:	f107 0110 	add.w	r1, r7, #16
 8004820:	f04f 33ff 	mov.w	r3, #4294967295
 8004824:	f006 f87d 	bl	800a922 <HAL_SPI_Transmit>
        remaining -= to_send;
 8004828:	f8b7 31f2 	ldrh.w	r3, [r7, #498]	@ 0x1f2
 800482c:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
    while (remaining > 0) {
 8004836:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1dd      	bne.n	80047fa <_ZN7GC9A01A8fillRectEttttt+0xfc>
    }

    endSpiTransaction();
 800483e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004842:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8004846:	6818      	ldr	r0, [r3, #0]
 8004848:	f000 f956 	bl	8004af8 <_ZN7GC9A01A17endSpiTransactionEv>
}
 800484c:	bf00      	nop
 800484e:	f507 7701 	add.w	r7, r7, #516	@ 0x204
 8004852:	46bd      	mov	sp, r7
 8004854:	bd90      	pop	{r4, r7, pc}

08004856 <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh>:
    }
}

void GC9A01A::drawCharToBuffer(uint16_t* buffer, uint16_t width, uint16_t height,
                               char c, uint16_t fgColor, uint16_t bgColor,
                               const fontStruct* font, uint8_t scale) {
 8004856:	b480      	push	{r7}
 8004858:	b08f      	sub	sp, #60	@ 0x3c
 800485a:	af00      	add	r7, sp, #0
 800485c:	60f8      	str	r0, [r7, #12]
 800485e:	60b9      	str	r1, [r7, #8]
 8004860:	4611      	mov	r1, r2
 8004862:	461a      	mov	r2, r3
 8004864:	460b      	mov	r3, r1
 8004866:	80fb      	strh	r3, [r7, #6]
 8004868:	4613      	mov	r3, r2
 800486a:	80bb      	strh	r3, [r7, #4]
    if (c < font->start || c > font->end) return;
 800486c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800486e:	799b      	ldrb	r3, [r3, #6]
 8004870:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8004874:	429a      	cmp	r2, r3
 8004876:	f0c0 8088 	bcc.w	800498a <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x134>
 800487a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800487c:	79db      	ldrb	r3, [r3, #7]
 800487e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8004882:	429a      	cmp	r2, r3
 8004884:	f200 8081 	bhi.w	800498a <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x134>

    uint16_t index = (c - font->start) * font->width;
 8004888:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800488c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800488e:	7992      	ldrb	r2, [r2, #6]
 8004890:	1a9b      	subs	r3, r3, r2
 8004892:	b29b      	uxth	r3, r3
 8004894:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004896:	7a12      	ldrb	r2, [r2, #8]
 8004898:	fb13 f302 	smulbb	r3, r3, r2
 800489c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    for (int col = 0; col < font->width; col++) {
 800489e:	2300      	movs	r3, #0
 80048a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80048a2:	e06b      	b.n	800497c <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x126>
        uint32_t line = (font->height > 8)
 80048a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048a6:	7a5b      	ldrb	r3, [r3, #9]
            ? ((const uint16_t*)font->bitmap)[index + col]
 80048a8:	2b08      	cmp	r3, #8
 80048aa:	d908      	bls.n	80048be <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x68>
 80048ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 80048b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048b4:	440b      	add	r3, r1
 80048b6:	005b      	lsls	r3, r3, #1
 80048b8:	4413      	add	r3, r2
 80048ba:	881b      	ldrh	r3, [r3, #0]
 80048bc:	e006      	b.n	80048cc <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x76>
            : ((const uint8_t*)font->bitmap)[index + col];
 80048be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 80048c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80048c6:	440a      	add	r2, r1
 80048c8:	4413      	add	r3, r2
 80048ca:	781b      	ldrb	r3, [r3, #0]
        uint32_t line = (font->height > 8)
 80048cc:	623b      	str	r3, [r7, #32]

        for (int row = 0; row < font->height; row++) {
 80048ce:	2300      	movs	r3, #0
 80048d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80048d2:	e04a      	b.n	800496a <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x114>
            uint16_t pixelColor = (line & (1 << row)) ? fgColor : bgColor;
 80048d4:	2201      	movs	r2, #1
 80048d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d8:	fa02 f303 	lsl.w	r3, r2, r3
 80048dc:	461a      	mov	r2, r3
 80048de:	6a3b      	ldr	r3, [r7, #32]
 80048e0:	4013      	ands	r3, r2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d002      	beq.n	80048ec <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x96>
 80048e6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80048ea:	e001      	b.n	80048f0 <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x9a>
 80048ec:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80048f0:	83fb      	strh	r3, [r7, #30]

            for (int dx = 0; dx < scale; dx++) {
 80048f2:	2300      	movs	r3, #0
 80048f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048f6:	e030      	b.n	800495a <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x104>
                for (int dy = 0; dy < scale; dy++) {
 80048f8:	2300      	movs	r3, #0
 80048fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048fc:	e025      	b.n	800494a <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0xf4>
                    int px = (col * scale + dx);
 80048fe:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8004902:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004904:	fb02 f303 	mul.w	r3, r2, r3
 8004908:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800490a:	4413      	add	r3, r2
 800490c:	61bb      	str	r3, [r7, #24]
                    int py = (row * scale + dy);
 800490e:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8004912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004914:	fb02 f303 	mul.w	r3, r2, r3
 8004918:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800491a:	4413      	add	r3, r2
 800491c:	617b      	str	r3, [r7, #20]
                    if (px < width && py < height) {
 800491e:	88fb      	ldrh	r3, [r7, #6]
 8004920:	69ba      	ldr	r2, [r7, #24]
 8004922:	429a      	cmp	r2, r3
 8004924:	da0e      	bge.n	8004944 <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0xee>
 8004926:	88bb      	ldrh	r3, [r7, #4]
 8004928:	697a      	ldr	r2, [r7, #20]
 800492a:	429a      	cmp	r2, r3
 800492c:	da0a      	bge.n	8004944 <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0xee>
                        buffer[py * width + px] = pixelColor;
 800492e:	88fb      	ldrh	r3, [r7, #6]
 8004930:	697a      	ldr	r2, [r7, #20]
 8004932:	fb03 f202 	mul.w	r2, r3, r2
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	4413      	add	r3, r2
 800493a:	005b      	lsls	r3, r3, #1
 800493c:	68ba      	ldr	r2, [r7, #8]
 800493e:	4413      	add	r3, r2
 8004940:	8bfa      	ldrh	r2, [r7, #30]
 8004942:	801a      	strh	r2, [r3, #0]
                for (int dy = 0; dy < scale; dy++) {
 8004944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004946:	3301      	adds	r3, #1
 8004948:	62bb      	str	r3, [r7, #40]	@ 0x28
 800494a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800494e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004950:	429a      	cmp	r2, r3
 8004952:	dbd4      	blt.n	80048fe <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0xa8>
            for (int dx = 0; dx < scale; dx++) {
 8004954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004956:	3301      	adds	r3, #1
 8004958:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800495a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800495e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004960:	429a      	cmp	r2, r3
 8004962:	dbc9      	blt.n	80048f8 <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0xa2>
        for (int row = 0; row < font->height; row++) {
 8004964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004966:	3301      	adds	r3, #1
 8004968:	633b      	str	r3, [r7, #48]	@ 0x30
 800496a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800496c:	7a5b      	ldrb	r3, [r3, #9]
 800496e:	461a      	mov	r2, r3
 8004970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004972:	4293      	cmp	r3, r2
 8004974:	dbae      	blt.n	80048d4 <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x7e>
    for (int col = 0; col < font->width; col++) {
 8004976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004978:	3301      	adds	r3, #1
 800497a:	637b      	str	r3, [r7, #52]	@ 0x34
 800497c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800497e:	7a1b      	ldrb	r3, [r3, #8]
 8004980:	461a      	mov	r2, r3
 8004982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004984:	4293      	cmp	r3, r2
 8004986:	db8d      	blt.n	80048a4 <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x4e>
 8004988:	e000      	b.n	800498c <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh+0x136>
    if (c < font->start || c > font->end) return;
 800498a:	bf00      	nop
                    }
                }
            }
        }
    }
}
 800498c:	373c      	adds	r7, #60	@ 0x3c
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
	...

08004998 <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh>:

void GC9A01A::drawTextGenFast(uint16_t x, uint16_t y, const char* str,
                              uint16_t color, uint16_t bgColor,
                              const fontStruct* font, uint8_t scale, uint8_t pos) {
 8004998:	b590      	push	{r4, r7, lr}
 800499a:	b091      	sub	sp, #68	@ 0x44
 800499c:	af06      	add	r7, sp, #24
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	607b      	str	r3, [r7, #4]
 80049a2:	460b      	mov	r3, r1
 80049a4:	817b      	strh	r3, [r7, #10]
 80049a6:	4613      	mov	r3, r2
 80049a8:	813b      	strh	r3, [r7, #8]
    size_t len = strlen(str);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fb fc90 	bl	80002d0 <strlen>
 80049b0:	61f8      	str	r0, [r7, #28]
    uint16_t charW = font->width * scale + 2;
 80049b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049b4:	7a1b      	ldrb	r3, [r3, #8]
 80049b6:	461a      	mov	r2, r3
 80049b8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80049bc:	b29b      	uxth	r3, r3
 80049be:	fb12 f303 	smulbb	r3, r2, r3
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	3302      	adds	r3, #2
 80049c6:	837b      	strh	r3, [r7, #26]
    uint16_t charH = font->height * scale;
 80049c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049ca:	7a5b      	ldrb	r3, [r3, #9]
 80049cc:	461a      	mov	r2, r3
 80049ce:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	fb12 f303 	smulbb	r3, r2, r3
 80049d8:	833b      	strh	r3, [r7, #24]
    uint16_t totalW = len * charW;
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	b29b      	uxth	r3, r3
 80049de:	8b7a      	ldrh	r2, [r7, #26]
 80049e0:	fb12 f303 	smulbb	r3, r2, r3
 80049e4:	82fb      	strh	r3, [r7, #22]

    if (pos == 1) {
 80049e6:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d104      	bne.n	80049f8 <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0x60>
        x = (width_ - totalW) / 2;
 80049ee:	8afb      	ldrh	r3, [r7, #22]
 80049f0:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80049f4:	085b      	lsrs	r3, r3, #1
 80049f6:	817b      	strh	r3, [r7, #10]
    }

    uint16_t* buffer = new uint16_t[totalW * charH];
 80049f8:	8afb      	ldrh	r3, [r7, #22]
 80049fa:	8b3a      	ldrh	r2, [r7, #24]
 80049fc:	fb02 f303 	mul.w	r3, r2, r3
 8004a00:	4a2e      	ldr	r2, [pc, #184]	@ (8004abc <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0x124>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d801      	bhi.n	8004a0a <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0x72>
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	e001      	b.n	8004a0e <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0x76>
 8004a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f00a fb54 	bl	800f0bc <_Znaj>
 8004a14:	4603      	mov	r3, r0
 8004a16:	613b      	str	r3, [r7, #16]
    if (!buffer) return;
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d04a      	beq.n	8004ab4 <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0x11c>

    // Wypenij tem
    for (size_t i = 0; i < totalW * charH; i++) buffer[i] = bgColor;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a22:	e008      	b.n	8004a36 <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0x9e>
 8004a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a26:	005b      	lsls	r3, r3, #1
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	4413      	add	r3, r2
 8004a2c:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8004a2e:	801a      	strh	r2, [r3, #0]
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	3301      	adds	r3, #1
 8004a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a36:	8afb      	ldrh	r3, [r7, #22]
 8004a38:	8b3a      	ldrh	r2, [r7, #24]
 8004a3a:	fb02 f303 	mul.w	r3, r2, r3
 8004a3e:	461a      	mov	r2, r3
 8004a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d3ee      	bcc.n	8004a24 <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0x8c>

    // Wypenij tekstem
    for (size_t i = 0; i < len; i++) {
 8004a46:	2300      	movs	r3, #0
 8004a48:	623b      	str	r3, [r7, #32]
 8004a4a:	e01e      	b.n	8004a8a <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0xf2>
        drawCharToBuffer(buffer + i * charW, totalW, charH, str[i], color, bgColor, font, scale);
 8004a4c:	8b7b      	ldrh	r3, [r7, #26]
 8004a4e:	6a3a      	ldr	r2, [r7, #32]
 8004a50:	fb02 f303 	mul.w	r3, r2, r3
 8004a54:	005b      	lsls	r3, r3, #1
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	18d1      	adds	r1, r2, r3
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	4413      	add	r3, r2
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	8b3c      	ldrh	r4, [r7, #24]
 8004a64:	8af8      	ldrh	r0, [r7, #22]
 8004a66:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8004a6a:	9204      	str	r2, [sp, #16]
 8004a6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a6e:	9203      	str	r2, [sp, #12]
 8004a70:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8004a72:	9202      	str	r2, [sp, #8]
 8004a74:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8004a76:	9201      	str	r2, [sp, #4]
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	4623      	mov	r3, r4
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f7ff fee9 	bl	8004856 <_ZN7GC9A01A16drawCharToBufferEPtttcttPK10fontStructh>
    for (size_t i = 0; i < len; i++) {
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	3301      	adds	r3, #1
 8004a88:	623b      	str	r3, [r7, #32]
 8004a8a:	6a3a      	ldr	r2, [r7, #32]
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d3dc      	bcc.n	8004a4c <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0xb4>
    }

    // Wylij jednorazowo
    drawPixels(x, y, buffer, totalW, charH);  // moesz te uy wersji z DMA
 8004a92:	893a      	ldrh	r2, [r7, #8]
 8004a94:	8979      	ldrh	r1, [r7, #10]
 8004a96:	8b3b      	ldrh	r3, [r7, #24]
 8004a98:	9301      	str	r3, [sp, #4]
 8004a9a:	8afb      	ldrh	r3, [r7, #22]
 8004a9c:	9300      	str	r3, [sp, #0]
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f7ff fdf5 	bl	8004690 <_ZN7GC9A01A10drawPixelsEttPttt>

    delete[] buffer;
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d004      	beq.n	8004ab6 <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0x11e>
 8004aac:	6938      	ldr	r0, [r7, #16]
 8004aae:	f00a fae3 	bl	800f078 <_ZdaPv>
 8004ab2:	e000      	b.n	8004ab6 <_ZN7GC9A01A15drawTextGenFastEttPKcttPK10fontStructhh+0x11e>
    if (!buffer) return;
 8004ab4:	bf00      	nop
}
 8004ab6:	372c      	adds	r7, #44	@ 0x2c
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd90      	pop	{r4, r7, pc}
 8004abc:	3ffffffc 	.word	0x3ffffffc

08004ac0 <_ZN7GC9A01A14setSpiDataSizeEm>:
    for (size_t i = 0; i < len; i++) {
        dest[i] = __builtin_bswap16(src[i]);
    }
}

void GC9A01A::setSpiDataSize(uint32_t) {
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
    // Nie wspierane w STM32F4  ignorowane.
}
 8004aca:	bf00      	nop
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr

08004ad6 <_ZN7GC9A01A19startSpiTransactionEv>:

void GC9A01A::startSpiTransaction() {
 8004ad6:	b580      	push	{r7, lr}
 8004ad8:	b082      	sub	sp, #8
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(cs_gpio_, cs_pin_, GPIO_PIN_RESET);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6858      	ldr	r0, [r3, #4]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	2200      	movs	r2, #0
 8004aea:	4619      	mov	r1, r3
 8004aec:	f003 ffb4 	bl	8008a58 <HAL_GPIO_WritePin>
}
 8004af0:	bf00      	nop
 8004af2:	3708      	adds	r7, #8
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <_ZN7GC9A01A17endSpiTransactionEv>:

void GC9A01A::endSpiTransaction() {
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(cs_gpio_, cs_pin_, GPIO_PIN_SET);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6858      	ldr	r0, [r3, #4]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	f003 ffa3 	bl	8008a58 <HAL_GPIO_WritePin>
}
 8004b12:	bf00      	nop
 8004b14:	3708      	adds	r7, #8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <_ZN7GC9A01A15transmitCommandEh>:

void GC9A01A::transmitCommand(uint8_t command) {
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b082      	sub	sp, #8
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
 8004b22:	460b      	mov	r3, r1
 8004b24:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(dc_gpio_, dc_pin_, GPIO_PIN_RESET);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68d8      	ldr	r0, [r3, #12]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	2200      	movs	r2, #0
 8004b32:	4619      	mov	r1, r3
 8004b34:	f003 ff90 	bl	8008a58 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi_, &command, 1, 100);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6818      	ldr	r0, [r3, #0]
 8004b3c:	1cf9      	adds	r1, r7, #3
 8004b3e:	2364      	movs	r3, #100	@ 0x64
 8004b40:	2201      	movs	r2, #1
 8004b42:	f005 feee 	bl	800a922 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(dc_gpio_, dc_pin_, GPIO_PIN_SET);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68d8      	ldr	r0, [r3, #12]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	2201      	movs	r2, #1
 8004b52:	4619      	mov	r1, r3
 8004b54:	f003 ff80 	bl	8008a58 <HAL_GPIO_WritePin>
}
 8004b58:	bf00      	nop
 8004b5a:	3708      	adds	r7, #8
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <_ZN7GC9A01A12transmitDataEjPt>:

void GC9A01A::transmitData(size_t n, uint16_t *data) {
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
    for (size_t i = 0; i < n; ++i) {
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	617b      	str	r3, [r7, #20]
 8004b70:	e01a      	b.n	8004ba8 <_ZN7GC9A01A12transmitDataEjPt+0x48>
        uint8_t buf[2] = {
            static_cast<uint8_t>(data[i] >> 8),
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	005b      	lsls	r3, r3, #1
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	4413      	add	r3, r2
 8004b7a:	881b      	ldrh	r3, [r3, #0]
 8004b7c:	0a1b      	lsrs	r3, r3, #8
 8004b7e:	b29b      	uxth	r3, r3
            static_cast<uint8_t>(data[i] & 0xFF)
        };
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	743b      	strb	r3, [r7, #16]
            static_cast<uint8_t>(data[i] & 0xFF)
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	881b      	ldrh	r3, [r3, #0]
        };
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	747b      	strb	r3, [r7, #17]
        HAL_SPI_Transmit(hspi_, buf, 2, 100);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6818      	ldr	r0, [r3, #0]
 8004b96:	f107 0110 	add.w	r1, r7, #16
 8004b9a:	2364      	movs	r3, #100	@ 0x64
 8004b9c:	2202      	movs	r2, #2
 8004b9e:	f005 fec0 	bl	800a922 <HAL_SPI_Transmit>
    for (size_t i = 0; i < n; ++i) {
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	617b      	str	r3, [r7, #20]
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d3e0      	bcc.n	8004b72 <_ZN7GC9A01A12transmitDataEjPt+0x12>
    }
}
 8004bb0:	bf00      	nop
 8004bb2:	bf00      	nop
 8004bb4:	3718      	adds	r7, #24
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}

08004bba <_ZNK7GC9A01A8getWidthEv>:
        static_cast<uint8_t>(color & 0xFF)
    };
    HAL_SPI_Transmit(hspi_, buf, 2, 100);
}

size_t GC9A01A::getWidth() const { return width_; }
 8004bba:	b480      	push	{r7}
 8004bbc:	b083      	sub	sp, #12
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
 8004bc2:	23f0      	movs	r3, #240	@ 0xf0
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <_ZNK7GC9A01A9getHeightEv>:
size_t GC9A01A::getHeight() const { return height_; }
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	23f0      	movs	r3, #240	@ 0xf0
 8004bda:	4618      	mov	r0, r3
 8004bdc:	370c      	adds	r7, #12
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
	...

08004be8 <_ZN7GC9A01A14drawBitmap1bitEPKhtttt>:
//    }
//
//    endSpiTransaction();
//}

void GC9A01A::drawBitmap1bit(const uint8_t* img, uint16_t w, uint16_t h, uint16_t color0, uint16_t color1) {
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b08e      	sub	sp, #56	@ 0x38
 8004bec:	af02      	add	r7, sp, #8
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	4611      	mov	r1, r2
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	80fb      	strh	r3, [r7, #6]
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	80bb      	strh	r3, [r7, #4]
    const uint32_t totalPixels = w * h;
 8004bfe:	88fb      	ldrh	r3, [r7, #6]
 8004c00:	88ba      	ldrh	r2, [r7, #4]
 8004c02:	fb02 f303 	mul.w	r3, r2, r3
 8004c06:	623b      	str	r3, [r7, #32]
    const uint16_t blockSize = 512;  // maks. liczba pikseli na raz
 8004c08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c0c:	83fb      	strh	r3, [r7, #30]

    const uint8_t* src = img;
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	61bb      	str	r3, [r7, #24]
    uint32_t bitIndex = 0;
 8004c12:	2300      	movs	r3, #0
 8004c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t remaining = totalPixels;
 8004c16:	6a3b      	ldr	r3, [r7, #32]
 8004c18:	62bb      	str	r3, [r7, #40]	@ 0x28

    _drawTaskHandle = xTaskGetCurrentTaskHandle();
 8004c1a:	f009 f999 	bl	800df50 <xTaskGetCurrentTaskHandle>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	625a      	str	r2, [r3, #36]	@ 0x24

    startSpiTransaction();
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f7ff ff56 	bl	8004ad6 <_ZN7GC9A01A19startSpiTransactionEv>
    setAddrWindow(0, 0, w, h);
 8004c2a:	88fa      	ldrh	r2, [r7, #6]
 8004c2c:	88bb      	ldrh	r3, [r7, #4]
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	4613      	mov	r3, r2
 8004c32:	2200      	movs	r2, #0
 8004c34:	2100      	movs	r1, #0
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f7ff fccd 	bl	80045d6 <_ZN7GC9A01A13setAddrWindowEtttt>
    setSpiDataSize(SPI_DATASIZE_16BIT);
 8004c3c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f7ff ff3d 	bl	8004ac0 <_ZN7GC9A01A14setSpiDataSizeEm>

    while (remaining > 0) {
 8004c46:	e043      	b.n	8004cd0 <_ZN7GC9A01A14drawBitmap1bitEPKhtttt+0xe8>
        uint16_t count = (remaining > blockSize) ? blockSize : remaining;
 8004c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c4e:	bf28      	it	cs
 8004c50:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8004c54:	82fb      	strh	r3, [r7, #22]

        for (uint16_t i = 0; i < count; ++i) {
 8004c56:	2300      	movs	r3, #0
 8004c58:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004c5a:	e023      	b.n	8004ca4 <_ZN7GC9A01A14drawBitmap1bitEPKhtttt+0xbc>
            uint8_t byte = src[bitIndex / 8];
 8004c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c5e:	08db      	lsrs	r3, r3, #3
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	4413      	add	r3, r2
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	757b      	strb	r3, [r7, #21]
            bool bit = (byte >> (7 - (bitIndex % 8))) & 0x01;
 8004c68:	7d7a      	ldrb	r2, [r7, #21]
 8004c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c6c:	43db      	mvns	r3, r3
 8004c6e:	f003 0307 	and.w	r3, r3, #7
 8004c72:	fa42 f303 	asr.w	r3, r2, r3
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	bf14      	ite	ne
 8004c7e:	2301      	movne	r3, #1
 8004c80:	2300      	moveq	r3, #0
 8004c82:	753b      	strb	r3, [r7, #20]
            lineBuf[i] = bit ? color1 : color0;
 8004c84:	7d3b      	ldrb	r3, [r7, #20]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <_ZN7GC9A01A14drawBitmap1bitEPKhtttt+0xa6>
 8004c8a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004c8c:	e000      	b.n	8004c90 <_ZN7GC9A01A14drawBitmap1bitEPKhtttt+0xa8>
 8004c8e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004c90:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004c92:	4916      	ldr	r1, [pc, #88]	@ (8004cec <_ZN7GC9A01A14drawBitmap1bitEPKhtttt+0x104>)
 8004c94:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
            ++bitIndex;
 8004c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (uint16_t i = 0; i < count; ++i) {
 8004c9e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004ca4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004ca6:	8afb      	ldrh	r3, [r7, #22]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d3d7      	bcc.n	8004c5c <_ZN7GC9A01A14drawBitmap1bitEPKhtttt+0x74>
        }

        HAL_SPI_Transmit_DMA(hspi_, (uint8_t*)lineBuf, count * 2);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6818      	ldr	r0, [r3, #0]
 8004cb0:	8afb      	ldrh	r3, [r7, #22]
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	490c      	ldr	r1, [pc, #48]	@ (8004cec <_ZN7GC9A01A14drawBitmap1bitEPKhtttt+0x104>)
 8004cba:	f005 ff77 	bl	800abac <HAL_SPI_Transmit_DMA>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY); // czekaj na zakoczenie DMA
 8004cbe:	f04f 31ff 	mov.w	r1, #4294967295
 8004cc2:	2001      	movs	r0, #1
 8004cc4:	f009 fb14 	bl	800e2f0 <ulTaskNotifyTake>
        remaining -= count;
 8004cc8:	8afb      	ldrh	r3, [r7, #22]
 8004cca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (remaining > 0) {
 8004cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1b8      	bne.n	8004c48 <_ZN7GC9A01A14drawBitmap1bitEPKhtttt+0x60>
    }

    endSpiTransaction();
 8004cd6:	68f8      	ldr	r0, [r7, #12]
 8004cd8:	f7ff ff0e 	bl	8004af8 <_ZN7GC9A01A17endSpiTransactionEv>
    _drawTaskHandle = nullptr;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8004ce2:	bf00      	nop
 8004ce4:	3730      	adds	r7, #48	@ 0x30
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	20000988 	.word	0x20000988

08004cf0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b08a      	sub	sp, #40	@ 0x28
 8004cf4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cf6:	f107 0314 	add.w	r3, r7, #20
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	605a      	str	r2, [r3, #4]
 8004d00:	609a      	str	r2, [r3, #8]
 8004d02:	60da      	str	r2, [r3, #12]
 8004d04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d06:	2300      	movs	r3, #0
 8004d08:	613b      	str	r3, [r7, #16]
 8004d0a:	4b3f      	ldr	r3, [pc, #252]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d0e:	4a3e      	ldr	r2, [pc, #248]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d10:	f043 0304 	orr.w	r3, r3, #4
 8004d14:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d16:	4b3c      	ldr	r3, [pc, #240]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1a:	f003 0304 	and.w	r3, r3, #4
 8004d1e:	613b      	str	r3, [r7, #16]
 8004d20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004d22:	2300      	movs	r3, #0
 8004d24:	60fb      	str	r3, [r7, #12]
 8004d26:	4b38      	ldr	r3, [pc, #224]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2a:	4a37      	ldr	r2, [pc, #220]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d32:	4b35      	ldr	r3, [pc, #212]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d3a:	60fb      	str	r3, [r7, #12]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60bb      	str	r3, [r7, #8]
 8004d42:	4b31      	ldr	r3, [pc, #196]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d46:	4a30      	ldr	r2, [pc, #192]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d48:	f043 0301 	orr.w	r3, r3, #1
 8004d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d4e:	4b2e      	ldr	r3, [pc, #184]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	60bb      	str	r3, [r7, #8]
 8004d58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	607b      	str	r3, [r7, #4]
 8004d5e:	4b2a      	ldr	r3, [pc, #168]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d62:	4a29      	ldr	r2, [pc, #164]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d64:	f043 0302 	orr.w	r3, r3, #2
 8004d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d6a:	4b27      	ldr	r3, [pc, #156]	@ (8004e08 <MX_GPIO_Init+0x118>)
 8004d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	607b      	str	r3, [r7, #4]
 8004d74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8004d76:	2200      	movs	r2, #0
 8004d78:	f44f 7144 	mov.w	r1, #784	@ 0x310
 8004d7c:	4823      	ldr	r0, [pc, #140]	@ (8004e0c <MX_GPIO_Init+0x11c>)
 8004d7e:	f003 fe6b 	bl	8008a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004d82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004d88:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004d8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004d92:	f107 0314 	add.w	r3, r7, #20
 8004d96:	4619      	mov	r1, r3
 8004d98:	481d      	ldr	r0, [pc, #116]	@ (8004e10 <MX_GPIO_Init+0x120>)
 8004d9a:	f003 fcb1 	bl	8008700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9;
 8004d9e:	f44f 7344 	mov.w	r3, #784	@ 0x310
 8004da2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004da4:	2301      	movs	r3, #1
 8004da6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004da8:	2300      	movs	r3, #0
 8004daa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dac:	2300      	movs	r3, #0
 8004dae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004db0:	f107 0314 	add.w	r3, r7, #20
 8004db4:	4619      	mov	r1, r3
 8004db6:	4815      	ldr	r0, [pc, #84]	@ (8004e0c <MX_GPIO_Init+0x11c>)
 8004db8:	f003 fca2 	bl	8008700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004dbc:	2340      	movs	r3, #64	@ 0x40
 8004dbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004dc8:	f107 0314 	add.w	r3, r7, #20
 8004dcc:	4619      	mov	r1, r3
 8004dce:	4810      	ldr	r0, [pc, #64]	@ (8004e10 <MX_GPIO_Init+0x120>)
 8004dd0:	f003 fc96 	bl	8008700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004dd4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004dd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004dda:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004dde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004de0:	2301      	movs	r3, #1
 8004de2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004de4:	f107 0314 	add.w	r3, r7, #20
 8004de8:	4619      	mov	r1, r3
 8004dea:	4809      	ldr	r0, [pc, #36]	@ (8004e10 <MX_GPIO_Init+0x120>)
 8004dec:	f003 fc88 	bl	8008700 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8004df0:	2200      	movs	r2, #0
 8004df2:	2105      	movs	r1, #5
 8004df4:	2028      	movs	r0, #40	@ 0x28
 8004df6:	f002 fe01 	bl	80079fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004dfa:	2028      	movs	r0, #40	@ 0x28
 8004dfc:	f002 fe1a 	bl	8007a34 <HAL_NVIC_EnableIRQ>

}
 8004e00:	bf00      	nop
 8004e02:	3728      	adds	r7, #40	@ 0x28
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	40023800 	.word	0x40023800
 8004e0c:	40020000 	.word	0x40020000
 8004e10:	40020800 	.word	0x40020800

08004e14 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004e18:	4b12      	ldr	r3, [pc, #72]	@ (8004e64 <MX_I2C1_Init+0x50>)
 8004e1a:	4a13      	ldr	r2, [pc, #76]	@ (8004e68 <MX_I2C1_Init+0x54>)
 8004e1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004e1e:	4b11      	ldr	r3, [pc, #68]	@ (8004e64 <MX_I2C1_Init+0x50>)
 8004e20:	4a12      	ldr	r2, [pc, #72]	@ (8004e6c <MX_I2C1_Init+0x58>)
 8004e22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004e24:	4b0f      	ldr	r3, [pc, #60]	@ (8004e64 <MX_I2C1_Init+0x50>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8004e64 <MX_I2C1_Init+0x50>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004e30:	4b0c      	ldr	r3, [pc, #48]	@ (8004e64 <MX_I2C1_Init+0x50>)
 8004e32:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004e36:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004e38:	4b0a      	ldr	r3, [pc, #40]	@ (8004e64 <MX_I2C1_Init+0x50>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004e3e:	4b09      	ldr	r3, [pc, #36]	@ (8004e64 <MX_I2C1_Init+0x50>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004e44:	4b07      	ldr	r3, [pc, #28]	@ (8004e64 <MX_I2C1_Init+0x50>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004e4a:	4b06      	ldr	r3, [pc, #24]	@ (8004e64 <MX_I2C1_Init+0x50>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004e50:	4804      	ldr	r0, [pc, #16]	@ (8004e64 <MX_I2C1_Init+0x50>)
 8004e52:	f003 fe4d 	bl	8008af0 <HAL_I2C_Init>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d001      	beq.n	8004e60 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004e5c:	f000 f9aa 	bl	80051b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004e60:	bf00      	nop
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	20000d88 	.word	0x20000d88
 8004e68:	40005400 	.word	0x40005400
 8004e6c:	000186a0 	.word	0x000186a0

08004e70 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08a      	sub	sp, #40	@ 0x28
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e78:	f107 0314 	add.w	r3, r7, #20
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	601a      	str	r2, [r3, #0]
 8004e80:	605a      	str	r2, [r3, #4]
 8004e82:	609a      	str	r2, [r3, #8]
 8004e84:	60da      	str	r2, [r3, #12]
 8004e86:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a19      	ldr	r2, [pc, #100]	@ (8004ef4 <HAL_I2C_MspInit+0x84>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d12c      	bne.n	8004eec <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e92:	2300      	movs	r3, #0
 8004e94:	613b      	str	r3, [r7, #16]
 8004e96:	4b18      	ldr	r3, [pc, #96]	@ (8004ef8 <HAL_I2C_MspInit+0x88>)
 8004e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9a:	4a17      	ldr	r2, [pc, #92]	@ (8004ef8 <HAL_I2C_MspInit+0x88>)
 8004e9c:	f043 0302 	orr.w	r3, r3, #2
 8004ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ea2:	4b15      	ldr	r3, [pc, #84]	@ (8004ef8 <HAL_I2C_MspInit+0x88>)
 8004ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	613b      	str	r3, [r7, #16]
 8004eac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004eae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004eb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004eb4:	2312      	movs	r3, #18
 8004eb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004ec0:	2304      	movs	r3, #4
 8004ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ec4:	f107 0314 	add.w	r3, r7, #20
 8004ec8:	4619      	mov	r1, r3
 8004eca:	480c      	ldr	r0, [pc, #48]	@ (8004efc <HAL_I2C_MspInit+0x8c>)
 8004ecc:	f003 fc18 	bl	8008700 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	60fb      	str	r3, [r7, #12]
 8004ed4:	4b08      	ldr	r3, [pc, #32]	@ (8004ef8 <HAL_I2C_MspInit+0x88>)
 8004ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed8:	4a07      	ldr	r2, [pc, #28]	@ (8004ef8 <HAL_I2C_MspInit+0x88>)
 8004eda:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004ede:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ee0:	4b05      	ldr	r3, [pc, #20]	@ (8004ef8 <HAL_I2C_MspInit+0x88>)
 8004ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ee8:	60fb      	str	r3, [r7, #12]
 8004eea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004eec:	bf00      	nop
 8004eee:	3728      	adds	r7, #40	@ 0x28
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	40005400 	.word	0x40005400
 8004ef8:	40023800 	.word	0x40023800
 8004efc:	40020400 	.word	0x40020400

08004f00 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8004f04:	4b09      	ldr	r3, [pc, #36]	@ (8004f2c <MX_IWDG_Init+0x2c>)
 8004f06:	4a0a      	ldr	r2, [pc, #40]	@ (8004f30 <MX_IWDG_Init+0x30>)
 8004f08:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8004f0a:	4b08      	ldr	r3, [pc, #32]	@ (8004f2c <MX_IWDG_Init+0x2c>)
 8004f0c:	2204      	movs	r2, #4
 8004f0e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1499;
 8004f10:	4b06      	ldr	r3, [pc, #24]	@ (8004f2c <MX_IWDG_Init+0x2c>)
 8004f12:	f240 52db 	movw	r2, #1499	@ 0x5db
 8004f16:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004f18:	4804      	ldr	r0, [pc, #16]	@ (8004f2c <MX_IWDG_Init+0x2c>)
 8004f1a:	f004 fe0d 	bl	8009b38 <HAL_IWDG_Init>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8004f24:	f000 f946 	bl	80051b4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8004f28:	bf00      	nop
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	20000ddc 	.word	0x20000ddc
 8004f30:	40003000 	.word	0x40003000

08004f34 <_ZN3LedC1EP12GPIO_TypeDeftt>:

#include "led.h"
#include "my_app.h"


Led::Led(GPIO_TypeDef *gpio_port, uint16_t gpio_num, uint16_t freq):
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af02      	add	r7, sp, #8
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	4611      	mov	r1, r2
 8004f40:	461a      	mov	r2, r3
 8004f42:	460b      	mov	r3, r1
 8004f44:	80fb      	strh	r3, [r7, #6]
 8004f46:	4613      	mov	r3, r2
 8004f48:	80bb      	strh	r3, [r7, #4]
task_blink(NULL), gpio_port(gpio_port), gpio_num(gpio_num), freq(freq), status(GPIO_PIN_RESET){
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	601a      	str	r2, [r3, #0]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	68ba      	ldr	r2, [r7, #8]
 8004f54:	605a      	str	r2, [r3, #4]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	88fa      	ldrh	r2, [r7, #6]
 8004f5a:	811a      	strh	r2, [r3, #8]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	88ba      	ldrh	r2, [r7, #4]
 8004f60:	815a      	strh	r2, [r3, #10]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2200      	movs	r2, #0
 8004f66:	731a      	strb	r2, [r3, #12]
    xTaskCreate(
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	9301      	str	r3, [sp, #4]
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2280      	movs	r2, #128	@ 0x80
 8004f74:	4904      	ldr	r1, [pc, #16]	@ (8004f88 <_ZN3LedC1EP12GPIO_TypeDeftt+0x54>)
 8004f76:	4805      	ldr	r0, [pc, #20]	@ (8004f8c <_ZN3LedC1EP12GPIO_TypeDeftt+0x58>)
 8004f78:	f008 f94a 	bl	800d210 <xTaskCreate>
        128,                     // stos w sowach (nie bajtach!)
        this,                    // argument = this
		tskIDLE_PRIORITY + 1,    // priorytet
        &task_blink              // uchwyt na task
    );
};
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3710      	adds	r7, #16
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	08012e50 	.word	0x08012e50
 8004f8c:	08004f91 	.word	0x08004f91

08004f90 <_ZN3Led16blink_task_entryEPv>:

void Led::blink_task_entry(void *argument)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
    Led *instance = static_cast<Led*>(argument);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	60fb      	str	r3, [r7, #12]
    instance->blink_task();
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	f000 f805 	bl	8004fac <_ZN3Led10blink_taskEv>
}
 8004fa2:	bf00      	nop
 8004fa4:	3710      	adds	r7, #16
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
	...

08004fac <_ZN3Led10blink_taskEv>:

void Led::blink_task()
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
    {
        uint16_t local_freq;
        GPIO_PinState local_status;

        // Sekcja krytyczna  kopiujemy zmienne
        taskENTER_CRITICAL();
 8004fb4:	f009 fd38 	bl	800ea28 <vPortEnterCritical>
        local_freq = this->freq;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	895b      	ldrh	r3, [r3, #10]
 8004fbc:	81fb      	strh	r3, [r7, #14]
        local_status = this->status;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	7b1b      	ldrb	r3, [r3, #12]
 8004fc2:	737b      	strb	r3, [r7, #13]
        taskEXIT_CRITICAL();
 8004fc4:	f009 fd62 	bl	800ea8c <vPortExitCritical>

        if (local_freq != 0 && local_status == GPIO_PIN_SET) {
 8004fc8:	89fb      	ldrh	r3, [r7, #14]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d017      	beq.n	8004ffe <_ZN3Led10blink_taskEv+0x52>
 8004fce:	7b7b      	ldrb	r3, [r7, #13]
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d114      	bne.n	8004ffe <_ZN3Led10blink_taskEv+0x52>
            HAL_GPIO_TogglePin(gpio_port, gpio_num);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685a      	ldr	r2, [r3, #4]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	891b      	ldrh	r3, [r3, #8]
 8004fdc:	4619      	mov	r1, r3
 8004fde:	4610      	mov	r0, r2
 8004fe0:	f003 fd53 	bl	8008a8a <HAL_GPIO_TogglePin>
            vTaskDelay(pdMS_TO_TICKS(local_freq));
 8004fe4:	89fb      	ldrh	r3, [r7, #14]
 8004fe6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004fea:	fb02 f303 	mul.w	r3, r2, r3
 8004fee:	4a0a      	ldr	r2, [pc, #40]	@ (8005018 <_ZN3Led10blink_taskEv+0x6c>)
 8004ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff4:	099b      	lsrs	r3, r3, #6
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f008 fae6 	bl	800d5c8 <vTaskDelay>
 8004ffc:	e00a      	b.n	8005014 <_ZN3Led10blink_taskEv+0x68>
        } else {
            HAL_GPIO_WritePin(gpio_port, gpio_num, local_status);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6858      	ldr	r0, [r3, #4]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	891b      	ldrh	r3, [r3, #8]
 8005006:	7b7a      	ldrb	r2, [r7, #13]
 8005008:	4619      	mov	r1, r3
 800500a:	f003 fd25 	bl	8008a58 <HAL_GPIO_WritePin>
            vTaskDelay(pdMS_TO_TICKS(100));  // zapobiega 100% CPU
 800500e:	2064      	movs	r0, #100	@ 0x64
 8005010:	f008 fada 	bl	800d5c8 <vTaskDelay>
        }
    }
 8005014:	e7ce      	b.n	8004fb4 <_ZN3Led10blink_taskEv+0x8>
 8005016:	bf00      	nop
 8005018:	10624dd3 	.word	0x10624dd3

0800501c <_ZN3Led8set_freqEt>:
}

void Led::set_freq(uint16_t freq){
 800501c:	b580      	push	{r7, lr}
 800501e:	b082      	sub	sp, #8
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	460b      	mov	r3, r1
 8005026:	807b      	strh	r3, [r7, #2]
    taskENTER_CRITICAL();
 8005028:	f009 fcfe 	bl	800ea28 <vPortEnterCritical>
    this->freq = freq;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	887a      	ldrh	r2, [r7, #2]
 8005030:	815a      	strh	r2, [r3, #10]
    taskEXIT_CRITICAL();
 8005032:	f009 fd2b 	bl	800ea8c <vPortExitCritical>
}
 8005036:	bf00      	nop
 8005038:	3708      	adds	r7, #8
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}

0800503e <_ZN3Led5startEv>:
    local = this->freq;
    taskEXIT_CRITICAL();
    return local;
}

void Led::start(){
 800503e:	b580      	push	{r7, lr}
 8005040:	b082      	sub	sp, #8
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();
 8005046:	f009 fcef 	bl	800ea28 <vPortEnterCritical>
    status = GPIO_PIN_SET;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	731a      	strb	r2, [r3, #12]
    taskEXIT_CRITICAL();
 8005050:	f009 fd1c 	bl	800ea8c <vPortExitCritical>
}
 8005054:	bf00      	nop
 8005056:	3708      	adds	r7, #8
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005060:	f002 fbae 	bl	80077c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005064:	f000 f81a 	bl	800509c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005068:	f7ff fe42 	bl	8004cf0 <MX_GPIO_Init>
  MX_DMA_Init();
 800506c:	f7fd fd68 	bl	8002b40 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8005070:	f002 f926 	bl	80072c0 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8005074:	f001 fddc 	bl	8006c30 <MX_SPI1_Init>
  MX_I2C1_Init();
 8005078:	f7ff fecc 	bl	8004e14 <MX_I2C1_Init>
  MX_TIM3_Init();
 800507c:	f002 f89c 	bl	80071b8 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8005080:	f002 f948 	bl	8007314 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8005084:	f002 f84a 	bl	800711c <MX_TIM2_Init>
  MX_IWDG_Init();
 8005088:	f7ff ff3a 	bl	8004f00 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */


  main_cpp();
 800508c:	f000 f926 	bl	80052dc <main_cpp>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8005090:	f7ff f9ca 	bl	8004428 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8005094:	f007 f946 	bl	800c324 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005098:	bf00      	nop
 800509a:	e7fd      	b.n	8005098 <main+0x3c>

0800509c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b094      	sub	sp, #80	@ 0x50
 80050a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80050a2:	f107 031c 	add.w	r3, r7, #28
 80050a6:	2234      	movs	r2, #52	@ 0x34
 80050a8:	2100      	movs	r1, #0
 80050aa:	4618      	mov	r0, r3
 80050ac:	f00b fb00 	bl	80106b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80050b0:	f107 0308 	add.w	r3, r7, #8
 80050b4:	2200      	movs	r2, #0
 80050b6:	601a      	str	r2, [r3, #0]
 80050b8:	605a      	str	r2, [r3, #4]
 80050ba:	609a      	str	r2, [r3, #8]
 80050bc:	60da      	str	r2, [r3, #12]
 80050be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80050c0:	2300      	movs	r3, #0
 80050c2:	607b      	str	r3, [r7, #4]
 80050c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005174 <SystemClock_Config+0xd8>)
 80050c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c8:	4a2a      	ldr	r2, [pc, #168]	@ (8005174 <SystemClock_Config+0xd8>)
 80050ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80050d0:	4b28      	ldr	r3, [pc, #160]	@ (8005174 <SystemClock_Config+0xd8>)
 80050d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050d8:	607b      	str	r3, [r7, #4]
 80050da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80050dc:	2300      	movs	r3, #0
 80050de:	603b      	str	r3, [r7, #0]
 80050e0:	4b25      	ldr	r3, [pc, #148]	@ (8005178 <SystemClock_Config+0xdc>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80050e8:	4a23      	ldr	r2, [pc, #140]	@ (8005178 <SystemClock_Config+0xdc>)
 80050ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050ee:	6013      	str	r3, [r2, #0]
 80050f0:	4b21      	ldr	r3, [pc, #132]	@ (8005178 <SystemClock_Config+0xdc>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80050f8:	603b      	str	r3, [r7, #0]
 80050fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80050fc:	230a      	movs	r3, #10
 80050fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005100:	2301      	movs	r3, #1
 8005102:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005104:	2310      	movs	r3, #16
 8005106:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005108:	2301      	movs	r3, #1
 800510a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800510c:	2302      	movs	r3, #2
 800510e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005110:	2300      	movs	r3, #0
 8005112:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8005114:	2310      	movs	r3, #16
 8005116:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8005118:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800511c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800511e:	2304      	movs	r3, #4
 8005120:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8005122:	2302      	movs	r3, #2
 8005124:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005126:	2302      	movs	r3, #2
 8005128:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800512a:	f107 031c 	add.w	r3, r7, #28
 800512e:	4618      	mov	r0, r3
 8005130:	f005 f8d0 	bl	800a2d4 <HAL_RCC_OscConfig>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d001      	beq.n	800513e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800513a:	f000 f83b 	bl	80051b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800513e:	230f      	movs	r3, #15
 8005140:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005142:	2302      	movs	r3, #2
 8005144:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005146:	2300      	movs	r3, #0
 8005148:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800514a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800514e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005150:	2300      	movs	r3, #0
 8005152:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005154:	f107 0308 	add.w	r3, r7, #8
 8005158:	2102      	movs	r1, #2
 800515a:	4618      	mov	r0, r3
 800515c:	f004 fd3e 	bl	8009bdc <HAL_RCC_ClockConfig>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d001      	beq.n	800516a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8005166:	f000 f825 	bl	80051b4 <Error_Handler>
  }
}
 800516a:	bf00      	nop
 800516c:	3750      	adds	r7, #80	@ 0x50
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	40023800 	.word	0x40023800
 8005178:	40007000 	.word	0x40007000

0800517c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a08      	ldr	r2, [pc, #32]	@ (80051ac <HAL_TIM_PeriodElapsedCallback+0x30>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d101      	bne.n	8005192 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800518e:	f002 fb39 	bl	8007804 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2) {
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800519a:	d102      	bne.n	80051a2 <HAL_TIM_PeriodElapsedCallback+0x26>
	  tim2_fired = true;
 800519c:	4b04      	ldr	r3, [pc, #16]	@ (80051b0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800519e:	2201      	movs	r2, #1
 80051a0:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END Callback 1 */
}
 80051a2:	bf00      	nop
 80051a4:	3708      	adds	r7, #8
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	40001000 	.word	0x40001000
 80051b0:	20000de8 	.word	0x20000de8

080051b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80051b4:	b480      	push	{r7}
 80051b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80051b8:	b672      	cpsid	i
}
 80051ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80051bc:	bf00      	nop
 80051be:	e7fd      	b.n	80051bc <Error_Handler+0x8>

080051c0 <HAL_GPIO_EXTI_Callback>:
extern GC9A01A tft;


//Interrupts
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	4603      	mov	r3, r0
 80051c8:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_11 && g_button)
 80051ca:	88fb      	ldrh	r3, [r7, #6]
 80051cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051d0:	d108      	bne.n	80051e4 <HAL_GPIO_EXTI_Callback+0x24>
 80051d2:	4b06      	ldr	r3, [pc, #24]	@ (80051ec <HAL_GPIO_EXTI_Callback+0x2c>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d004      	beq.n	80051e4 <HAL_GPIO_EXTI_Callback+0x24>
    {
    	g_button->onInterrupt();
 80051da:	4b04      	ldr	r3, [pc, #16]	@ (80051ec <HAL_GPIO_EXTI_Callback+0x2c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fd f8aa 	bl	8002338 <_ZN13ButtonHandler11onInterruptEv>
    }
}
 80051e4:	bf00      	nop
 80051e6:	3708      	adds	r7, #8
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	20000e00 	.word	0x20000e00

080051f0 <HAL_SPI_TxCpltCallback>:



extern "C" void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80051f8:	2300      	movs	r3, #0
 80051fa:	60fb      	str	r3, [r7, #12]

    if (hspi == &hspi1 && bmeDisplayTaskHandle != nullptr) {
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a0f      	ldr	r2, [pc, #60]	@ (800523c <HAL_SPI_TxCpltCallback+0x4c>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d116      	bne.n	8005232 <HAL_SPI_TxCpltCallback+0x42>
 8005204:	4b0e      	ldr	r3, [pc, #56]	@ (8005240 <HAL_SPI_TxCpltCallback+0x50>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d012      	beq.n	8005232 <HAL_SPI_TxCpltCallback+0x42>
        vTaskNotifyGiveFromISR(bmeDisplayTaskHandle, &xHigherPriorityTaskWoken);
 800520c:	4b0c      	ldr	r3, [pc, #48]	@ (8005240 <HAL_SPI_TxCpltCallback+0x50>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f107 020c 	add.w	r2, r7, #12
 8005214:	4611      	mov	r1, r2
 8005216:	4618      	mov	r0, r3
 8005218:	f009 f9d8 	bl	800e5cc <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d007      	beq.n	8005232 <HAL_SPI_TxCpltCallback+0x42>
 8005222:	4b08      	ldr	r3, [pc, #32]	@ (8005244 <HAL_SPI_TxCpltCallback+0x54>)
 8005224:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005228:	601a      	str	r2, [r3, #0]
 800522a:	f3bf 8f4f 	dsb	sy
 800522e:	f3bf 8f6f 	isb	sy
    }
}
 8005232:	bf00      	nop
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	20000e14 	.word	0x20000e14
 8005240:	20000dfc 	.word	0x20000dfc
 8005244:	e000ed04 	.word	0xe000ed04

08005248 <vApplicationStackOverflowHook>:

extern "C" void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName) {
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
    // Moesz np. miga diod, zatrzyma system, wysa info po UART, itp.
    uartPrint("Stack overflow in task: %s\n", pcTaskName);
 8005252:	6839      	ldr	r1, [r7, #0]
 8005254:	4802      	ldr	r0, [pc, #8]	@ (8005260 <vApplicationStackOverflowHook+0x18>)
 8005256:	f000 f90b 	bl	8005470 <uartPrint>
    while (1);  // Zatrzymaj system
 800525a:	bf00      	nop
 800525c:	e7fd      	b.n	800525a <vApplicationStackOverflowHook+0x12>
 800525e:	bf00      	nop
 8005260:	08012e58 	.word	0x08012e58

08005264 <vApplicationIdleHook>:
    while (1);  // Zatrzymaj system lub podejmij inne dziaanie
}

volatile uint32_t idleCounter = 0;

extern "C" void vApplicationIdleHook(void) {
 8005264:	b480      	push	{r7}
 8005266:	af00      	add	r7, sp, #0
    idleCounter++;
 8005268:	4b04      	ldr	r3, [pc, #16]	@ (800527c <vApplicationIdleHook+0x18>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	3301      	adds	r3, #1
 800526e:	4a03      	ldr	r2, [pc, #12]	@ (800527c <vApplicationIdleHook+0x18>)
 8005270:	6013      	str	r3, [r2, #0]
}
 8005272:	bf00      	nop
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	20000e04 	.word	0x20000e04

08005280 <_ZZ8main_cppENKUlPvE_clES_>:

    led_wifi.start();
    led_wifi.set_freq(100);
    //TASKS
    xTaskCreate(
        [](void *arg) {
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
            uartPrint("Watchdog task running inline\n");
 800528a:	4806      	ldr	r0, [pc, #24]	@ (80052a4 <_ZZ8main_cppENKUlPvE_clES_+0x24>)
 800528c:	f000 f8f0 	bl	8005470 <uartPrint>
            WatchdogManager::instance().watchdogTask();
 8005290:	f002 f92e 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 8005294:	4603      	mov	r3, r0
 8005296:	4618      	mov	r0, r3
 8005298:	f002 f9b2 	bl	8007600 <_ZN15WatchdogManager12watchdogTaskEv>
        },
 800529c:	bf00      	nop
 800529e:	3708      	adds	r7, #8
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	08012e84 	.word	0x08012e84

080052a8 <_ZZ8main_cppENUlPvE_4_FUNES_>:
        [](void *arg) {
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
        },
 80052b0:	6879      	ldr	r1, [r7, #4]
 80052b2:	2000      	movs	r0, #0
 80052b4:	f7ff ffe4 	bl	8005280 <_ZZ8main_cppENKUlPvE_clES_>
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
	...

080052c0 <_ZZ8main_cppENKUlPvE_cvPFvS_EEv>:
        [](void *arg) {
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
        },
 80052c8:	4b03      	ldr	r3, [pc, #12]	@ (80052d8 <_ZZ8main_cppENKUlPvE_cvPFvS_EEv+0x18>)
 80052ca:	4618      	mov	r0, r3
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	080052a9 	.word	0x080052a9

080052dc <main_cpp>:
{
 80052dc:	b590      	push	{r4, r7, lr}
 80052de:	b085      	sub	sp, #20
 80052e0:	af02      	add	r7, sp, #8
    uartMutex = xSemaphoreCreateMutex();
 80052e2:	2001      	movs	r0, #1
 80052e4:	f007 fa1c 	bl	800c720 <xQueueCreateMutex>
 80052e8:	4603      	mov	r3, r0
 80052ea:	4a43      	ldr	r2, [pc, #268]	@ (80053f8 <main_cpp+0x11c>)
 80052ec:	6013      	str	r3, [r2, #0]
    logQueue = xQueueCreate(10, sizeof(ESPMessage));
 80052ee:	2200      	movs	r2, #0
 80052f0:	f240 2101 	movw	r1, #513	@ 0x201
 80052f4:	200a      	movs	r0, #10
 80052f6:	f007 f99b 	bl	800c630 <xQueueGenericCreate>
 80052fa:	4603      	mov	r3, r0
 80052fc:	4a3f      	ldr	r2, [pc, #252]	@ (80053fc <main_cpp+0x120>)
 80052fe:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(&htim3);
 8005300:	483f      	ldr	r0, [pc, #252]	@ (8005400 <main_cpp+0x124>)
 8005302:	f005 fec7 	bl	800b094 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 8005306:	483f      	ldr	r0, [pc, #252]	@ (8005404 <main_cpp+0x128>)
 8005308:	f005 ff2c 	bl	800b164 <HAL_TIM_Base_Start_IT>
    HAL_UART_Transmit(&huart2, (uint8_t*)"Start main_cpp\n", 15, HAL_MAX_DELAY);
 800530c:	f04f 33ff 	mov.w	r3, #4294967295
 8005310:	220f      	movs	r2, #15
 8005312:	493d      	ldr	r1, [pc, #244]	@ (8005408 <main_cpp+0x12c>)
 8005314:	483d      	ldr	r0, [pc, #244]	@ (800540c <main_cpp+0x130>)
 8005316:	f006 fb9b 	bl	800ba50 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"Before BME280_Init\n", 20, HAL_MAX_DELAY);
 800531a:	f04f 33ff 	mov.w	r3, #4294967295
 800531e:	2214      	movs	r2, #20
 8005320:	493b      	ldr	r1, [pc, #236]	@ (8005410 <main_cpp+0x134>)
 8005322:	483a      	ldr	r0, [pc, #232]	@ (800540c <main_cpp+0x130>)
 8005324:	f006 fb94 	bl	800ba50 <HAL_UART_Transmit>
    BME280_Init(&hi2c1, BME280_TEMPERATURE_16BIT, BME280_PRESSURE_ULTRALOWPOWER, BME280_HUMINIDITY_STANDARD, BME280_NORMALMODE);
 8005328:	2303      	movs	r3, #3
 800532a:	9300      	str	r3, [sp, #0]
 800532c:	2303      	movs	r3, #3
 800532e:	2201      	movs	r2, #1
 8005330:	2101      	movs	r1, #1
 8005332:	4838      	ldr	r0, [pc, #224]	@ (8005414 <main_cpp+0x138>)
 8005334:	f7fb ff3e 	bl	80011b4 <BME280_Init>
    HAL_UART_Transmit(&huart2, (uint8_t*)"After BME280_Init\n", 19, HAL_MAX_DELAY);
 8005338:	f04f 33ff 	mov.w	r3, #4294967295
 800533c:	2213      	movs	r2, #19
 800533e:	4936      	ldr	r1, [pc, #216]	@ (8005418 <main_cpp+0x13c>)
 8005340:	4832      	ldr	r0, [pc, #200]	@ (800540c <main_cpp+0x130>)
 8005342:	f006 fb85 	bl	800ba50 <HAL_UART_Transmit>
    BME280_SetConfig(BME280_STANDBY_MS_10, BME280_FILTER_OFF);
 8005346:	2100      	movs	r1, #0
 8005348:	2006      	movs	r0, #6
 800534a:	f7fb ff11 	bl	8001170 <BME280_SetConfig>
    HAL_FLASH_Unlock();
 800534e:	f002 ff43 	bl	80081d8 <HAL_FLASH_Unlock>
    EE_Init();  // wewntrznie robi erase i zapis
 8005352:	f7fd fc15 	bl	8002b80 <EE_Init>
    HAL_FLASH_Lock();
 8005356:	f002 ff61 	bl	800821c <HAL_FLASH_Lock>
    led_wifi.start();
 800535a:	4830      	ldr	r0, [pc, #192]	@ (800541c <main_cpp+0x140>)
 800535c:	f7ff fe6f 	bl	800503e <_ZN3Led5startEv>
    led_wifi.set_freq(100);
 8005360:	2164      	movs	r1, #100	@ 0x64
 8005362:	482e      	ldr	r0, [pc, #184]	@ (800541c <main_cpp+0x140>)
 8005364:	f7ff fe5a 	bl	800501c <_ZN3Led8set_freqEt>
    xTaskCreate(
 8005368:	1d3b      	adds	r3, r7, #4
 800536a:	4618      	mov	r0, r3
 800536c:	f7ff ffa8 	bl	80052c0 <_ZZ8main_cppENKUlPvE_cvPFvS_EEv>
 8005370:	2300      	movs	r3, #0
 8005372:	9301      	str	r3, [sp, #4]
 8005374:	2301      	movs	r3, #1
 8005376:	9300      	str	r3, [sp, #0]
 8005378:	2300      	movs	r3, #0
 800537a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800537e:	4928      	ldr	r1, [pc, #160]	@ (8005420 <main_cpp+0x144>)
 8005380:	f007 ff46 	bl	800d210 <xTaskCreate>
        512,
        nullptr,
        tskIDLE_PRIORITY + 1,
        nullptr
    );
    xTaskCreate(
 8005384:	4b27      	ldr	r3, [pc, #156]	@ (8005424 <main_cpp+0x148>)
 8005386:	9301      	str	r3, [sp, #4]
 8005388:	2301      	movs	r3, #1
 800538a:	9300      	str	r3, [sp, #0]
 800538c:	2300      	movs	r3, #0
 800538e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005392:	4925      	ldr	r1, [pc, #148]	@ (8005428 <main_cpp+0x14c>)
 8005394:	4825      	ldr	r0, [pc, #148]	@ (800542c <main_cpp+0x150>)
 8005396:	f007 ff3b 	bl	800d210 <xTaskCreate>
        512,
        nullptr,
        tskIDLE_PRIORITY + 1,
		&bmeDisplayTaskHandle
    );
    xTaskCreate(
 800539a:	2300      	movs	r3, #0
 800539c:	9301      	str	r3, [sp, #4]
 800539e:	2301      	movs	r3, #1
 80053a0:	9300      	str	r3, [sp, #0]
 80053a2:	4b1e      	ldr	r3, [pc, #120]	@ (800541c <main_cpp+0x140>)
 80053a4:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80053a8:	4921      	ldr	r1, [pc, #132]	@ (8005430 <main_cpp+0x154>)
 80053aa:	4822      	ldr	r0, [pc, #136]	@ (8005434 <main_cpp+0x158>)
 80053ac:	f007 ff30 	bl	800d210 <xTaskCreate>
        1280,
		&led_wifi,
        tskIDLE_PRIORITY + 1,
        nullptr
    );
    xTaskCreate(
 80053b0:	2300      	movs	r3, #0
 80053b2:	9301      	str	r3, [sp, #4]
 80053b4:	2301      	movs	r3, #1
 80053b6:	9300      	str	r3, [sp, #0]
 80053b8:	2300      	movs	r3, #0
 80053ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053be:	491e      	ldr	r1, [pc, #120]	@ (8005438 <main_cpp+0x15c>)
 80053c0:	481e      	ldr	r0, [pc, #120]	@ (800543c <main_cpp+0x160>)
 80053c2:	f007 ff25 	bl	800d210 <xTaskCreate>
        512,
		nullptr,
        tskIDLE_PRIORITY + 1,
        nullptr
    );
    g_button = new ButtonHandler(GPIOC, GPIO_PIN_11, bmeDisplayTaskHandle);
 80053c6:	2014      	movs	r0, #20
 80053c8:	f009 fe67 	bl	800f09a <_Znwj>
 80053cc:	4603      	mov	r3, r0
 80053ce:	461c      	mov	r4, r3
 80053d0:	4b14      	ldr	r3, [pc, #80]	@ (8005424 <main_cpp+0x148>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053d8:	4919      	ldr	r1, [pc, #100]	@ (8005440 <main_cpp+0x164>)
 80053da:	4620      	mov	r0, r4
 80053dc:	f7fc ff6a 	bl	80022b4 <_ZN13ButtonHandlerC1EP12GPIO_TypeDeftP19tskTaskControlBlock>
 80053e0:	4b18      	ldr	r3, [pc, #96]	@ (8005444 <main_cpp+0x168>)
 80053e2:	601c      	str	r4, [r3, #0]
    g_button->start();
 80053e4:	4b17      	ldr	r3, [pc, #92]	@ (8005444 <main_cpp+0x168>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7fc ff81 	bl	80022f0 <_ZN13ButtonHandler5startEv>


    return 0;
 80053ee:	2300      	movs	r3, #0

}
 80053f0:	4618      	mov	r0, r3
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd90      	pop	{r4, r7, pc}
 80053f8:	20000e08 	.word	0x20000e08
 80053fc:	20000e0c 	.word	0x20000e0c
 8005400:	20000f60 	.word	0x20000f60
 8005404:	20000f18 	.word	0x20000f18
 8005408:	08012ea4 	.word	0x08012ea4
 800540c:	20000fa8 	.word	0x20000fa8
 8005410:	08012eb4 	.word	0x08012eb4
 8005414:	20000d88 	.word	0x20000d88
 8005418:	08012ec8 	.word	0x08012ec8
 800541c:	20000dec 	.word	0x20000dec
 8005420:	08012edc 	.word	0x08012edc
 8005424:	20000dfc 	.word	0x20000dfc
 8005428:	08012ee8 	.word	0x08012ee8
 800542c:	08002a61 	.word	0x08002a61
 8005430:	08012ef4 	.word	0x08012ef4
 8005434:	0800418d 	.word	0x0800418d
 8005438:	08012f00 	.word	0x08012f00
 800543c:	08005595 	.word	0x08005595
 8005440:	40020800 	.word	0x40020800
 8005444:	20000e00 	.word	0x20000e00

08005448 <_Z41__static_initialization_and_destruction_0v>:
 8005448:	b580      	push	{r7, lr}
 800544a:	af00      	add	r7, sp, #0
Led led_wifi(GPIOA, GPIO_PIN_4,100);
 800544c:	2364      	movs	r3, #100	@ 0x64
 800544e:	2210      	movs	r2, #16
 8005450:	4902      	ldr	r1, [pc, #8]	@ (800545c <_Z41__static_initialization_and_destruction_0v+0x14>)
 8005452:	4803      	ldr	r0, [pc, #12]	@ (8005460 <_Z41__static_initialization_and_destruction_0v+0x18>)
 8005454:	f7ff fd6e 	bl	8004f34 <_ZN3LedC1EP12GPIO_TypeDeftt>
}
 8005458:	bf00      	nop
 800545a:	bd80      	pop	{r7, pc}
 800545c:	40020000 	.word	0x40020000
 8005460:	20000dec 	.word	0x20000dec

08005464 <_GLOBAL__sub_I_led_wifi>:
 8005464:	b580      	push	{r7, lr}
 8005466:	af00      	add	r7, sp, #0
 8005468:	f7ff ffee 	bl	8005448 <_Z41__static_initialization_and_destruction_0v>
 800546c:	bd80      	pop	{r7, pc}
	...

08005470 <uartPrint>:

SemaphoreHandle_t uartMutex = nullptr;

QueueHandle_t logQueue = nullptr;

void uartPrint(const char* format, ...) {
 8005470:	b40f      	push	{r0, r1, r2, r3}
 8005472:	b580      	push	{r7, lr}
 8005474:	b0a2      	sub	sp, #136	@ 0x88
 8005476:	af00      	add	r7, sp, #0
    if (xSemaphoreTake(uartMutex, pdMS_TO_TICKS(100)) == pdTRUE) {
 8005478:	4b19      	ldr	r3, [pc, #100]	@ (80054e0 <uartPrint+0x70>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2164      	movs	r1, #100	@ 0x64
 800547e:	4618      	mov	r0, r3
 8005480:	f007 fb4a 	bl	800cb18 <xQueueSemaphoreTake>
 8005484:	4603      	mov	r3, r0
 8005486:	2b01      	cmp	r3, #1
 8005488:	bf0c      	ite	eq
 800548a:	2301      	moveq	r3, #1
 800548c:	2300      	movne	r3, #0
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b00      	cmp	r3, #0
 8005492:	d01e      	beq.n	80054d2 <uartPrint+0x62>
        char buffer[128];

        va_list args;
        va_start(args, format);
 8005494:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8005498:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        vsnprintf(buffer, sizeof(buffer), format, args);
 800549c:	1d38      	adds	r0, r7, #4
 800549e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80054a2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80054a6:	2180      	movs	r1, #128	@ 0x80
 80054a8:	f00b f8da 	bl	8010660 <vsniprintf>
        va_end(args);

        HAL_UART_Transmit(&huart2, reinterpret_cast<uint8_t*>(buffer), strlen(buffer), HAL_MAX_DELAY);
 80054ac:	1d3b      	adds	r3, r7, #4
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7fa ff0e 	bl	80002d0 <strlen>
 80054b4:	4603      	mov	r3, r0
 80054b6:	b29a      	uxth	r2, r3
 80054b8:	1d39      	adds	r1, r7, #4
 80054ba:	f04f 33ff 	mov.w	r3, #4294967295
 80054be:	4809      	ldr	r0, [pc, #36]	@ (80054e4 <uartPrint+0x74>)
 80054c0:	f006 fac6 	bl	800ba50 <HAL_UART_Transmit>

        xSemaphoreGive(uartMutex);
 80054c4:	4b06      	ldr	r3, [pc, #24]	@ (80054e0 <uartPrint+0x70>)
 80054c6:	6818      	ldr	r0, [r3, #0]
 80054c8:	2300      	movs	r3, #0
 80054ca:	2200      	movs	r2, #0
 80054cc:	2100      	movs	r1, #0
 80054ce:	f007 f93f 	bl	800c750 <xQueueGenericSend>
    } else {
        // opcjonalnie: timeout, nie udao si zdoby mutexa
    }

}
 80054d2:	bf00      	nop
 80054d4:	3788      	adds	r7, #136	@ 0x88
 80054d6:	46bd      	mov	sp, r7
 80054d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80054dc:	b004      	add	sp, #16
 80054de:	4770      	bx	lr
 80054e0:	20000e08 	.word	0x20000e08
 80054e4:	20000fa8 	.word	0x20000fa8

080054e8 <round2>:
#include "task.h"
#include "queue.h"
#include "semphr.h"

static inline float round2(float val)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	ed87 0a01 	vstr	s0, [r7, #4]
    return (float)((int)(val * 100 + (val >= 0 ? 0.5f : -0.5f))) / 100.0f;
 80054f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80054f6:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800553c <round2+0x54>
 80054fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80054fe:	ed97 7a01 	vldr	s14, [r7, #4]
 8005502:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8005506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800550a:	db02      	blt.n	8005512 <round2+0x2a>
 800550c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005510:	e001      	b.n	8005516 <round2+0x2e>
 8005512:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005516:	ee77 7a27 	vadd.f32	s15, s14, s15
 800551a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800551e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005522:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800553c <round2+0x54>
 8005526:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800552a:	eef0 7a66 	vmov.f32	s15, s13
}
 800552e:	eeb0 0a67 	vmov.f32	s0, s15
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr
 800553c:	42c80000 	.word	0x42c80000

08005540 <_ZN9__gnu_cxx5__ops16__iter_less_iterEv>:
  };

  _GLIBCXX14_CONSTEXPR
  inline _Iter_less_iter
  __iter_less_iter()
  { return _Iter_less_iter(); }
 8005540:	b480      	push	{r7}
 8005542:	af00      	add	r7, sp, #0
 8005544:	bf00      	nop
 8005546:	4618      	mov	r0, r3
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <_ZN9__gnu_cxx5__ops14_Iter_less_valC1ENS0_15_Iter_less_iterE>:
    _Iter_less_val() { }
#endif

    _GLIBCXX20_CONSTEXPR
    explicit
    _Iter_less_val(_Iter_less_iter) { }
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	7039      	strb	r1, [r7, #0]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4618      	mov	r0, r3
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <_ZN9__gnu_cxx5__ops15__val_comp_iterENS0_15_Iter_less_iterE>:
  { return _Val_less_iter(); }

  _GLIBCXX20_CONSTEXPR
  inline _Val_less_iter
  __val_comp_iter(_Iter_less_iter)
  { return _Val_less_iter(); }
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	7138      	strb	r0, [r7, #4]
 8005570:	bf00      	nop
 8005572:	4618      	mov	r0, r3
 8005574:	370c      	adds	r7, #12
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <_ZSt17__size_to_integerj>:

  // Used by fill_n, generate_n, etc. to convert _Size to an integral type:
  inline _GLIBCXX_CONSTEXPR int
  __size_to_integer(int __n) { return __n; }
  inline _GLIBCXX_CONSTEXPR unsigned
  __size_to_integer(unsigned __n) { return __n; }
 800557e:	b480      	push	{r7}
 8005580:	b083      	sub	sp, #12
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4618      	mov	r0, r3
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <_Z11Sensor_TaskPv>:

QueueHandle_t weatherQueue = nullptr;



void Sensor_Task(void *argument){
 8005594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005596:	b0af      	sub	sp, #188	@ 0xbc
 8005598:	af04      	add	r7, sp, #16
 800559a:	6078      	str	r0, [r7, #4]
	uartPrint("Sensor TASK Started!\n");
 800559c:	4856      	ldr	r0, [pc, #344]	@ (80056f8 <_Z11Sensor_TaskPv+0x164>)
 800559e:	f7ff ff67 	bl	8005470 <uartPrint>
	WatchdogManager::instance().registerTask("SensorTask", xTaskGetCurrentTaskHandle(), 5);
 80055a2:	f001 ffa5 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 80055a6:	4604      	mov	r4, r0
 80055a8:	f008 fcd2 	bl	800df50 <xTaskGetCurrentTaskHandle>
 80055ac:	4602      	mov	r2, r0
 80055ae:	2305      	movs	r3, #5
 80055b0:	4952      	ldr	r1, [pc, #328]	@ (80056fc <_Z11Sensor_TaskPv+0x168>)
 80055b2:	4620      	mov	r0, r4
 80055b4:	f001 ffc4 	bl	8007540 <_ZN15WatchdogManager12registerTaskEPKcP19tskTaskControlBlockm>
	uartPrint("Stack remaining in %s task: %u\n", "sensor_task", uxTaskGetStackHighWaterMark(nullptr));
 80055b8:	2000      	movs	r0, #0
 80055ba:	f008 fc57 	bl	800de6c <uxTaskGetStackHighWaterMark>
 80055be:	4603      	mov	r3, r0
 80055c0:	461a      	mov	r2, r3
 80055c2:	494f      	ldr	r1, [pc, #316]	@ (8005700 <_Z11Sensor_TaskPv+0x16c>)
 80055c4:	484f      	ldr	r0, [pc, #316]	@ (8005704 <_Z11Sensor_TaskPv+0x170>)
 80055c6:	f7ff ff53 	bl	8005470 <uartPrint>
	Med_Filter<float, 5> med_temp_filter;
 80055ca:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80055ce:	4618      	mov	r0, r3
 80055d0:	f000 f8a8 	bl	8005724 <_ZN10Med_FilterIfLj5EEC1Ev>
	Med_Filter<float, 5> med_hum_filter;
 80055d4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80055d8:	4618      	mov	r0, r3
 80055da:	f000 f8a3 	bl	8005724 <_ZN10Med_FilterIfLj5EEC1Ev>
	Med_Filter<int32_t, 5> med_pres_filter;
 80055de:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80055e2:	4618      	mov	r0, r3
 80055e4:	f000 f8b8 	bl	8005758 <_ZN10Med_FilterIlLj5EEC1Ev>
	weatherQueue = xQueueCreate(1, sizeof(weatherData));
 80055e8:	2200      	movs	r2, #0
 80055ea:	210c      	movs	r1, #12
 80055ec:	2001      	movs	r0, #1
 80055ee:	f007 f81f 	bl	800c630 <xQueueGenericCreate>
 80055f2:	4603      	mov	r3, r0
 80055f4:	4a44      	ldr	r2, [pc, #272]	@ (8005708 <_Z11Sensor_TaskPv+0x174>)
 80055f6:	6013      	str	r3, [r2, #0]
	configASSERT(weatherQueue != nullptr);
 80055f8:	4b43      	ldr	r3, [pc, #268]	@ (8005708 <_Z11Sensor_TaskPv+0x174>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d10c      	bne.n	800561a <_Z11Sensor_TaskPv+0x86>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005604:	f383 8811 	msr	BASEPRI, r3
 8005608:	f3bf 8f6f 	isb	sy
 800560c:	f3bf 8f4f 	dsb	sy
 8005610:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005614:	bf00      	nop
 8005616:	bf00      	nop
 8005618:	e7fd      	b.n	8005616 <_Z11Sensor_TaskPv+0x82>
	for(;;){
        BME280_ReadTemperatureAndPressureAndHuminidity(&wData.temperature, &wData.pres, &wData.humidity);
 800561a:	4a3c      	ldr	r2, [pc, #240]	@ (800570c <_Z11Sensor_TaskPv+0x178>)
 800561c:	493c      	ldr	r1, [pc, #240]	@ (8005710 <_Z11Sensor_TaskPv+0x17c>)
 800561e:	483d      	ldr	r0, [pc, #244]	@ (8005714 <_Z11Sensor_TaskPv+0x180>)
 8005620:	f7fc fa8c 	bl	8001b3c <BME280_ReadTemperatureAndPressureAndHuminidity>
        wData.pres = med_pres_filter.filter(BME280_GetSeaLevelPressure(74.0)/100);
 8005624:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 8005718 <_Z11Sensor_TaskPv+0x184>
 8005628:	f7fc fe04 	bl	8002234 <BME280_GetSeaLevelPressure>
 800562c:	4603      	mov	r3, r0
 800562e:	4a3b      	ldr	r2, [pc, #236]	@ (800571c <_Z11Sensor_TaskPv+0x188>)
 8005630:	fba2 2303 	umull	r2, r3, r2, r3
 8005634:	095b      	lsrs	r3, r3, #5
 8005636:	461a      	mov	r2, r3
 8005638:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800563c:	4611      	mov	r1, r2
 800563e:	4618      	mov	r0, r3
 8005640:	f000 f8a3 	bl	800578a <_ZN10Med_FilterIlLj5EE6filterEl>
 8005644:	4603      	mov	r3, r0
 8005646:	4a33      	ldr	r2, [pc, #204]	@ (8005714 <_Z11Sensor_TaskPv+0x180>)
 8005648:	6093      	str	r3, [r2, #8]
        wData.temperature = round2(med_temp_filter.filter(wData.temperature));
 800564a:	4b32      	ldr	r3, [pc, #200]	@ (8005714 <_Z11Sensor_TaskPv+0x180>)
 800564c:	edd3 7a00 	vldr	s15, [r3]
 8005650:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8005654:	eeb0 0a67 	vmov.f32	s0, s15
 8005658:	4618      	mov	r0, r3
 800565a:	f000 f8ef 	bl	800583c <_ZN10Med_FilterIfLj5EE6filterEf>
 800565e:	eef0 7a40 	vmov.f32	s15, s0
 8005662:	eeb0 0a67 	vmov.f32	s0, s15
 8005666:	f7ff ff3f 	bl	80054e8 <round2>
 800566a:	eef0 7a40 	vmov.f32	s15, s0
 800566e:	4b29      	ldr	r3, [pc, #164]	@ (8005714 <_Z11Sensor_TaskPv+0x180>)
 8005670:	edc3 7a00 	vstr	s15, [r3]
        wData.humidity = round2(med_hum_filter.filter(wData.humidity));
 8005674:	4b27      	ldr	r3, [pc, #156]	@ (8005714 <_Z11Sensor_TaskPv+0x180>)
 8005676:	edd3 7a01 	vldr	s15, [r3, #4]
 800567a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800567e:	eeb0 0a67 	vmov.f32	s0, s15
 8005682:	4618      	mov	r0, r3
 8005684:	f000 f8da 	bl	800583c <_ZN10Med_FilterIfLj5EE6filterEf>
 8005688:	eef0 7a40 	vmov.f32	s15, s0
 800568c:	eeb0 0a67 	vmov.f32	s0, s15
 8005690:	f7ff ff2a 	bl	80054e8 <round2>
 8005694:	eef0 7a40 	vmov.f32	s15, s0
 8005698:	4b1e      	ldr	r3, [pc, #120]	@ (8005714 <_Z11Sensor_TaskPv+0x180>)
 800569a:	edc3 7a01 	vstr	s15, [r3, #4]

        char data[70];
        sprintf(data, "temp: %.2f, pressure: %ld, humidity: %.2f\r\n", wData.temperature, wData.pres, wData.humidity);
 800569e:	4b1d      	ldr	r3, [pc, #116]	@ (8005714 <_Z11Sensor_TaskPv+0x180>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7fa ff80 	bl	80005a8 <__aeabi_f2d>
 80056a8:	4604      	mov	r4, r0
 80056aa:	460d      	mov	r5, r1
 80056ac:	4b19      	ldr	r3, [pc, #100]	@ (8005714 <_Z11Sensor_TaskPv+0x180>)
 80056ae:	689e      	ldr	r6, [r3, #8]
 80056b0:	4b18      	ldr	r3, [pc, #96]	@ (8005714 <_Z11Sensor_TaskPv+0x180>)
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f7fa ff77 	bl	80005a8 <__aeabi_f2d>
 80056ba:	4602      	mov	r2, r0
 80056bc:	460b      	mov	r3, r1
 80056be:	f107 0008 	add.w	r0, r7, #8
 80056c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80056c6:	9600      	str	r6, [sp, #0]
 80056c8:	4622      	mov	r2, r4
 80056ca:	462b      	mov	r3, r5
 80056cc:	4914      	ldr	r1, [pc, #80]	@ (8005720 <_Z11Sensor_TaskPv+0x18c>)
 80056ce:	f00a ff33 	bl	8010538 <siprintf>
        //uartPrint(data);

        xQueueOverwrite(weatherQueue, &wData);
 80056d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005708 <_Z11Sensor_TaskPv+0x174>)
 80056d4:	6818      	ldr	r0, [r3, #0]
 80056d6:	2302      	movs	r3, #2
 80056d8:	2200      	movs	r2, #0
 80056da:	490e      	ldr	r1, [pc, #56]	@ (8005714 <_Z11Sensor_TaskPv+0x180>)
 80056dc:	f007 f838 	bl	800c750 <xQueueGenericSend>
        WatchdogManager::instance().notifyAlive("SensorTask");
 80056e0:	f001 ff06 	bl	80074f0 <_ZN15WatchdogManager8instanceEv>
 80056e4:	4603      	mov	r3, r0
 80056e6:	4905      	ldr	r1, [pc, #20]	@ (80056fc <_Z11Sensor_TaskPv+0x168>)
 80056e8:	4618      	mov	r0, r3
 80056ea:	f001 ff55 	bl	8007598 <_ZN15WatchdogManager11notifyAliveEPKc>
        vTaskDelay(pdMS_TO_TICKS(2000));
 80056ee:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80056f2:	f007 ff69 	bl	800d5c8 <vTaskDelay>

    }
 80056f6:	e790      	b.n	800561a <_Z11Sensor_TaskPv+0x86>
 80056f8:	08012f0c 	.word	0x08012f0c
 80056fc:	08012f24 	.word	0x08012f24
 8005700:	08012f30 	.word	0x08012f30
 8005704:	08012f3c 	.word	0x08012f3c
 8005708:	20000e10 	.word	0x20000e10
 800570c:	20000034 	.word	0x20000034
 8005710:	20000038 	.word	0x20000038
 8005714:	20000030 	.word	0x20000030
 8005718:	42940000 	.word	0x42940000
 800571c:	51eb851f 	.word	0x51eb851f
 8005720:	08012f5c 	.word	0x08012f5c

08005724 <_ZN10Med_FilterIfLj5EEC1Ev>:
class Med_Filter {
    static_assert(std::is_arithmetic<T>::value, "Med_Filter requires a numeric type");
    static_assert(Sz % 2 == 1, "Size must be odd");

public:
    Med_Filter() : _filled(false), _idx(0) {
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	701a      	strb	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	605a      	str	r2, [r3, #4]
        _buffer.fill(0);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	3308      	adds	r3, #8
 800573c:	f04f 0200 	mov.w	r2, #0
 8005740:	60fa      	str	r2, [r7, #12]
 8005742:	f107 020c 	add.w	r2, r7, #12
 8005746:	4611      	mov	r1, r2
 8005748:	4618      	mov	r0, r3
 800574a:	f000 f8d4 	bl	80058f6 <_ZNSt5arrayIfLj5EE4fillERKf>
    }
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4618      	mov	r0, r3
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <_ZN10Med_FilterIlLj5EEC1Ev>:
    Med_Filter() : _filled(false), _idx(0) {
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	701a      	strb	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	605a      	str	r2, [r3, #4]
        _buffer.fill(0);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	3308      	adds	r3, #8
 8005770:	2200      	movs	r2, #0
 8005772:	60fa      	str	r2, [r7, #12]
 8005774:	f107 020c 	add.w	r2, r7, #12
 8005778:	4611      	mov	r1, r2
 800577a:	4618      	mov	r0, r3
 800577c:	f000 f8ce 	bl	800591c <_ZNSt5arrayIlLj5EE4fillERKl>
    }
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4618      	mov	r0, r3
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <_ZN10Med_FilterIlLj5EE6filterEl>:

    T filter(T value) {
 800578a:	b580      	push	{r7, lr}
 800578c:	b08a      	sub	sp, #40	@ 0x28
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
 8005792:	6039      	str	r1, [r7, #0]
        _buffer[_idx++] = value;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f103 0008 	add.w	r0, r3, #8
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	1c59      	adds	r1, r3, #1
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	6051      	str	r1, [r2, #4]
 80057a4:	4619      	mov	r1, r3
 80057a6:	f000 f8cc 	bl	8005942 <_ZNSt5arrayIlLj5EEixEj>
 80057aa:	4602      	mov	r2, r0
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	6013      	str	r3, [r2, #0]
        if (_idx >= Sz) {
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	2b04      	cmp	r3, #4
 80057b6:	d905      	bls.n	80057c4 <_ZN10Med_FilterIlLj5EE6filterEl+0x3a>
            _idx = 0;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	605a      	str	r2, [r3, #4]
            _filled = true;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2201      	movs	r2, #1
 80057c2:	701a      	strb	r2, [r3, #0]
        }

        size_t count = _filled ? Sz : _idx;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d001      	beq.n	80057d0 <_ZN10Med_FilterIlLj5EE6filterEl+0x46>
 80057cc:	2305      	movs	r3, #5
 80057ce:	e001      	b.n	80057d4 <_ZN10Med_FilterIlLj5EE6filterEl+0x4a>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	623b      	str	r3, [r7, #32]
        T tmp[Sz];
        for (size_t i = 0; i < count; ++i)
 80057d6:	2300      	movs	r3, #0
 80057d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80057da:	e010      	b.n	80057fe <_ZN10Med_FilterIlLj5EE6filterEl+0x74>
            tmp[i] = _buffer[i];
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	3308      	adds	r3, #8
 80057e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057e2:	4618      	mov	r0, r3
 80057e4:	f000 f8ad 	bl	8005942 <_ZNSt5arrayIlLj5EEixEj>
 80057e8:	4603      	mov	r3, r0
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	3328      	adds	r3, #40	@ 0x28
 80057f2:	443b      	add	r3, r7
 80057f4:	f843 2c1c 	str.w	r2, [r3, #-28]
        for (size_t i = 0; i < count; ++i)
 80057f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fa:	3301      	adds	r3, #1
 80057fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80057fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005800:	6a3b      	ldr	r3, [r7, #32]
 8005802:	429a      	cmp	r2, r3
 8005804:	d3ea      	bcc.n	80057dc <_ZN10Med_FilterIlLj5EE6filterEl+0x52>

        std::nth_element(tmp, tmp + count / 2, tmp + count);
 8005806:	6a3b      	ldr	r3, [r7, #32]
 8005808:	085b      	lsrs	r3, r3, #1
 800580a:	009b      	lsls	r3, r3, #2
 800580c:	f107 020c 	add.w	r2, r7, #12
 8005810:	18d1      	adds	r1, r2, r3
 8005812:	6a3b      	ldr	r3, [r7, #32]
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	f107 020c 	add.w	r2, r7, #12
 800581a:	441a      	add	r2, r3
 800581c:	f107 030c 	add.w	r3, r7, #12
 8005820:	4618      	mov	r0, r3
 8005822:	f000 f89d 	bl	8005960 <_ZSt11nth_elementIPlEvT_S1_S1_>
        return tmp[count / 2];
 8005826:	6a3b      	ldr	r3, [r7, #32]
 8005828:	085b      	lsrs	r3, r3, #1
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	3328      	adds	r3, #40	@ 0x28
 800582e:	443b      	add	r3, r7
 8005830:	f853 3c1c 	ldr.w	r3, [r3, #-28]
    }
 8005834:	4618      	mov	r0, r3
 8005836:	3728      	adds	r7, #40	@ 0x28
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <_ZN10Med_FilterIfLj5EE6filterEf>:
    T filter(T value) {
 800583c:	b580      	push	{r7, lr}
 800583e:	b08a      	sub	sp, #40	@ 0x28
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	ed87 0a00 	vstr	s0, [r7]
        _buffer[_idx++] = value;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f103 0008 	add.w	r0, r3, #8
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	1c59      	adds	r1, r3, #1
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6051      	str	r1, [r2, #4]
 8005858:	4619      	mov	r1, r3
 800585a:	f000 f8a7 	bl	80059ac <_ZNSt5arrayIfLj5EEixEj>
 800585e:	4602      	mov	r2, r0
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	6013      	str	r3, [r2, #0]
        if (_idx >= Sz) {
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	2b04      	cmp	r3, #4
 800586a:	d905      	bls.n	8005878 <_ZN10Med_FilterIfLj5EE6filterEf+0x3c>
            _idx = 0;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	605a      	str	r2, [r3, #4]
            _filled = true;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2201      	movs	r2, #1
 8005876:	701a      	strb	r2, [r3, #0]
        size_t count = _filled ? Sz : _idx;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d001      	beq.n	8005884 <_ZN10Med_FilterIfLj5EE6filterEf+0x48>
 8005880:	2305      	movs	r3, #5
 8005882:	e001      	b.n	8005888 <_ZN10Med_FilterIfLj5EE6filterEf+0x4c>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	623b      	str	r3, [r7, #32]
        for (size_t i = 0; i < count; ++i)
 800588a:	2300      	movs	r3, #0
 800588c:	627b      	str	r3, [r7, #36]	@ 0x24
 800588e:	e010      	b.n	80058b2 <_ZN10Med_FilterIfLj5EE6filterEf+0x76>
            tmp[i] = _buffer[i];
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	3308      	adds	r3, #8
 8005894:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005896:	4618      	mov	r0, r3
 8005898:	f000 f888 	bl	80059ac <_ZNSt5arrayIfLj5EEixEj>
 800589c:	4603      	mov	r3, r0
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	3328      	adds	r3, #40	@ 0x28
 80058a6:	443b      	add	r3, r7
 80058a8:	3b1c      	subs	r3, #28
 80058aa:	601a      	str	r2, [r3, #0]
        for (size_t i = 0; i < count; ++i)
 80058ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ae:	3301      	adds	r3, #1
 80058b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80058b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058b4:	6a3b      	ldr	r3, [r7, #32]
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d3ea      	bcc.n	8005890 <_ZN10Med_FilterIfLj5EE6filterEf+0x54>
        std::nth_element(tmp, tmp + count / 2, tmp + count);
 80058ba:	6a3b      	ldr	r3, [r7, #32]
 80058bc:	085b      	lsrs	r3, r3, #1
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	f107 020c 	add.w	r2, r7, #12
 80058c4:	18d1      	adds	r1, r2, r3
 80058c6:	6a3b      	ldr	r3, [r7, #32]
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	f107 020c 	add.w	r2, r7, #12
 80058ce:	441a      	add	r2, r3
 80058d0:	f107 030c 	add.w	r3, r7, #12
 80058d4:	4618      	mov	r0, r3
 80058d6:	f000 f878 	bl	80059ca <_ZSt11nth_elementIPfEvT_S1_S1_>
        return tmp[count / 2];
 80058da:	6a3b      	ldr	r3, [r7, #32]
 80058dc:	085b      	lsrs	r3, r3, #1
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	3328      	adds	r3, #40	@ 0x28
 80058e2:	443b      	add	r3, r7
 80058e4:	3b1c      	subs	r3, #28
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	ee07 3a90 	vmov	s15, r3
    }
 80058ec:	eeb0 0a67 	vmov.f32	s0, s15
 80058f0:	3728      	adds	r7, #40	@ 0x28
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <_ZNSt5arrayIfLj5EE4fillERKf>:
      fill(const value_type& __u)
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b084      	sub	sp, #16
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
 80058fe:	6039      	str	r1, [r7, #0]
      { std::fill_n(begin(), size(), __u); }
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 f888 	bl	8005a16 <_ZNSt5arrayIfLj5EE5beginEv>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	60fb      	str	r3, [r7, #12]
      size() const noexcept { return _Nm; }
 800590a:	2305      	movs	r3, #5
      { std::fill_n(begin(), size(), __u); }
 800590c:	683a      	ldr	r2, [r7, #0]
 800590e:	4619      	mov	r1, r3
 8005910:	f000 f88e 	bl	8005a30 <_ZSt6fill_nIPfjfET_S1_T0_RKT1_>
 8005914:	bf00      	nop
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <_ZNSt5arrayIlLj5EE4fillERKl>:
      fill(const value_type& __u)
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
      { std::fill_n(begin(), size(), __u); }
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f898 	bl	8005a5c <_ZNSt5arrayIlLj5EE5beginEv>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	60fb      	str	r3, [r7, #12]
      size() const noexcept { return _Nm; }
 8005930:	2305      	movs	r3, #5
      { std::fill_n(begin(), size(), __u); }
 8005932:	683a      	ldr	r2, [r7, #0]
 8005934:	4619      	mov	r1, r3
 8005936:	f000 f89e 	bl	8005a76 <_ZSt6fill_nIPljlET_S1_T0_RKT1_>
 800593a:	bf00      	nop
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}

08005942 <_ZNSt5arrayIlLj5EEixEj>:
      operator[](size_type __n) noexcept
 8005942:	b480      	push	{r7}
 8005944:	b083      	sub	sp, #12
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
 800594a:	6039      	str	r1, [r7, #0]
	return _M_elems[__n];
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	4413      	add	r3, r2
      }
 8005954:	4618      	mov	r0, r3
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <_ZSt11nth_elementIPlEvT_S1_S1_>:
   *  holds that `*j < *i` is false.
  */
  template<typename _RandomAccessIterator>
    _GLIBCXX20_CONSTEXPR
    inline void
    nth_element(_RandomAccessIterator __first, _RandomAccessIterator __nth,
 8005960:	b5b0      	push	{r4, r5, r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af02      	add	r7, sp, #8
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
	    typename iterator_traits<_RandomAccessIterator>::value_type>)
      __glibcxx_requires_valid_range(__first, __nth);
      __glibcxx_requires_valid_range(__nth, __last);
      __glibcxx_requires_irreflexive(__first, __last);

      if (__first == __last || __nth == __last)
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	429a      	cmp	r2, r3
 8005972:	d017      	beq.n	80059a4 <_ZSt11nth_elementIPlEvT_S1_S1_+0x44>
 8005974:	68ba      	ldr	r2, [r7, #8]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	429a      	cmp	r2, r3
 800597a:	d013      	beq.n	80059a4 <_ZSt11nth_elementIPlEvT_S1_S1_+0x44>
	return;

      std::__introselect(__first, __nth, __last,
			 std::__lg(__last - __first) * 2,
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	109b      	asrs	r3, r3, #2
 8005984:	4618      	mov	r0, r3
 8005986:	f000 f88c 	bl	8005aa2 <_ZSt4__lgIiET_S0_>
 800598a:	4603      	mov	r3, r0
      std::__introselect(__first, __nth, __last,
 800598c:	005c      	lsls	r4, r3, #1
			 __gnu_cxx::__ops::__iter_less_iter());
 800598e:	f7ff fdd7 	bl	8005540 <_ZN9__gnu_cxx5__ops16__iter_less_iterEv>
      std::__introselect(__first, __nth, __last,
 8005992:	f88d 5000 	strb.w	r5, [sp]
 8005996:	4623      	mov	r3, r4
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	68b9      	ldr	r1, [r7, #8]
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 f88e 	bl	8005abe <_ZSt13__introselectIPliN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_>
 80059a2:	e000      	b.n	80059a6 <_ZSt11nth_elementIPlEvT_S1_S1_+0x46>
	return;
 80059a4:	bf00      	nop
    }
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bdb0      	pop	{r4, r5, r7, pc}

080059ac <_ZNSt5arrayIfLj5EEixEj>:
      operator[](size_type __n) noexcept
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
	return _M_elems[__n];
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	4413      	add	r3, r2
      }
 80059be:	4618      	mov	r0, r3
 80059c0:	370c      	adds	r7, #12
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr

080059ca <_ZSt11nth_elementIPfEvT_S1_S1_>:
    nth_element(_RandomAccessIterator __first, _RandomAccessIterator __nth,
 80059ca:	b5b0      	push	{r4, r5, r7, lr}
 80059cc:	b086      	sub	sp, #24
 80059ce:	af02      	add	r7, sp, #8
 80059d0:	60f8      	str	r0, [r7, #12]
 80059d2:	60b9      	str	r1, [r7, #8]
 80059d4:	607a      	str	r2, [r7, #4]
      if (__first == __last || __nth == __last)
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d017      	beq.n	8005a0e <_ZSt11nth_elementIPfEvT_S1_S1_+0x44>
 80059de:	68ba      	ldr	r2, [r7, #8]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d013      	beq.n	8005a0e <_ZSt11nth_elementIPfEvT_S1_S1_+0x44>
			 std::__lg(__last - __first) * 2,
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	109b      	asrs	r3, r3, #2
 80059ee:	4618      	mov	r0, r3
 80059f0:	f000 f857 	bl	8005aa2 <_ZSt4__lgIiET_S0_>
 80059f4:	4603      	mov	r3, r0
      std::__introselect(__first, __nth, __last,
 80059f6:	005c      	lsls	r4, r3, #1
			 __gnu_cxx::__ops::__iter_less_iter());
 80059f8:	f7ff fda2 	bl	8005540 <_ZN9__gnu_cxx5__ops16__iter_less_iterEv>
      std::__introselect(__first, __nth, __last,
 80059fc:	f88d 5000 	strb.w	r5, [sp]
 8005a00:	4623      	mov	r3, r4
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	68b9      	ldr	r1, [r7, #8]
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	f000 f88f 	bl	8005b2a <_ZSt13__introselectIPfiN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_>
 8005a0c:	e000      	b.n	8005a10 <_ZSt11nth_elementIPfEvT_S1_S1_+0x46>
	return;
 8005a0e:	bf00      	nop
    }
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bdb0      	pop	{r4, r5, r7, pc}

08005a16 <_ZNSt5arrayIfLj5EE5beginEv>:
      begin() noexcept
 8005a16:	b480      	push	{r7}
 8005a18:	b085      	sub	sp, #20
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	60fb      	str	r3, [r7, #12]
      }

      [[__nodiscard__, __gnu__::__const__, __gnu__::__always_inline__]]
      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
      { return static_cast<pointer>(_M_elems); }
 8005a22:	68fb      	ldr	r3, [r7, #12]
      { return iterator(data()); }
 8005a24:	4618      	mov	r0, r3
 8005a26:	3714      	adds	r7, #20
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <_ZSt6fill_nIPfjfET_S1_T0_RKT1_>:
  // DR 865. More algorithms that throw away information
  // DR 426. search_n(), fill_n(), and generate_n() with negative n
  template<typename _OI, typename _Size, typename _Tp>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    fill_n(_OI __first, _Size __n, const _Tp& __value)
 8005a30:	b5b0      	push	{r4, r5, r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	607a      	str	r2, [r7, #4]
    {
      // concept requirements
      __glibcxx_function_requires(_OutputIteratorConcept<_OI, const _Tp&>)

      return std::__fill_n_a(__first, std::__size_to_integer(__n), __value,
 8005a3c:	68fc      	ldr	r4, [r7, #12]
 8005a3e:	68b8      	ldr	r0, [r7, #8]
 8005a40:	f7ff fd9d 	bl	800557e <_ZSt17__size_to_integerj>
 8005a44:	4601      	mov	r1, r0
  template<typename _Iter>
    __attribute__((__always_inline__))
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8005a46:	bf00      	nop
 8005a48:	462b      	mov	r3, r5
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	f000 f8a2 	bl	8005b96 <_ZSt10__fill_n_aIPfjfET_S1_T0_RKT1_St26random_access_iterator_tag>
 8005a52:	4603      	mov	r3, r0
			       std::__iterator_category(__first));
    }
 8005a54:	4618      	mov	r0, r3
 8005a56:	3710      	adds	r7, #16
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bdb0      	pop	{r4, r5, r7, pc}

08005a5c <_ZNSt5arrayIlLj5EE5beginEv>:
      begin() noexcept
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	60fb      	str	r3, [r7, #12]
      { return static_cast<pointer>(_M_elems); }
 8005a68:	68fb      	ldr	r3, [r7, #12]
      { return iterator(data()); }
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3714      	adds	r7, #20
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <_ZSt6fill_nIPljlET_S1_T0_RKT1_>:
    fill_n(_OI __first, _Size __n, const _Tp& __value)
 8005a76:	b5b0      	push	{r4, r5, r7, lr}
 8005a78:	b084      	sub	sp, #16
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	60f8      	str	r0, [r7, #12]
 8005a7e:	60b9      	str	r1, [r7, #8]
 8005a80:	607a      	str	r2, [r7, #4]
      return std::__fill_n_a(__first, std::__size_to_integer(__n), __value,
 8005a82:	68fc      	ldr	r4, [r7, #12]
 8005a84:	68b8      	ldr	r0, [r7, #8]
 8005a86:	f7ff fd7a 	bl	800557e <_ZSt17__size_to_integerj>
 8005a8a:	4601      	mov	r1, r0
 8005a8c:	bf00      	nop
 8005a8e:	462b      	mov	r3, r5
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	4620      	mov	r0, r4
 8005a94:	f000 f89c 	bl	8005bd0 <_ZSt10__fill_n_aIPljlET_S1_T0_RKT1_St26random_access_iterator_tag>
 8005a98:	4603      	mov	r3, r0
    }
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bdb0      	pop	{r4, r5, r7, pc}

08005aa2 <_ZSt4__lgIiET_S0_>:

  /// This is a helper function for the sort routines and for random.tcc.
  //  Precondition: __n > 0.
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp
    __lg(_Tp __n)
 8005aa2:	b580      	push	{r7, lr}
 8005aa4:	b082      	sub	sp, #8
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	6078      	str	r0, [r7, #4]
    {
#if __cplusplus >= 201402L
      return std::__bit_width(make_unsigned_t<_Tp>(__n)) - 1;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4618      	mov	r0, r3
 8005aae:	f000 f8ac 	bl	8005c0a <_ZSt11__bit_widthIjEiT_>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	3b01      	subs	r3, #1
		    ? __builtin_clzll(+__n)
		    : (sizeof(+__n) == sizeof(long)
			 ? __builtin_clzl(+__n)
			 : __builtin_clz(+__n)));
#endif
    }
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3708      	adds	r7, #8
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}

08005abe <_ZSt13__introselectIPliN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_>:
    __introselect(_RandomAccessIterator __first, _RandomAccessIterator __nth,
 8005abe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ac0:	b087      	sub	sp, #28
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	60f8      	str	r0, [r7, #12]
 8005ac6:	60b9      	str	r1, [r7, #8]
 8005ac8:	607a      	str	r2, [r7, #4]
 8005aca:	603b      	str	r3, [r7, #0]
      while (__last - __first > 3)
 8005acc:	e020      	b.n	8005b10 <_ZSt13__introselectIPliN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x52>
	  if (__depth_limit == 0)
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d10b      	bne.n	8005aec <_ZSt13__introselectIPliN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x2e>
	      std::__heap_select(__first, __nth + 1, __last, __comp);
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	1d19      	adds	r1, r3, #4
 8005ad8:	4633      	mov	r3, r6
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f000 f8a4 	bl	8005c2a <_ZSt13__heap_selectIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_>
	      std::iter_swap(__first, __nth);
 8005ae2:	68b9      	ldr	r1, [r7, #8]
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	f000 f8cb 	bl	8005c80 <_ZSt9iter_swapIPlS0_EvT_T0_>
	      return;
 8005aea:	e01b      	b.n	8005b24 <_ZSt13__introselectIPliN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x66>
	  --__depth_limit;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	3b01      	subs	r3, #1
 8005af0:	603b      	str	r3, [r7, #0]
	    std::__unguarded_partition_pivot(__first, __last, __comp);
 8005af2:	462a      	mov	r2, r5
 8005af4:	6879      	ldr	r1, [r7, #4]
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f000 f8cf 	bl	8005c9a <_ZSt27__unguarded_partition_pivotIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_T0_>
 8005afc:	6178      	str	r0, [r7, #20]
	  if (__cut <= __nth)
 8005afe:	697a      	ldr	r2, [r7, #20]
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d802      	bhi.n	8005b0c <_ZSt13__introselectIPliN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x4e>
	    __first = __cut;
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	60fb      	str	r3, [r7, #12]
 8005b0a:	e001      	b.n	8005b10 <_ZSt13__introselectIPliN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x52>
	    __last = __cut;
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	607b      	str	r3, [r7, #4]
      while (__last - __first > 3)
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b0c      	cmp	r3, #12
 8005b18:	dcd9      	bgt.n	8005ace <_ZSt13__introselectIPliN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x10>
      std::__insertion_sort(__first, __last, __comp);
 8005b1a:	4622      	mov	r2, r4
 8005b1c:	6879      	ldr	r1, [r7, #4]
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f000 f8e2 	bl	8005ce8 <_ZSt16__insertion_sortIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_>
    }
 8005b24:	371c      	adds	r7, #28
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005b2a <_ZSt13__introselectIPfiN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_>:
    __introselect(_RandomAccessIterator __first, _RandomAccessIterator __nth,
 8005b2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b2c:	b087      	sub	sp, #28
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	60f8      	str	r0, [r7, #12]
 8005b32:	60b9      	str	r1, [r7, #8]
 8005b34:	607a      	str	r2, [r7, #4]
 8005b36:	603b      	str	r3, [r7, #0]
      while (__last - __first > 3)
 8005b38:	e020      	b.n	8005b7c <_ZSt13__introselectIPfiN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x52>
	  if (__depth_limit == 0)
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d10b      	bne.n	8005b58 <_ZSt13__introselectIPfiN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x2e>
	      std::__heap_select(__first, __nth + 1, __last, __comp);
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	1d19      	adds	r1, r3, #4
 8005b44:	4633      	mov	r3, r6
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f000 f90e 	bl	8005d6a <_ZSt13__heap_selectIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_>
	      std::iter_swap(__first, __nth);
 8005b4e:	68b9      	ldr	r1, [r7, #8]
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f000 f935 	bl	8005dc0 <_ZSt9iter_swapIPfS0_EvT_T0_>
	      return;
 8005b56:	e01b      	b.n	8005b90 <_ZSt13__introselectIPfiN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x66>
	  --__depth_limit;
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	603b      	str	r3, [r7, #0]
	    std::__unguarded_partition_pivot(__first, __last, __comp);
 8005b5e:	462a      	mov	r2, r5
 8005b60:	6879      	ldr	r1, [r7, #4]
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f000 f939 	bl	8005dda <_ZSt27__unguarded_partition_pivotIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_T0_>
 8005b68:	6178      	str	r0, [r7, #20]
	  if (__cut <= __nth)
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d802      	bhi.n	8005b78 <_ZSt13__introselectIPfiN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x4e>
	    __first = __cut;
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	60fb      	str	r3, [r7, #12]
 8005b76:	e001      	b.n	8005b7c <_ZSt13__introselectIPfiN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x52>
	    __last = __cut;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	607b      	str	r3, [r7, #4]
      while (__last - __first > 3)
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	2b0c      	cmp	r3, #12
 8005b84:	dcd9      	bgt.n	8005b3a <_ZSt13__introselectIPfiN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_T1_+0x10>
      std::__insertion_sort(__first, __last, __comp);
 8005b86:	4622      	mov	r2, r4
 8005b88:	6879      	ldr	r1, [r7, #4]
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 f94c 	bl	8005e28 <_ZSt16__insertion_sortIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_>
    }
 8005b90:	371c      	adds	r7, #28
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005b96 <_ZSt10__fill_n_aIPfjfET_S1_T0_RKT1_St26random_access_iterator_tag>:
    __fill_n_a(_OutputIterator __first, _Size __n, const _Tp& __value,
 8005b96:	b580      	push	{r7, lr}
 8005b98:	b084      	sub	sp, #16
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	60f8      	str	r0, [r7, #12]
 8005b9e:	60b9      	str	r1, [r7, #8]
 8005ba0:	607a      	str	r2, [r7, #4]
 8005ba2:	703b      	strb	r3, [r7, #0]
      if (__n <= 0)
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d101      	bne.n	8005bae <_ZSt10__fill_n_aIPfjfET_S1_T0_RKT1_St26random_access_iterator_tag+0x18>
	return __first;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	e00c      	b.n	8005bc8 <_ZSt10__fill_n_aIPfjfET_S1_T0_RKT1_St26random_access_iterator_tag+0x32>
      std::__fill_a(__first, __first + __n, __value);
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	009b      	lsls	r3, r3, #2
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	4619      	mov	r1, r3
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f000 f975 	bl	8005eaa <_ZSt8__fill_aIPffEvT_S1_RKT0_>
      return __first + __n;
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	4413      	add	r3, r2
    }
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3710      	adds	r7, #16
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <_ZSt10__fill_n_aIPljlET_S1_T0_RKT1_St26random_access_iterator_tag>:
    __fill_n_a(_OutputIterator __first, _Size __n, const _Tp& __value,
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	607a      	str	r2, [r7, #4]
 8005bdc:	703b      	strb	r3, [r7, #0]
      if (__n <= 0)
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <_ZSt10__fill_n_aIPljlET_S1_T0_RKT1_St26random_access_iterator_tag+0x18>
	return __first;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	e00c      	b.n	8005c02 <_ZSt10__fill_n_aIPljlET_S1_T0_RKT1_St26random_access_iterator_tag+0x32>
      std::__fill_a(__first, __first + __n, __value);
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	4413      	add	r3, r2
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 f967 	bl	8005ec8 <_ZSt8__fill_aIPllEvT_S1_RKT0_>
      return __first + __n;
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	4413      	add	r3, r2
    }
 8005c02:	4618      	mov	r0, r3
 8005c04:	3710      	adds	r7, #16
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}

08005c0a <_ZSt11__bit_widthIjEiT_>:
      return (_Tp)1u << (_Nd - std::__countl_zero((_Tp)(__x >> 1)));
    }

  template<typename _Tp>
    constexpr int
    __bit_width(_Tp __x) noexcept
 8005c0a:	b580      	push	{r7, lr}
 8005c0c:	b084      	sub	sp, #16
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
    {
      constexpr auto _Nd = __gnu_cxx::__int_traits<_Tp>::__digits;
 8005c12:	2320      	movs	r3, #32
 8005c14:	60fb      	str	r3, [r7, #12]
      return _Nd - std::__countl_zero(__x);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 f965 	bl	8005ee6 <_ZSt13__countl_zeroIjEiT_>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	f1c3 0320 	rsb	r3, r3, #32
    }
 8005c22:	4618      	mov	r0, r3
 8005c24:	3710      	adds	r7, #16
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <_ZSt13__heap_selectIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_>:
    __heap_select(_RandomAccessIterator __first,
 8005c2a:	b580      	push	{r7, lr}
 8005c2c:	b086      	sub	sp, #24
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	60f8      	str	r0, [r7, #12]
 8005c32:	60b9      	str	r1, [r7, #8]
 8005c34:	607a      	str	r2, [r7, #4]
 8005c36:	703b      	strb	r3, [r7, #0]
      std::__make_heap(__first, __middle, __comp);
 8005c38:	463b      	mov	r3, r7
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	68b9      	ldr	r1, [r7, #8]
 8005c3e:	68f8      	ldr	r0, [r7, #12]
 8005c40:	f000 f96e 	bl	8005f20 <_ZSt11__make_heapIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_>
      for (_RandomAccessIterator __i = __middle; __i < __last; ++__i)
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	617b      	str	r3, [r7, #20]
 8005c48:	e011      	b.n	8005c6e <_ZSt13__heap_selectIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_+0x44>
	if (__comp(__i, __first))
 8005c4a:	463b      	mov	r3, r7
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	6979      	ldr	r1, [r7, #20]
 8005c50:	4618      	mov	r0, r3
 8005c52:	f000 f9a0 	bl	8005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d005      	beq.n	8005c68 <_ZSt13__heap_selectIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_+0x3e>
	  std::__pop_heap(__first, __middle, __i, __comp);
 8005c5c:	463b      	mov	r3, r7
 8005c5e:	697a      	ldr	r2, [r7, #20]
 8005c60:	68b9      	ldr	r1, [r7, #8]
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f000 f9ac 	bl	8005fc0 <_ZSt10__pop_heapIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_RT0_>
      for (_RandomAccessIterator __i = __middle; __i < __last; ++__i)
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	3304      	adds	r3, #4
 8005c6c:	617b      	str	r3, [r7, #20]
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d3e9      	bcc.n	8005c4a <_ZSt13__heap_selectIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_+0x20>
    }
 8005c76:	bf00      	nop
 8005c78:	bf00      	nop
 8005c7a:	3718      	adds	r7, #24
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}

08005c80 <_ZSt9iter_swapIPlS0_EvT_T0_>:
    iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
      swap(*__a, *__b);
 8005c8a:	6839      	ldr	r1, [r7, #0]
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f9c2 	bl	8006016 <_ZSt4swapIlENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
    }
 8005c92:	bf00      	nop
 8005c94:	3708      	adds	r7, #8
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}

08005c9a <_ZSt27__unguarded_partition_pivotIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_T0_>:
    __unguarded_partition_pivot(_RandomAccessIterator __first,
 8005c9a:	b5b0      	push	{r4, r5, r7, lr}
 8005c9c:	b088      	sub	sp, #32
 8005c9e:	af02      	add	r7, sp, #8
 8005ca0:	60f8      	str	r0, [r7, #12]
 8005ca2:	60b9      	str	r1, [r7, #8]
 8005ca4:	713a      	strb	r2, [r7, #4]
      _RandomAccessIterator __mid = __first + (__last - __first) / 2;
 8005ca6:	68ba      	ldr	r2, [r7, #8]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	109b      	asrs	r3, r3, #2
 8005cae:	0fda      	lsrs	r2, r3, #31
 8005cb0:	4413      	add	r3, r2
 8005cb2:	105b      	asrs	r3, r3, #1
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	4413      	add	r3, r2
 8005cba:	617b      	str	r3, [r7, #20]
      std::__move_median_to_first(__first, __first + 1, __mid, __last - 1,
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	1d19      	adds	r1, r3, #4
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	3b04      	subs	r3, #4
 8005cc4:	f88d 4000 	strb.w	r4, [sp]
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f000 f9c2 	bl	8006054 <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_>
      return std::__unguarded_partition(__first + 1, __last, __first, __comp);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	1d18      	adds	r0, r3, #4
 8005cd4:	462b      	mov	r3, r5
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	68b9      	ldr	r1, [r7, #8]
 8005cda:	f000 fa10 	bl	80060fe <_ZSt21__unguarded_partitionIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_>
 8005cde:	4603      	mov	r3, r0
    }
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3718      	adds	r7, #24
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bdb0      	pop	{r4, r5, r7, pc}

08005ce8 <_ZSt16__insertion_sortIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_>:
    __insertion_sort(_RandomAccessIterator __first,
 8005ce8:	b5b0      	push	{r4, r5, r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	713a      	strb	r2, [r7, #4]
      if (__first == __last) return;
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d032      	beq.n	8005d62 <_ZSt16__insertion_sortIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x7a>
      for (_RandomAccessIterator __i = __first + 1; __i != __last; ++__i)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	3304      	adds	r3, #4
 8005d00:	617b      	str	r3, [r7, #20]
 8005d02:	e029      	b.n	8005d58 <_ZSt16__insertion_sortIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x70>
	  if (__comp(__i, __first))
 8005d04:	1d3b      	adds	r3, r7, #4
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	6979      	ldr	r1, [r7, #20]
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f000 f943 	bl	8005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d016      	beq.n	8005d44 <_ZSt16__insertion_sortIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x5c>
		__val = _GLIBCXX_MOVE(*__i);
 8005d16:	6978      	ldr	r0, [r7, #20]
 8005d18:	f000 fa27 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	613b      	str	r3, [r7, #16]
	      _GLIBCXX_MOVE_BACKWARD3(__first, __i, __i + 1);
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	3304      	adds	r3, #4
 8005d26:	461a      	mov	r2, r3
 8005d28:	6979      	ldr	r1, [r7, #20]
 8005d2a:	68f8      	ldr	r0, [r7, #12]
 8005d2c:	f000 fa28 	bl	8006180 <_ZSt13move_backwardIPlS0_ET0_T_S2_S1_>
	      *__first = _GLIBCXX_MOVE(__val);
 8005d30:	f107 0310 	add.w	r3, r7, #16
 8005d34:	4618      	mov	r0, r3
 8005d36:	f000 fa18 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	601a      	str	r2, [r3, #0]
 8005d42:	e006      	b.n	8005d52 <_ZSt16__insertion_sortIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x6a>
				__gnu_cxx::__ops::__val_comp_iter(__comp));
 8005d44:	4628      	mov	r0, r5
 8005d46:	f7ff fc0f 	bl	8005568 <_ZN9__gnu_cxx5__ops15__val_comp_iterENS0_15_Iter_less_iterE>
	    std::__unguarded_linear_insert(__i,
 8005d4a:	4621      	mov	r1, r4
 8005d4c:	6978      	ldr	r0, [r7, #20]
 8005d4e:	f000 fa2f 	bl	80061b0 <_ZSt25__unguarded_linear_insertIPlN9__gnu_cxx5__ops14_Val_less_iterEEvT_T0_>
      for (_RandomAccessIterator __i = __first + 1; __i != __last; ++__i)
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	3304      	adds	r3, #4
 8005d56:	617b      	str	r3, [r7, #20]
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d1d1      	bne.n	8005d04 <_ZSt16__insertion_sortIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x1c>
 8005d60:	e000      	b.n	8005d64 <_ZSt16__insertion_sortIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x7c>
      if (__first == __last) return;
 8005d62:	bf00      	nop
    }
 8005d64:	3718      	adds	r7, #24
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bdb0      	pop	{r4, r5, r7, pc}

08005d6a <_ZSt13__heap_selectIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_>:
    __heap_select(_RandomAccessIterator __first,
 8005d6a:	b580      	push	{r7, lr}
 8005d6c:	b086      	sub	sp, #24
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	60f8      	str	r0, [r7, #12]
 8005d72:	60b9      	str	r1, [r7, #8]
 8005d74:	607a      	str	r2, [r7, #4]
 8005d76:	703b      	strb	r3, [r7, #0]
      std::__make_heap(__first, __middle, __comp);
 8005d78:	463b      	mov	r3, r7
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	68b9      	ldr	r1, [r7, #8]
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f000 fa4a 	bl	8006218 <_ZSt11__make_heapIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_>
      for (_RandomAccessIterator __i = __middle; __i < __last; ++__i)
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	617b      	str	r3, [r7, #20]
 8005d88:	e011      	b.n	8005dae <_ZSt13__heap_selectIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_+0x44>
	if (__comp(__i, __first))
 8005d8a:	463b      	mov	r3, r7
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	6979      	ldr	r1, [r7, #20]
 8005d90:	4618      	mov	r0, r3
 8005d92:	f000 fa7e 	bl	8006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d005      	beq.n	8005da8 <_ZSt13__heap_selectIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_+0x3e>
	  std::__pop_heap(__first, __middle, __i, __comp);
 8005d9c:	463b      	mov	r3, r7
 8005d9e:	697a      	ldr	r2, [r7, #20]
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 fa8f 	bl	80062c6 <_ZSt10__pop_heapIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_RT0_>
      for (_RandomAccessIterator __i = __middle; __i < __last; ++__i)
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	3304      	adds	r3, #4
 8005dac:	617b      	str	r3, [r7, #20]
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d3e9      	bcc.n	8005d8a <_ZSt13__heap_selectIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_T0_+0x20>
    }
 8005db6:	bf00      	nop
 8005db8:	bf00      	nop
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <_ZSt9iter_swapIPfS0_EvT_T0_>:
    iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
      swap(*__a, *__b);
 8005dca:	6839      	ldr	r1, [r7, #0]
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f000 faa7 	bl	8006320 <_ZSt4swapIfENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
    }
 8005dd2:	bf00      	nop
 8005dd4:	3708      	adds	r7, #8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <_ZSt27__unguarded_partition_pivotIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_T0_>:
    __unguarded_partition_pivot(_RandomAccessIterator __first,
 8005dda:	b5b0      	push	{r4, r5, r7, lr}
 8005ddc:	b088      	sub	sp, #32
 8005dde:	af02      	add	r7, sp, #8
 8005de0:	60f8      	str	r0, [r7, #12]
 8005de2:	60b9      	str	r1, [r7, #8]
 8005de4:	713a      	strb	r2, [r7, #4]
      _RandomAccessIterator __mid = __first + (__last - __first) / 2;
 8005de6:	68ba      	ldr	r2, [r7, #8]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	109b      	asrs	r3, r3, #2
 8005dee:	0fda      	lsrs	r2, r3, #31
 8005df0:	4413      	add	r3, r2
 8005df2:	105b      	asrs	r3, r3, #1
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	4413      	add	r3, r2
 8005dfa:	617b      	str	r3, [r7, #20]
      std::__move_median_to_first(__first, __first + 1, __mid, __last - 1,
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	1d19      	adds	r1, r3, #4
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	3b04      	subs	r3, #4
 8005e04:	f88d 4000 	strb.w	r4, [sp]
 8005e08:	697a      	ldr	r2, [r7, #20]
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 faa7 	bl	800635e <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_>
      return std::__unguarded_partition(__first + 1, __last, __first, __comp);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	1d18      	adds	r0, r3, #4
 8005e14:	462b      	mov	r3, r5
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	68b9      	ldr	r1, [r7, #8]
 8005e1a:	f000 faf5 	bl	8006408 <_ZSt21__unguarded_partitionIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_>
 8005e1e:	4603      	mov	r3, r0
    }
 8005e20:	4618      	mov	r0, r3
 8005e22:	3718      	adds	r7, #24
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bdb0      	pop	{r4, r5, r7, pc}

08005e28 <_ZSt16__insertion_sortIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_>:
    __insertion_sort(_RandomAccessIterator __first,
 8005e28:	b5b0      	push	{r4, r5, r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	713a      	strb	r2, [r7, #4]
      if (__first == __last) return;
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d032      	beq.n	8005ea2 <_ZSt16__insertion_sortIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x7a>
      for (_RandomAccessIterator __i = __first + 1; __i != __last; ++__i)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	3304      	adds	r3, #4
 8005e40:	617b      	str	r3, [r7, #20]
 8005e42:	e029      	b.n	8005e98 <_ZSt16__insertion_sortIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x70>
	  if (__comp(__i, __first))
 8005e44:	1d3b      	adds	r3, r7, #4
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	6979      	ldr	r1, [r7, #20]
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f000 fa21 	bl	8006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d016      	beq.n	8005e84 <_ZSt16__insertion_sortIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x5c>
		__val = _GLIBCXX_MOVE(*__i);
 8005e56:	6978      	ldr	r0, [r7, #20]
 8005e58:	f000 fb0c 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	613b      	str	r3, [r7, #16]
	      _GLIBCXX_MOVE_BACKWARD3(__first, __i, __i + 1);
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	3304      	adds	r3, #4
 8005e66:	461a      	mov	r2, r3
 8005e68:	6979      	ldr	r1, [r7, #20]
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f000 fb0d 	bl	800648a <_ZSt13move_backwardIPfS0_ET0_T_S2_S1_>
	      *__first = _GLIBCXX_MOVE(__val);
 8005e70:	f107 0310 	add.w	r3, r7, #16
 8005e74:	4618      	mov	r0, r3
 8005e76:	f000 fafd 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	601a      	str	r2, [r3, #0]
 8005e82:	e006      	b.n	8005e92 <_ZSt16__insertion_sortIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x6a>
				__gnu_cxx::__ops::__val_comp_iter(__comp));
 8005e84:	4628      	mov	r0, r5
 8005e86:	f7ff fb6f 	bl	8005568 <_ZN9__gnu_cxx5__ops15__val_comp_iterENS0_15_Iter_less_iterE>
	    std::__unguarded_linear_insert(__i,
 8005e8a:	4621      	mov	r1, r4
 8005e8c:	6978      	ldr	r0, [r7, #20]
 8005e8e:	f000 fb14 	bl	80064ba <_ZSt25__unguarded_linear_insertIPfN9__gnu_cxx5__ops14_Val_less_iterEEvT_T0_>
      for (_RandomAccessIterator __i = __first + 1; __i != __last; ++__i)
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	3304      	adds	r3, #4
 8005e96:	617b      	str	r3, [r7, #20]
 8005e98:	697a      	ldr	r2, [r7, #20]
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d1d1      	bne.n	8005e44 <_ZSt16__insertion_sortIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x1c>
 8005ea0:	e000      	b.n	8005ea4 <_ZSt16__insertion_sortIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_T0_+0x7c>
      if (__first == __last) return;
 8005ea2:	bf00      	nop
    }
 8005ea4:	3718      	adds	r7, #24
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bdb0      	pop	{r4, r5, r7, pc}

08005eaa <_ZSt8__fill_aIPffEvT_S1_RKT0_>:
    __fill_a(_FIte __first, _FIte __last, const _Tp& __value)
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b084      	sub	sp, #16
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	60f8      	str	r0, [r7, #12]
 8005eb2:	60b9      	str	r1, [r7, #8]
 8005eb4:	607a      	str	r2, [r7, #4]
    { std::__fill_a1(__first, __last, __value); }
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	68b9      	ldr	r1, [r7, #8]
 8005eba:	68f8      	ldr	r0, [r7, #12]
 8005ebc:	f000 fb31 	bl	8006522 <_ZSt9__fill_a1IPffEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_>
 8005ec0:	bf00      	nop
 8005ec2:	3710      	adds	r7, #16
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}

08005ec8 <_ZSt8__fill_aIPllEvT_S1_RKT0_>:
    __fill_a(_FIte __first, _FIte __last, const _Tp& __value)
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	607a      	str	r2, [r7, #4]
    { std::__fill_a1(__first, __last, __value); }
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	68b9      	ldr	r1, [r7, #8]
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 fb3d 	bl	8006558 <_ZSt9__fill_a1IPllEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_>
 8005ede:	bf00      	nop
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}

08005ee6 <_ZSt13__countl_zeroIjEiT_>:
    __countl_zero(_Tp __x) noexcept
 8005ee6:	b480      	push	{r7}
 8005ee8:	b089      	sub	sp, #36	@ 0x24
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
      constexpr auto _Nd = __int_traits<_Tp>::__digits;
 8005eee:	2320      	movs	r3, #32
 8005ef0:	61bb      	str	r3, [r7, #24]
      if (__x == 0)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <_ZSt13__countl_zeroIjEiT_+0x16>
        return _Nd;
 8005ef8:	2320      	movs	r3, #32
 8005efa:	e00b      	b.n	8005f14 <_ZSt13__countl_zeroIjEiT_+0x2e>
      constexpr auto _Nd_ull = __int_traits<unsigned long long>::__digits;
 8005efc:	2340      	movs	r3, #64	@ 0x40
 8005efe:	61fb      	str	r3, [r7, #28]
      constexpr auto _Nd_ul = __int_traits<unsigned long>::__digits;
 8005f00:	2320      	movs	r3, #32
 8005f02:	617b      	str	r3, [r7, #20]
      constexpr auto _Nd_u = __int_traits<unsigned>::__digits;
 8005f04:	2320      	movs	r3, #32
 8005f06:	613b      	str	r3, [r7, #16]
	  constexpr int __diff = _Nd_u - _Nd;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	60fb      	str	r3, [r7, #12]
	  return __builtin_clz(__x) - __diff;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	fab3 f383 	clz	r3, r3
 8005f12:	bf00      	nop
    }
 8005f14:	4618      	mov	r0, r3
 8005f16:	3724      	adds	r7, #36	@ 0x24
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <_ZSt11__make_heapIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_>:
    }

  template<typename _RandomAccessIterator, typename _Compare>
    _GLIBCXX20_CONSTEXPR
    void
    __make_heap(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8005f20:	b590      	push	{r4, r7, lr}
 8005f22:	b08b      	sub	sp, #44	@ 0x2c
 8005f24:	af02      	add	r7, sp, #8
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
      typedef typename iterator_traits<_RandomAccessIterator>::value_type
	  _ValueType;
      typedef typename iterator_traits<_RandomAccessIterator>::difference_type
	  _DistanceType;

      if (__last - __first < 2)
 8005f2c:	68ba      	ldr	r2, [r7, #8]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	dd29      	ble.n	8005f8a <_ZSt11__make_heapIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_+0x6a>
	return;

      const _DistanceType __len = __last - __first;
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	109b      	asrs	r3, r3, #2
 8005f3e:	61bb      	str	r3, [r7, #24]
      _DistanceType __parent = (__len - 2) / 2;
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	3b02      	subs	r3, #2
 8005f44:	0fda      	lsrs	r2, r3, #31
 8005f46:	4413      	add	r3, r2
 8005f48:	105b      	asrs	r3, r3, #1
 8005f4a:	61fb      	str	r3, [r7, #28]
      while (true)
	{
	  _ValueType __value = _GLIBCXX_MOVE(*(__first + __parent));
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	4413      	add	r3, r2
 8005f54:	4618      	mov	r0, r3
 8005f56:	f000 f908 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	617b      	str	r3, [r7, #20]
	  std::__adjust_heap(__first, __parent, __len, _GLIBCXX_MOVE(__value),
 8005f60:	f107 0314 	add.w	r3, r7, #20
 8005f64:	4618      	mov	r0, r3
 8005f66:	f000 f900 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f88d 4000 	strb.w	r4, [sp]
 8005f72:	69ba      	ldr	r2, [r7, #24]
 8005f74:	69f9      	ldr	r1, [r7, #28]
 8005f76:	68f8      	ldr	r0, [r7, #12]
 8005f78:	f000 fb09 	bl	800658e <_ZSt13__adjust_heapIPlilN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_>
			     __comp);
	  if (__parent == 0)
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d005      	beq.n	8005f8e <_ZSt11__make_heapIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_+0x6e>
	    return;
	  __parent--;
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	3b01      	subs	r3, #1
 8005f86:	61fb      	str	r3, [r7, #28]
      while (true)
 8005f88:	e7e0      	b.n	8005f4c <_ZSt11__make_heapIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_+0x2c>
	return;
 8005f8a:	bf00      	nop
 8005f8c:	e000      	b.n	8005f90 <_ZSt11__make_heapIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_+0x70>
	    return;
 8005f8e:	bf00      	nop
	}
    }
 8005f90:	3724      	adds	r7, #36	@ 0x24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd90      	pop	{r4, r7, pc}

08005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>:
      operator()(_Iterator1 __it1, _Iterator2 __it2) const
 8005f96:	b480      	push	{r7}
 8005f98:	b085      	sub	sp, #20
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	60f8      	str	r0, [r7, #12]
 8005f9e:	60b9      	str	r1, [r7, #8]
 8005fa0:	607a      	str	r2, [r7, #4]
      { return *__it1 < *__it2; }
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	bfb4      	ite	lt
 8005fae:	2301      	movlt	r3, #1
 8005fb0:	2300      	movge	r3, #0
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3714      	adds	r7, #20
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <_ZSt10__pop_heapIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_RT0_>:
    __pop_heap(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8005fc0:	b5b0      	push	{r4, r5, r7, lr}
 8005fc2:	b088      	sub	sp, #32
 8005fc4:	af02      	add	r7, sp, #8
 8005fc6:	60f8      	str	r0, [r7, #12]
 8005fc8:	60b9      	str	r1, [r7, #8]
 8005fca:	607a      	str	r2, [r7, #4]
 8005fcc:	603b      	str	r3, [r7, #0]
      _ValueType __value = _GLIBCXX_MOVE(*__result);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 f8cb 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	617b      	str	r3, [r7, #20]
      *__result = _GLIBCXX_MOVE(*__first);
 8005fda:	68f8      	ldr	r0, [r7, #12]
 8005fdc:	f000 f8c5 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	601a      	str	r2, [r3, #0]
			 _DistanceType(__last - __first),
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	109b      	asrs	r3, r3, #2
 8005ff0:	461c      	mov	r4, r3
			 _GLIBCXX_MOVE(__value), __comp);
 8005ff2:	f107 0314 	add.w	r3, r7, #20
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f000 f8b7 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8005ffc:	4603      	mov	r3, r0
      std::__adjust_heap(__first, _DistanceType(0),
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f88d 5000 	strb.w	r5, [sp]
 8006004:	4622      	mov	r2, r4
 8006006:	2100      	movs	r1, #0
 8006008:	68f8      	ldr	r0, [r7, #12]
 800600a:	f000 fac0 	bl	800658e <_ZSt13__adjust_heapIPlilN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_>
    }
 800600e:	bf00      	nop
 8006010:	3718      	adds	r7, #24
 8006012:	46bd      	mov	sp, r7
 8006014:	bdb0      	pop	{r4, r5, r7, pc}

08006016 <_ZSt4swapIlENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>:
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
#else
    void
#endif
    swap(_Tp& __a, _Tp& __b)
 8006016:	b580      	push	{r7, lr}
 8006018:	b084      	sub	sp, #16
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
 800601e:	6039      	str	r1, [r7, #0]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 f8a2 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8006026:	4603      	mov	r3, r0
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 800602c:	6838      	ldr	r0, [r7, #0]
 800602e:	f000 f89c 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8006032:	4603      	mov	r3, r0
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 800603a:	f107 030c 	add.w	r3, r7, #12
 800603e:	4618      	mov	r0, r3
 8006040:	f000 f893 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8006044:	4603      	mov	r3, r0
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	601a      	str	r2, [r3, #0]
    }
 800604c:	bf00      	nop
 800604e:	3710      	adds	r7, #16
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_>:
    __move_median_to_first(_Iterator __result,_Iterator __a, _Iterator __b,
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
 8006060:	603b      	str	r3, [r7, #0]
      if (__comp(__a, __b))
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	68b9      	ldr	r1, [r7, #8]
 8006066:	f107 0018 	add.w	r0, r7, #24
 800606a:	f7ff ff94 	bl	8005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d020      	beq.n	80060b6 <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0x62>
	  if (__comp(__b, __c))
 8006074:	683a      	ldr	r2, [r7, #0]
 8006076:	6879      	ldr	r1, [r7, #4]
 8006078:	f107 0018 	add.w	r0, r7, #24
 800607c:	f7ff ff8b 	bl	8005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>
 8006080:	4603      	mov	r3, r0
 8006082:	2b00      	cmp	r3, #0
 8006084:	d004      	beq.n	8006090 <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0x3c>
	    std::iter_swap(__result, __b);
 8006086:	6879      	ldr	r1, [r7, #4]
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f7ff fdf9 	bl	8005c80 <_ZSt9iter_swapIPlS0_EvT_T0_>
    }
 800608e:	e032      	b.n	80060f6 <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0xa2>
	  else if (__comp(__a, __c))
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	68b9      	ldr	r1, [r7, #8]
 8006094:	f107 0018 	add.w	r0, r7, #24
 8006098:	f7ff ff7d 	bl	8005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d004      	beq.n	80060ac <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0x58>
	    std::iter_swap(__result, __c);
 80060a2:	6839      	ldr	r1, [r7, #0]
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f7ff fdeb 	bl	8005c80 <_ZSt9iter_swapIPlS0_EvT_T0_>
    }
 80060aa:	e024      	b.n	80060f6 <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0xa2>
	    std::iter_swap(__result, __a);
 80060ac:	68b9      	ldr	r1, [r7, #8]
 80060ae:	68f8      	ldr	r0, [r7, #12]
 80060b0:	f7ff fde6 	bl	8005c80 <_ZSt9iter_swapIPlS0_EvT_T0_>
    }
 80060b4:	e01f      	b.n	80060f6 <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0xa2>
      else if (__comp(__a, __c))
 80060b6:	683a      	ldr	r2, [r7, #0]
 80060b8:	68b9      	ldr	r1, [r7, #8]
 80060ba:	f107 0018 	add.w	r0, r7, #24
 80060be:	f7ff ff6a 	bl	8005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d004      	beq.n	80060d2 <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0x7e>
	std::iter_swap(__result, __a);
 80060c8:	68b9      	ldr	r1, [r7, #8]
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f7ff fdd8 	bl	8005c80 <_ZSt9iter_swapIPlS0_EvT_T0_>
    }
 80060d0:	e011      	b.n	80060f6 <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0xa2>
      else if (__comp(__b, __c))
 80060d2:	683a      	ldr	r2, [r7, #0]
 80060d4:	6879      	ldr	r1, [r7, #4]
 80060d6:	f107 0018 	add.w	r0, r7, #24
 80060da:	f7ff ff5c 	bl	8005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>
 80060de:	4603      	mov	r3, r0
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d004      	beq.n	80060ee <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0x9a>
	std::iter_swap(__result, __c);
 80060e4:	6839      	ldr	r1, [r7, #0]
 80060e6:	68f8      	ldr	r0, [r7, #12]
 80060e8:	f7ff fdca 	bl	8005c80 <_ZSt9iter_swapIPlS0_EvT_T0_>
    }
 80060ec:	e003      	b.n	80060f6 <_ZSt22__move_median_to_firstIPlN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0xa2>
	std::iter_swap(__result, __b);
 80060ee:	6879      	ldr	r1, [r7, #4]
 80060f0:	68f8      	ldr	r0, [r7, #12]
 80060f2:	f7ff fdc5 	bl	8005c80 <_ZSt9iter_swapIPlS0_EvT_T0_>
    }
 80060f6:	bf00      	nop
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}

080060fe <_ZSt21__unguarded_partitionIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_>:
    __unguarded_partition(_RandomAccessIterator __first,
 80060fe:	b580      	push	{r7, lr}
 8006100:	b084      	sub	sp, #16
 8006102:	af00      	add	r7, sp, #0
 8006104:	60f8      	str	r0, [r7, #12]
 8006106:	60b9      	str	r1, [r7, #8]
 8006108:	607a      	str	r2, [r7, #4]
 800610a:	703b      	strb	r3, [r7, #0]
	  while (__comp(__first, __pivot))
 800610c:	e002      	b.n	8006114 <_ZSt21__unguarded_partitionIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x16>
	    ++__first;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	3304      	adds	r3, #4
 8006112:	60fb      	str	r3, [r7, #12]
	  while (__comp(__first, __pivot))
 8006114:	463b      	mov	r3, r7
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	68f9      	ldr	r1, [r7, #12]
 800611a:	4618      	mov	r0, r3
 800611c:	f7ff ff3b 	bl	8005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1f3      	bne.n	800610e <_ZSt21__unguarded_partitionIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x10>
	  --__last;
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	3b04      	subs	r3, #4
 800612a:	60bb      	str	r3, [r7, #8]
	  while (__comp(__pivot, __last))
 800612c:	e002      	b.n	8006134 <_ZSt21__unguarded_partitionIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x36>
	    --__last;
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	3b04      	subs	r3, #4
 8006132:	60bb      	str	r3, [r7, #8]
	  while (__comp(__pivot, __last))
 8006134:	463b      	mov	r3, r7
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	6879      	ldr	r1, [r7, #4]
 800613a:	4618      	mov	r0, r3
 800613c:	f7ff ff2b 	bl	8005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d1f3      	bne.n	800612e <_ZSt21__unguarded_partitionIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x30>
	  if (!(__first < __last))
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	429a      	cmp	r2, r3
 800614c:	d301      	bcc.n	8006152 <_ZSt21__unguarded_partitionIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x54>
	    return __first;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	e007      	b.n	8006162 <_ZSt21__unguarded_partitionIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x64>
	  std::iter_swap(__first, __last);
 8006152:	68b9      	ldr	r1, [r7, #8]
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f7ff fd93 	bl	8005c80 <_ZSt9iter_swapIPlS0_EvT_T0_>
	  ++__first;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	3304      	adds	r3, #4
 800615e:	60fb      	str	r3, [r7, #12]
	  while (__comp(__first, __pivot))
 8006160:	e7d8      	b.n	8006114 <_ZSt21__unguarded_partitionIPlN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x16>
    }
 8006162:	4618      	mov	r0, r3
 8006164:	3710      	adds	r7, #16
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}

0800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>:
    move(_Tp&& __t) noexcept
 800616a:	b480      	push	{r7}
 800616c:	b083      	sub	sp, #12
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4618      	mov	r0, r3
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <_ZSt13move_backwardIPlS0_ET0_T_S2_S1_>:
    move_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 8006180:	b590      	push	{r4, r7, lr}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
      return std::__copy_move_backward_a<true>(std::__miter_base(__first),
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f000 fa80 	bl	8006692 <_ZSt12__miter_baseIPlET_S1_>
 8006192:	4604      	mov	r4, r0
 8006194:	68b8      	ldr	r0, [r7, #8]
 8006196:	f000 fa7c 	bl	8006692 <_ZSt12__miter_baseIPlET_S1_>
 800619a:	4603      	mov	r3, r0
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	4619      	mov	r1, r3
 80061a0:	4620      	mov	r0, r4
 80061a2:	f000 fa81 	bl	80066a8 <_ZSt22__copy_move_backward_aILb1EPlS0_ET1_T0_S2_S1_>
 80061a6:	4603      	mov	r3, r0
    }
 80061a8:	4618      	mov	r0, r3
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd90      	pop	{r4, r7, pc}

080061b0 <_ZSt25__unguarded_linear_insertIPlN9__gnu_cxx5__ops14_Val_less_iterEEvT_T0_>:
    __unguarded_linear_insert(_RandomAccessIterator __last,
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	7039      	strb	r1, [r7, #0]
	__val = _GLIBCXX_MOVE(*__last);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f7ff ffd5 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 80061c0:	4603      	mov	r3, r0
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	60bb      	str	r3, [r7, #8]
      _RandomAccessIterator __next = __last;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	60fb      	str	r3, [r7, #12]
      --__next;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	3b04      	subs	r3, #4
 80061ce:	60fb      	str	r3, [r7, #12]
      while (__comp(__val, __next))
 80061d0:	e00b      	b.n	80061ea <_ZSt25__unguarded_linear_insertIPlN9__gnu_cxx5__ops14_Val_less_iterEEvT_T0_+0x3a>
	  *__last = _GLIBCXX_MOVE(*__next);
 80061d2:	68f8      	ldr	r0, [r7, #12]
 80061d4:	f7ff ffc9 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 80061d8:	4603      	mov	r3, r0
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	601a      	str	r2, [r3, #0]
	  __last = __next;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	607b      	str	r3, [r7, #4]
	  --__next;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	3b04      	subs	r3, #4
 80061e8:	60fb      	str	r3, [r7, #12]
      while (__comp(__val, __next))
 80061ea:	f107 0108 	add.w	r1, r7, #8
 80061ee:	463b      	mov	r3, r7
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f000 fa7b 	bl	80066ee <_ZNK9__gnu_cxx5__ops14_Val_less_iterclIlPlEEbRT_T0_>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d1e9      	bne.n	80061d2 <_ZSt25__unguarded_linear_insertIPlN9__gnu_cxx5__ops14_Val_less_iterEEvT_T0_+0x22>
      *__last = _GLIBCXX_MOVE(__val);
 80061fe:	f107 0308 	add.w	r3, r7, #8
 8006202:	4618      	mov	r0, r3
 8006204:	f7ff ffb1 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8006208:	4603      	mov	r3, r0
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	601a      	str	r2, [r3, #0]
    }
 8006210:	bf00      	nop
 8006212:	3710      	adds	r7, #16
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <_ZSt11__make_heapIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_>:
    __make_heap(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8006218:	b590      	push	{r4, r7, lr}
 800621a:	b089      	sub	sp, #36	@ 0x24
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
      if (__last - __first < 2)
 8006224:	68ba      	ldr	r2, [r7, #8]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	2b04      	cmp	r3, #4
 800622c:	dd2b      	ble.n	8006286 <_ZSt11__make_heapIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_+0x6e>
      const _DistanceType __len = __last - __first;
 800622e:	68ba      	ldr	r2, [r7, #8]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	109b      	asrs	r3, r3, #2
 8006236:	61bb      	str	r3, [r7, #24]
      _DistanceType __parent = (__len - 2) / 2;
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	3b02      	subs	r3, #2
 800623c:	0fda      	lsrs	r2, r3, #31
 800623e:	4413      	add	r3, r2
 8006240:	105b      	asrs	r3, r3, #1
 8006242:	61fb      	str	r3, [r7, #28]
	  _ValueType __value = _GLIBCXX_MOVE(*(__first + __parent));
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	009b      	lsls	r3, r3, #2
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	4413      	add	r3, r2
 800624c:	4618      	mov	r0, r3
 800624e:	f000 f911 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8006252:	4603      	mov	r3, r0
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	617b      	str	r3, [r7, #20]
	  std::__adjust_heap(__first, __parent, __len, _GLIBCXX_MOVE(__value),
 8006258:	f107 0314 	add.w	r3, r7, #20
 800625c:	4618      	mov	r0, r3
 800625e:	f000 f909 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8006262:	4603      	mov	r3, r0
 8006264:	edd3 7a00 	vldr	s15, [r3]
 8006268:	4623      	mov	r3, r4
 800626a:	eeb0 0a67 	vmov.f32	s0, s15
 800626e:	69ba      	ldr	r2, [r7, #24]
 8006270:	69f9      	ldr	r1, [r7, #28]
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f000 fa50 	bl	8006718 <_ZSt13__adjust_heapIPfifN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_>
	  if (__parent == 0)
 8006278:	69fb      	ldr	r3, [r7, #28]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d005      	beq.n	800628a <_ZSt11__make_heapIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_+0x72>
	  __parent--;
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	3b01      	subs	r3, #1
 8006282:	61fb      	str	r3, [r7, #28]
      while (true)
 8006284:	e7de      	b.n	8006244 <_ZSt11__make_heapIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_+0x2c>
	return;
 8006286:	bf00      	nop
 8006288:	e000      	b.n	800628c <_ZSt11__make_heapIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_RT0_+0x74>
	    return;
 800628a:	bf00      	nop
    }
 800628c:	3724      	adds	r7, #36	@ 0x24
 800628e:	46bd      	mov	sp, r7
 8006290:	bd90      	pop	{r4, r7, pc}

08006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>:
      operator()(_Iterator1 __it1, _Iterator2 __it2) const
 8006292:	b480      	push	{r7}
 8006294:	b085      	sub	sp, #20
 8006296:	af00      	add	r7, sp, #0
 8006298:	60f8      	str	r0, [r7, #12]
 800629a:	60b9      	str	r1, [r7, #8]
 800629c:	607a      	str	r2, [r7, #4]
      { return *__it1 < *__it2; }
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	ed93 7a00 	vldr	s14, [r3]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	edd3 7a00 	vldr	s15, [r3]
 80062aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80062ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062b2:	bf4c      	ite	mi
 80062b4:	2301      	movmi	r3, #1
 80062b6:	2300      	movpl	r3, #0
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	4618      	mov	r0, r3
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr

080062c6 <_ZSt10__pop_heapIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_RT0_>:
    __pop_heap(_RandomAccessIterator __first, _RandomAccessIterator __last,
 80062c6:	b5b0      	push	{r4, r5, r7, lr}
 80062c8:	b086      	sub	sp, #24
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	60f8      	str	r0, [r7, #12]
 80062ce:	60b9      	str	r1, [r7, #8]
 80062d0:	607a      	str	r2, [r7, #4]
 80062d2:	603b      	str	r3, [r7, #0]
      _ValueType __value = _GLIBCXX_MOVE(*__result);
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f000 f8cd 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 80062da:	4603      	mov	r3, r0
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	617b      	str	r3, [r7, #20]
      *__result = _GLIBCXX_MOVE(*__first);
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f000 f8c7 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 80062e6:	4603      	mov	r3, r0
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	601a      	str	r2, [r3, #0]
			 _DistanceType(__last - __first),
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	109b      	asrs	r3, r3, #2
 80062f6:	461c      	mov	r4, r3
			 _GLIBCXX_MOVE(__value), __comp);
 80062f8:	f107 0314 	add.w	r3, r7, #20
 80062fc:	4618      	mov	r0, r3
 80062fe:	f000 f8b9 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8006302:	4603      	mov	r3, r0
      std::__adjust_heap(__first, _DistanceType(0),
 8006304:	edd3 7a00 	vldr	s15, [r3]
 8006308:	462b      	mov	r3, r5
 800630a:	eeb0 0a67 	vmov.f32	s0, s15
 800630e:	4622      	mov	r2, r4
 8006310:	2100      	movs	r1, #0
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f000 fa00 	bl	8006718 <_ZSt13__adjust_heapIPfifN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_>
    }
 8006318:	bf00      	nop
 800631a:	3718      	adds	r7, #24
 800631c:	46bd      	mov	sp, r7
 800631e:	bdb0      	pop	{r4, r5, r7, pc}

08006320 <_ZSt4swapIfENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>:
    swap(_Tp& __a, _Tp& __b)
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f8a2 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8006330:	4603      	mov	r3, r0
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8006336:	6838      	ldr	r0, [r7, #0]
 8006338:	f000 f89c 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 800633c:	4603      	mov	r3, r0
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8006344:	f107 030c 	add.w	r3, r7, #12
 8006348:	4618      	mov	r0, r3
 800634a:	f000 f893 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 800634e:	4603      	mov	r3, r0
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	601a      	str	r2, [r3, #0]
    }
 8006356:	bf00      	nop
 8006358:	3710      	adds	r7, #16
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}

0800635e <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_>:
    __move_median_to_first(_Iterator __result,_Iterator __a, _Iterator __b,
 800635e:	b580      	push	{r7, lr}
 8006360:	b084      	sub	sp, #16
 8006362:	af00      	add	r7, sp, #0
 8006364:	60f8      	str	r0, [r7, #12]
 8006366:	60b9      	str	r1, [r7, #8]
 8006368:	607a      	str	r2, [r7, #4]
 800636a:	603b      	str	r3, [r7, #0]
      if (__comp(__a, __b))
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	68b9      	ldr	r1, [r7, #8]
 8006370:	f107 0018 	add.w	r0, r7, #24
 8006374:	f7ff ff8d 	bl	8006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>
 8006378:	4603      	mov	r3, r0
 800637a:	2b00      	cmp	r3, #0
 800637c:	d020      	beq.n	80063c0 <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0x62>
	  if (__comp(__b, __c))
 800637e:	683a      	ldr	r2, [r7, #0]
 8006380:	6879      	ldr	r1, [r7, #4]
 8006382:	f107 0018 	add.w	r0, r7, #24
 8006386:	f7ff ff84 	bl	8006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d004      	beq.n	800639a <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0x3c>
	    std::iter_swap(__result, __b);
 8006390:	6879      	ldr	r1, [r7, #4]
 8006392:	68f8      	ldr	r0, [r7, #12]
 8006394:	f7ff fd14 	bl	8005dc0 <_ZSt9iter_swapIPfS0_EvT_T0_>
    }
 8006398:	e032      	b.n	8006400 <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0xa2>
	  else if (__comp(__a, __c))
 800639a:	683a      	ldr	r2, [r7, #0]
 800639c:	68b9      	ldr	r1, [r7, #8]
 800639e:	f107 0018 	add.w	r0, r7, #24
 80063a2:	f7ff ff76 	bl	8006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d004      	beq.n	80063b6 <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0x58>
	    std::iter_swap(__result, __c);
 80063ac:	6839      	ldr	r1, [r7, #0]
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f7ff fd06 	bl	8005dc0 <_ZSt9iter_swapIPfS0_EvT_T0_>
    }
 80063b4:	e024      	b.n	8006400 <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0xa2>
	    std::iter_swap(__result, __a);
 80063b6:	68b9      	ldr	r1, [r7, #8]
 80063b8:	68f8      	ldr	r0, [r7, #12]
 80063ba:	f7ff fd01 	bl	8005dc0 <_ZSt9iter_swapIPfS0_EvT_T0_>
    }
 80063be:	e01f      	b.n	8006400 <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0xa2>
      else if (__comp(__a, __c))
 80063c0:	683a      	ldr	r2, [r7, #0]
 80063c2:	68b9      	ldr	r1, [r7, #8]
 80063c4:	f107 0018 	add.w	r0, r7, #24
 80063c8:	f7ff ff63 	bl	8006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d004      	beq.n	80063dc <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0x7e>
	std::iter_swap(__result, __a);
 80063d2:	68b9      	ldr	r1, [r7, #8]
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f7ff fcf3 	bl	8005dc0 <_ZSt9iter_swapIPfS0_EvT_T0_>
    }
 80063da:	e011      	b.n	8006400 <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0xa2>
      else if (__comp(__b, __c))
 80063dc:	683a      	ldr	r2, [r7, #0]
 80063de:	6879      	ldr	r1, [r7, #4]
 80063e0:	f107 0018 	add.w	r0, r7, #24
 80063e4:	f7ff ff55 	bl	8006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d004      	beq.n	80063f8 <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0x9a>
	std::iter_swap(__result, __c);
 80063ee:	6839      	ldr	r1, [r7, #0]
 80063f0:	68f8      	ldr	r0, [r7, #12]
 80063f2:	f7ff fce5 	bl	8005dc0 <_ZSt9iter_swapIPfS0_EvT_T0_>
    }
 80063f6:	e003      	b.n	8006400 <_ZSt22__move_median_to_firstIPfN9__gnu_cxx5__ops15_Iter_less_iterEEvT_S4_S4_S4_T0_+0xa2>
	std::iter_swap(__result, __b);
 80063f8:	6879      	ldr	r1, [r7, #4]
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f7ff fce0 	bl	8005dc0 <_ZSt9iter_swapIPfS0_EvT_T0_>
    }
 8006400:	bf00      	nop
 8006402:	3710      	adds	r7, #16
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <_ZSt21__unguarded_partitionIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_>:
    __unguarded_partition(_RandomAccessIterator __first,
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	607a      	str	r2, [r7, #4]
 8006414:	703b      	strb	r3, [r7, #0]
	  while (__comp(__first, __pivot))
 8006416:	e002      	b.n	800641e <_ZSt21__unguarded_partitionIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x16>
	    ++__first;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	3304      	adds	r3, #4
 800641c:	60fb      	str	r3, [r7, #12]
	  while (__comp(__first, __pivot))
 800641e:	463b      	mov	r3, r7
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	68f9      	ldr	r1, [r7, #12]
 8006424:	4618      	mov	r0, r3
 8006426:	f7ff ff34 	bl	8006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d1f3      	bne.n	8006418 <_ZSt21__unguarded_partitionIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x10>
	  --__last;
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	3b04      	subs	r3, #4
 8006434:	60bb      	str	r3, [r7, #8]
	  while (__comp(__pivot, __last))
 8006436:	e002      	b.n	800643e <_ZSt21__unguarded_partitionIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x36>
	    --__last;
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	3b04      	subs	r3, #4
 800643c:	60bb      	str	r3, [r7, #8]
	  while (__comp(__pivot, __last))
 800643e:	463b      	mov	r3, r7
 8006440:	68ba      	ldr	r2, [r7, #8]
 8006442:	6879      	ldr	r1, [r7, #4]
 8006444:	4618      	mov	r0, r3
 8006446:	f7ff ff24 	bl	8006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d1f3      	bne.n	8006438 <_ZSt21__unguarded_partitionIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x30>
	  if (!(__first < __last))
 8006450:	68fa      	ldr	r2, [r7, #12]
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	429a      	cmp	r2, r3
 8006456:	d301      	bcc.n	800645c <_ZSt21__unguarded_partitionIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x54>
	    return __first;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	e007      	b.n	800646c <_ZSt21__unguarded_partitionIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x64>
	  std::iter_swap(__first, __last);
 800645c:	68b9      	ldr	r1, [r7, #8]
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f7ff fcae 	bl	8005dc0 <_ZSt9iter_swapIPfS0_EvT_T0_>
	  ++__first;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	3304      	adds	r3, #4
 8006468:	60fb      	str	r3, [r7, #12]
	  while (__comp(__first, __pivot))
 800646a:	e7d8      	b.n	800641e <_ZSt21__unguarded_partitionIPfN9__gnu_cxx5__ops15_Iter_less_iterEET_S4_S4_S4_T0_+0x16>
    }
 800646c:	4618      	mov	r0, r3
 800646e:	3710      	adds	r7, #16
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>:
    move(_Tp&& __t) noexcept
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4618      	mov	r0, r3
 8006480:	370c      	adds	r7, #12
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <_ZSt13move_backwardIPfS0_ET0_T_S2_S1_>:
    move_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 800648a:	b590      	push	{r4, r7, lr}
 800648c:	b085      	sub	sp, #20
 800648e:	af00      	add	r7, sp, #0
 8006490:	60f8      	str	r0, [r7, #12]
 8006492:	60b9      	str	r1, [r7, #8]
 8006494:	607a      	str	r2, [r7, #4]
      return std::__copy_move_backward_a<true>(std::__miter_base(__first),
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f000 f9c3 	bl	8006822 <_ZSt12__miter_baseIPfET_S1_>
 800649c:	4604      	mov	r4, r0
 800649e:	68b8      	ldr	r0, [r7, #8]
 80064a0:	f000 f9bf 	bl	8006822 <_ZSt12__miter_baseIPfET_S1_>
 80064a4:	4603      	mov	r3, r0
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	4619      	mov	r1, r3
 80064aa:	4620      	mov	r0, r4
 80064ac:	f000 f9c4 	bl	8006838 <_ZSt22__copy_move_backward_aILb1EPfS0_ET1_T0_S2_S1_>
 80064b0:	4603      	mov	r3, r0
    }
 80064b2:	4618      	mov	r0, r3
 80064b4:	3714      	adds	r7, #20
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd90      	pop	{r4, r7, pc}

080064ba <_ZSt25__unguarded_linear_insertIPfN9__gnu_cxx5__ops14_Val_less_iterEEvT_T0_>:
    __unguarded_linear_insert(_RandomAccessIterator __last,
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b084      	sub	sp, #16
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
 80064c2:	7039      	strb	r1, [r7, #0]
	__val = _GLIBCXX_MOVE(*__last);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f7ff ffd5 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 80064ca:	4603      	mov	r3, r0
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	60bb      	str	r3, [r7, #8]
      _RandomAccessIterator __next = __last;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	60fb      	str	r3, [r7, #12]
      --__next;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	3b04      	subs	r3, #4
 80064d8:	60fb      	str	r3, [r7, #12]
      while (__comp(__val, __next))
 80064da:	e00b      	b.n	80064f4 <_ZSt25__unguarded_linear_insertIPfN9__gnu_cxx5__ops14_Val_less_iterEEvT_T0_+0x3a>
	  *__last = _GLIBCXX_MOVE(*__next);
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f7ff ffc9 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 80064e2:	4603      	mov	r3, r0
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	601a      	str	r2, [r3, #0]
	  __last = __next;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	607b      	str	r3, [r7, #4]
	  --__next;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	3b04      	subs	r3, #4
 80064f2:	60fb      	str	r3, [r7, #12]
      while (__comp(__val, __next))
 80064f4:	f107 0108 	add.w	r1, r7, #8
 80064f8:	463b      	mov	r3, r7
 80064fa:	68fa      	ldr	r2, [r7, #12]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f000 f9be 	bl	800687e <_ZNK9__gnu_cxx5__ops14_Val_less_iterclIfPfEEbRT_T0_>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1e9      	bne.n	80064dc <_ZSt25__unguarded_linear_insertIPfN9__gnu_cxx5__ops14_Val_less_iterEEvT_T0_+0x22>
      *__last = _GLIBCXX_MOVE(__val);
 8006508:	f107 0308 	add.w	r3, r7, #8
 800650c:	4618      	mov	r0, r3
 800650e:	f7ff ffb1 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8006512:	4603      	mov	r3, r0
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	601a      	str	r2, [r3, #0]
    }
 800651a:	bf00      	nop
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <_ZSt9__fill_a1IPffEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_>:
    __fill_a1(_ForwardIterator __first, _ForwardIterator __last,
 8006522:	b480      	push	{r7}
 8006524:	b087      	sub	sp, #28
 8006526:	af00      	add	r7, sp, #0
 8006528:	60f8      	str	r0, [r7, #12]
 800652a:	60b9      	str	r1, [r7, #8]
 800652c:	607a      	str	r2, [r7, #4]
      const _Tp __tmp = __value;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	617b      	str	r3, [r7, #20]
      for (; __first != __last; ++__first)
 8006534:	e005      	b.n	8006542 <_ZSt9__fill_a1IPffEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_+0x20>
	*__first = __tmp;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	697a      	ldr	r2, [r7, #20]
 800653a:	601a      	str	r2, [r3, #0]
      for (; __first != __last; ++__first)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	3304      	adds	r3, #4
 8006540:	60fb      	str	r3, [r7, #12]
 8006542:	68fa      	ldr	r2, [r7, #12]
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	429a      	cmp	r2, r3
 8006548:	d1f5      	bne.n	8006536 <_ZSt9__fill_a1IPffEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_+0x14>
    }
 800654a:	bf00      	nop
 800654c:	bf00      	nop
 800654e:	371c      	adds	r7, #28
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <_ZSt9__fill_a1IPllEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_>:
    __fill_a1(_ForwardIterator __first, _ForwardIterator __last,
 8006558:	b480      	push	{r7}
 800655a:	b087      	sub	sp, #28
 800655c:	af00      	add	r7, sp, #0
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	607a      	str	r2, [r7, #4]
      const _Tp __tmp = __value;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	617b      	str	r3, [r7, #20]
      for (; __first != __last; ++__first)
 800656a:	e005      	b.n	8006578 <_ZSt9__fill_a1IPllEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_+0x20>
	*__first = __tmp;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	601a      	str	r2, [r3, #0]
      for (; __first != __last; ++__first)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	3304      	adds	r3, #4
 8006576:	60fb      	str	r3, [r7, #12]
 8006578:	68fa      	ldr	r2, [r7, #12]
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	429a      	cmp	r2, r3
 800657e:	d1f5      	bne.n	800656c <_ZSt9__fill_a1IPllEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_+0x14>
    }
 8006580:	bf00      	nop
 8006582:	bf00      	nop
 8006584:	371c      	adds	r7, #28
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr

0800658e <_ZSt13__adjust_heapIPlilN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_>:
    __adjust_heap(_RandomAccessIterator __first, _Distance __holeIndex,
 800658e:	b590      	push	{r4, r7, lr}
 8006590:	b08b      	sub	sp, #44	@ 0x2c
 8006592:	af02      	add	r7, sp, #8
 8006594:	60f8      	str	r0, [r7, #12]
 8006596:	60b9      	str	r1, [r7, #8]
 8006598:	607a      	str	r2, [r7, #4]
 800659a:	603b      	str	r3, [r7, #0]
      const _Distance __topIndex = __holeIndex;
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	61bb      	str	r3, [r7, #24]
      _Distance __secondChild = __holeIndex;
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	61fb      	str	r3, [r7, #28]
      while (__secondChild < (__len - 1) / 2)
 80065a4:	e029      	b.n	80065fa <_ZSt13__adjust_heapIPlilN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_+0x6c>
	  __secondChild = 2 * (__secondChild + 1);
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	3301      	adds	r3, #1
 80065aa:	005b      	lsls	r3, r3, #1
 80065ac:	61fb      	str	r3, [r7, #28]
	  if (__comp(__first + __secondChild,
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	009b      	lsls	r3, r3, #2
 80065b2:	68fa      	ldr	r2, [r7, #12]
 80065b4:	18d1      	adds	r1, r2, r3
		     __first + (__secondChild - 1)))
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80065bc:	3b01      	subs	r3, #1
 80065be:	009b      	lsls	r3, r3, #2
	  if (__comp(__first + __secondChild,
 80065c0:	68fa      	ldr	r2, [r7, #12]
 80065c2:	4413      	add	r3, r2
 80065c4:	461a      	mov	r2, r3
 80065c6:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80065ca:	f7ff fce4 	bl	8005f96 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPlS3_EEbT_T0_>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d002      	beq.n	80065da <_ZSt13__adjust_heapIPlilN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_+0x4c>
	    __secondChild--;
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	3b01      	subs	r3, #1
 80065d8:	61fb      	str	r3, [r7, #28]
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first + __secondChild));
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	4413      	add	r3, r2
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7ff fdc1 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 80065e8:	4601      	mov	r1, r0
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	4413      	add	r3, r2
 80065f2:	680a      	ldr	r2, [r1, #0]
 80065f4:	601a      	str	r2, [r3, #0]
	  __holeIndex = __secondChild;
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	60bb      	str	r3, [r7, #8]
      while (__secondChild < (__len - 1) / 2)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	3b01      	subs	r3, #1
 80065fe:	0fda      	lsrs	r2, r3, #31
 8006600:	4413      	add	r3, r2
 8006602:	105b      	asrs	r3, r3, #1
 8006604:	461a      	mov	r2, r3
 8006606:	69fb      	ldr	r3, [r7, #28]
 8006608:	4293      	cmp	r3, r2
 800660a:	dbcc      	blt.n	80065a6 <_ZSt13__adjust_heapIPlilN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_+0x18>
      if ((__len & 1) == 0 && __secondChild == (__len - 2) / 2)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f003 0301 	and.w	r3, r3, #1
 8006612:	2b00      	cmp	r3, #0
 8006614:	d120      	bne.n	8006658 <_ZSt13__adjust_heapIPlilN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_+0xca>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	3b02      	subs	r3, #2
 800661a:	0fda      	lsrs	r2, r3, #31
 800661c:	4413      	add	r3, r2
 800661e:	105b      	asrs	r3, r3, #1
 8006620:	461a      	mov	r2, r3
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	4293      	cmp	r3, r2
 8006626:	d117      	bne.n	8006658 <_ZSt13__adjust_heapIPlilN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_+0xca>
	  __secondChild = 2 * (__secondChild + 1);
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	3301      	adds	r3, #1
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	61fb      	str	r3, [r7, #28]
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006636:	3b01      	subs	r3, #1
 8006638:	009b      	lsls	r3, r3, #2
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	4413      	add	r3, r2
 800663e:	4618      	mov	r0, r3
 8006640:	f7ff fd93 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8006644:	4601      	mov	r1, r0
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	4413      	add	r3, r2
 800664e:	680a      	ldr	r2, [r1, #0]
 8006650:	601a      	str	r2, [r3, #0]
	  __holeIndex = __secondChild - 1;
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	3b01      	subs	r3, #1
 8006656:	60bb      	str	r3, [r7, #8]
	__cmp(_GLIBCXX_MOVE(__comp));
 8006658:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800665c:	f000 f929 	bl	80068b2 <_ZSt4moveIRN9__gnu_cxx5__ops15_Iter_less_iterEEONSt16remove_referenceIT_E4typeEOS5_>
 8006660:	f107 0314 	add.w	r3, r7, #20
 8006664:	4621      	mov	r1, r4
 8006666:	4618      	mov	r0, r3
 8006668:	f7fe ff72 	bl	8005550 <_ZN9__gnu_cxx5__ops14_Iter_less_valC1ENS0_15_Iter_less_iterE>
		       _GLIBCXX_MOVE(__value), __cmp);
 800666c:	463b      	mov	r3, r7
 800666e:	4618      	mov	r0, r3
 8006670:	f7ff fd7b 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8006674:	4603      	mov	r3, r0
      std::__push_heap(__first, __holeIndex, __topIndex,
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	f107 0314 	add.w	r3, r7, #20
 800667c:	9300      	str	r3, [sp, #0]
 800667e:	4613      	mov	r3, r2
 8006680:	69ba      	ldr	r2, [r7, #24]
 8006682:	68b9      	ldr	r1, [r7, #8]
 8006684:	68f8      	ldr	r0, [r7, #12]
 8006686:	f000 f91f 	bl	80068c8 <_ZSt11__push_heapIPlilN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_>
    }
 800668a:	bf00      	nop
 800668c:	3724      	adds	r7, #36	@ 0x24
 800668e:	46bd      	mov	sp, r7
 8006690:	bd90      	pop	{r4, r7, pc}

08006692 <_ZSt12__miter_baseIPlET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8006692:	b480      	push	{r7}
 8006694:	b083      	sub	sp, #12
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
    { return __it; }
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4618      	mov	r0, r3
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <_ZSt22__copy_move_backward_aILb1EPlS0_ET1_T0_S2_S1_>:
    __copy_move_backward_a(_II __first, _II __last, _OI __result)
 80066a8:	b5b0      	push	{r4, r5, r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80066b4:	68f8      	ldr	r0, [r7, #12]
 80066b6:	f000 f94f 	bl	8006958 <_ZSt12__niter_baseIPlET_S1_>
 80066ba:	4604      	mov	r4, r0
 80066bc:	68b8      	ldr	r0, [r7, #8]
 80066be:	f000 f94b 	bl	8006958 <_ZSt12__niter_baseIPlET_S1_>
 80066c2:	4605      	mov	r5, r0
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4618      	mov	r0, r3
 80066c8:	f000 f946 	bl	8006958 <_ZSt12__niter_baseIPlET_S1_>
 80066cc:	4603      	mov	r3, r0
 80066ce:	461a      	mov	r2, r3
 80066d0:	4629      	mov	r1, r5
 80066d2:	4620      	mov	r0, r4
 80066d4:	f000 f94b 	bl	800696e <_ZSt23__copy_move_backward_a1ILb1EPlS0_ET1_T0_S2_S1_>
 80066d8:	4602      	mov	r2, r0
 80066da:	1d3b      	adds	r3, r7, #4
 80066dc:	4611      	mov	r1, r2
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 f955 	bl	800698e <_ZSt12__niter_wrapIPlET_RKS1_S1_>
 80066e4:	4603      	mov	r3, r0
    }
 80066e6:	4618      	mov	r0, r3
 80066e8:	3710      	adds	r7, #16
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bdb0      	pop	{r4, r5, r7, pc}

080066ee <_ZNK9__gnu_cxx5__ops14_Val_less_iterclIlPlEEbRT_T0_>:
      operator()(_Value& __val, _Iterator __it) const
 80066ee:	b480      	push	{r7}
 80066f0:	b085      	sub	sp, #20
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	60f8      	str	r0, [r7, #12]
 80066f6:	60b9      	str	r1, [r7, #8]
 80066f8:	607a      	str	r2, [r7, #4]
      { return __val < *__it; }
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	429a      	cmp	r2, r3
 8006704:	bfb4      	ite	lt
 8006706:	2301      	movlt	r3, #1
 8006708:	2300      	movge	r3, #0
 800670a:	b2db      	uxtb	r3, r3
 800670c:	4618      	mov	r0, r3
 800670e:	3714      	adds	r7, #20
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr

08006718 <_ZSt13__adjust_heapIPfifN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_>:
    __adjust_heap(_RandomAccessIterator __first, _Distance __holeIndex,
 8006718:	b590      	push	{r4, r7, lr}
 800671a:	b08b      	sub	sp, #44	@ 0x2c
 800671c:	af00      	add	r7, sp, #0
 800671e:	6178      	str	r0, [r7, #20]
 8006720:	6139      	str	r1, [r7, #16]
 8006722:	60fa      	str	r2, [r7, #12]
 8006724:	ed87 0a02 	vstr	s0, [r7, #8]
 8006728:	713b      	strb	r3, [r7, #4]
      const _Distance __topIndex = __holeIndex;
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	623b      	str	r3, [r7, #32]
      _Distance __secondChild = __holeIndex;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	627b      	str	r3, [r7, #36]	@ 0x24
      while (__secondChild < (__len - 1) / 2)
 8006732:	e028      	b.n	8006786 <_ZSt13__adjust_heapIPfifN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_+0x6e>
	  __secondChild = 2 * (__secondChild + 1);
 8006734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006736:	3301      	adds	r3, #1
 8006738:	005b      	lsls	r3, r3, #1
 800673a:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (__comp(__first + __secondChild,
 800673c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	697a      	ldr	r2, [r7, #20]
 8006742:	18d1      	adds	r1, r2, r3
		     __first + (__secondChild - 1)))
 8006744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006746:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800674a:	3b01      	subs	r3, #1
 800674c:	009b      	lsls	r3, r3, #2
	  if (__comp(__first + __secondChild,
 800674e:	697a      	ldr	r2, [r7, #20]
 8006750:	441a      	add	r2, r3
 8006752:	1d3b      	adds	r3, r7, #4
 8006754:	4618      	mov	r0, r3
 8006756:	f7ff fd9c 	bl	8006292 <_ZNK9__gnu_cxx5__ops15_Iter_less_iterclIPfS3_EEbT_T0_>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d002      	beq.n	8006766 <_ZSt13__adjust_heapIPfifN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_+0x4e>
	    __secondChild--;
 8006760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006762:	3b01      	subs	r3, #1
 8006764:	627b      	str	r3, [r7, #36]	@ 0x24
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first + __secondChild));
 8006766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	697a      	ldr	r2, [r7, #20]
 800676c:	4413      	add	r3, r2
 800676e:	4618      	mov	r0, r3
 8006770:	f7ff fe80 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8006774:	4601      	mov	r1, r0
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	697a      	ldr	r2, [r7, #20]
 800677c:	4413      	add	r3, r2
 800677e:	680a      	ldr	r2, [r1, #0]
 8006780:	601a      	str	r2, [r3, #0]
	  __holeIndex = __secondChild;
 8006782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006784:	613b      	str	r3, [r7, #16]
      while (__secondChild < (__len - 1) / 2)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	3b01      	subs	r3, #1
 800678a:	0fda      	lsrs	r2, r3, #31
 800678c:	4413      	add	r3, r2
 800678e:	105b      	asrs	r3, r3, #1
 8006790:	461a      	mov	r2, r3
 8006792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006794:	4293      	cmp	r3, r2
 8006796:	dbcd      	blt.n	8006734 <_ZSt13__adjust_heapIPfifN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_+0x1c>
      if ((__len & 1) == 0 && __secondChild == (__len - 2) / 2)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d120      	bne.n	80067e4 <_ZSt13__adjust_heapIPfifN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_+0xcc>
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	3b02      	subs	r3, #2
 80067a6:	0fda      	lsrs	r2, r3, #31
 80067a8:	4413      	add	r3, r2
 80067aa:	105b      	asrs	r3, r3, #1
 80067ac:	461a      	mov	r2, r3
 80067ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d117      	bne.n	80067e4 <_ZSt13__adjust_heapIPfifN9__gnu_cxx5__ops15_Iter_less_iterEEvT_T0_S5_T1_T2_+0xcc>
	  __secondChild = 2 * (__secondChild + 1);
 80067b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b6:	3301      	adds	r3, #1
 80067b8:	005b      	lsls	r3, r3, #1
 80067ba:	627b      	str	r3, [r7, #36]	@ 0x24
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first
 80067bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067be:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80067c2:	3b01      	subs	r3, #1
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	697a      	ldr	r2, [r7, #20]
 80067c8:	4413      	add	r3, r2
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7ff fe52 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 80067d0:	4601      	mov	r1, r0
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	4413      	add	r3, r2
 80067da:	680a      	ldr	r2, [r1, #0]
 80067dc:	601a      	str	r2, [r3, #0]
	  __holeIndex = __secondChild - 1;
 80067de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e0:	3b01      	subs	r3, #1
 80067e2:	613b      	str	r3, [r7, #16]
	__cmp(_GLIBCXX_MOVE(__comp));
 80067e4:	1d3b      	adds	r3, r7, #4
 80067e6:	4618      	mov	r0, r3
 80067e8:	f000 f863 	bl	80068b2 <_ZSt4moveIRN9__gnu_cxx5__ops15_Iter_less_iterEEONSt16remove_referenceIT_E4typeEOS5_>
 80067ec:	f107 031c 	add.w	r3, r7, #28
 80067f0:	4621      	mov	r1, r4
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7fe feac 	bl	8005550 <_ZN9__gnu_cxx5__ops14_Iter_less_valC1ENS0_15_Iter_less_iterE>
		       _GLIBCXX_MOVE(__value), __cmp);
 80067f8:	f107 0308 	add.w	r3, r7, #8
 80067fc:	4618      	mov	r0, r3
 80067fe:	f7ff fe39 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8006802:	4603      	mov	r3, r0
      std::__push_heap(__first, __holeIndex, __topIndex,
 8006804:	edd3 7a00 	vldr	s15, [r3]
 8006808:	f107 031c 	add.w	r3, r7, #28
 800680c:	eeb0 0a67 	vmov.f32	s0, s15
 8006810:	6a3a      	ldr	r2, [r7, #32]
 8006812:	6939      	ldr	r1, [r7, #16]
 8006814:	6978      	ldr	r0, [r7, #20]
 8006816:	f000 f8c6 	bl	80069a6 <_ZSt11__push_heapIPfifN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_>
    }
 800681a:	bf00      	nop
 800681c:	372c      	adds	r7, #44	@ 0x2c
 800681e:	46bd      	mov	sp, r7
 8006820:	bd90      	pop	{r4, r7, pc}

08006822 <_ZSt12__miter_baseIPfET_S1_>:
    __miter_base(_Iterator __it)
 8006822:	b480      	push	{r7}
 8006824:	b083      	sub	sp, #12
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
    { return __it; }
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4618      	mov	r0, r3
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <_ZSt22__copy_move_backward_aILb1EPfS0_ET1_T0_S2_S1_>:
    __copy_move_backward_a(_II __first, _II __last, _OI __result)
 8006838:	b5b0      	push	{r4, r5, r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	60b9      	str	r1, [r7, #8]
 8006842:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f000 f8fa 	bl	8006a3e <_ZSt12__niter_baseIPfET_S1_>
 800684a:	4604      	mov	r4, r0
 800684c:	68b8      	ldr	r0, [r7, #8]
 800684e:	f000 f8f6 	bl	8006a3e <_ZSt12__niter_baseIPfET_S1_>
 8006852:	4605      	mov	r5, r0
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4618      	mov	r0, r3
 8006858:	f000 f8f1 	bl	8006a3e <_ZSt12__niter_baseIPfET_S1_>
 800685c:	4603      	mov	r3, r0
 800685e:	461a      	mov	r2, r3
 8006860:	4629      	mov	r1, r5
 8006862:	4620      	mov	r0, r4
 8006864:	f000 f8f6 	bl	8006a54 <_ZSt23__copy_move_backward_a1ILb1EPfS0_ET1_T0_S2_S1_>
 8006868:	4602      	mov	r2, r0
 800686a:	1d3b      	adds	r3, r7, #4
 800686c:	4611      	mov	r1, r2
 800686e:	4618      	mov	r0, r3
 8006870:	f000 f900 	bl	8006a74 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 8006874:	4603      	mov	r3, r0
    }
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bdb0      	pop	{r4, r5, r7, pc}

0800687e <_ZNK9__gnu_cxx5__ops14_Val_less_iterclIfPfEEbRT_T0_>:
      operator()(_Value& __val, _Iterator __it) const
 800687e:	b480      	push	{r7}
 8006880:	b085      	sub	sp, #20
 8006882:	af00      	add	r7, sp, #0
 8006884:	60f8      	str	r0, [r7, #12]
 8006886:	60b9      	str	r1, [r7, #8]
 8006888:	607a      	str	r2, [r7, #4]
      { return __val < *__it; }
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	ed93 7a00 	vldr	s14, [r3]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	edd3 7a00 	vldr	s15, [r3]
 8006896:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800689a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800689e:	bf4c      	ite	mi
 80068a0:	2301      	movmi	r3, #1
 80068a2:	2300      	movpl	r3, #0
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	4618      	mov	r0, r3
 80068a8:	3714      	adds	r7, #20
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr

080068b2 <_ZSt4moveIRN9__gnu_cxx5__ops15_Iter_less_iterEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 80068b2:	b480      	push	{r7}
 80068b4:	b083      	sub	sp, #12
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4618      	mov	r0, r3
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <_ZSt11__push_heapIPlilN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_>:
    __push_heap(_RandomAccessIterator __first,
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b086      	sub	sp, #24
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
 80068d4:	603b      	str	r3, [r7, #0]
      _Distance __parent = (__holeIndex - 1) / 2;
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	3b01      	subs	r3, #1
 80068da:	0fda      	lsrs	r2, r3, #31
 80068dc:	4413      	add	r3, r2
 80068de:	105b      	asrs	r3, r3, #1
 80068e0:	617b      	str	r3, [r7, #20]
      while (__holeIndex > __topIndex && __comp(__first + __parent, __value))
 80068e2:	e015      	b.n	8006910 <_ZSt11__push_heapIPlilN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_+0x48>
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first + __parent));
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	68fa      	ldr	r2, [r7, #12]
 80068ea:	4413      	add	r3, r2
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7ff fc3c 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 80068f2:	4601      	mov	r1, r0
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	4413      	add	r3, r2
 80068fc:	680a      	ldr	r2, [r1, #0]
 80068fe:	601a      	str	r2, [r3, #0]
	  __holeIndex = __parent;
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	60bb      	str	r3, [r7, #8]
	  __parent = (__holeIndex - 1) / 2;
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	3b01      	subs	r3, #1
 8006908:	0fda      	lsrs	r2, r3, #31
 800690a:	4413      	add	r3, r2
 800690c:	105b      	asrs	r3, r3, #1
 800690e:	617b      	str	r3, [r7, #20]
      while (__holeIndex > __topIndex && __comp(__first + __parent, __value))
 8006910:	68ba      	ldr	r2, [r7, #8]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	429a      	cmp	r2, r3
 8006916:	dd0d      	ble.n	8006934 <_ZSt11__push_heapIPlilN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_+0x6c>
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	4413      	add	r3, r2
 8006920:	463a      	mov	r2, r7
 8006922:	4619      	mov	r1, r3
 8006924:	6a38      	ldr	r0, [r7, #32]
 8006926:	f000 f8b1 	bl	8006a8c <_ZNK9__gnu_cxx5__ops14_Iter_less_valclIPllEEbT_RT0_>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d001      	beq.n	8006934 <_ZSt11__push_heapIPlilN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_+0x6c>
 8006930:	2301      	movs	r3, #1
 8006932:	e000      	b.n	8006936 <_ZSt11__push_heapIPlilN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_+0x6e>
 8006934:	2300      	movs	r3, #0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1d4      	bne.n	80068e4 <_ZSt11__push_heapIPlilN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_+0x1c>
      *(__first + __holeIndex) = _GLIBCXX_MOVE(__value);
 800693a:	463b      	mov	r3, r7
 800693c:	4618      	mov	r0, r3
 800693e:	f7ff fc14 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8006942:	4601      	mov	r1, r0
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	68fa      	ldr	r2, [r7, #12]
 800694a:	4413      	add	r3, r2
 800694c:	680a      	ldr	r2, [r1, #0]
 800694e:	601a      	str	r2, [r3, #0]
    }
 8006950:	bf00      	nop
 8006952:	3718      	adds	r7, #24
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}

08006958 <_ZSt12__niter_baseIPlET_S1_>:
    __niter_base(_Iterator __it)
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
    { return __it; }
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	4618      	mov	r0, r3
 8006964:	370c      	adds	r7, #12
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr

0800696e <_ZSt23__copy_move_backward_a1ILb1EPlS0_ET1_T0_S2_S1_>:
    __copy_move_backward_a1(_BI1 __first, _BI1 __last, _BI2 __result)
 800696e:	b580      	push	{r7, lr}
 8006970:	b084      	sub	sp, #16
 8006972:	af00      	add	r7, sp, #0
 8006974:	60f8      	str	r0, [r7, #12]
 8006976:	60b9      	str	r1, [r7, #8]
 8006978:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_backward_a2<_IsMove>(__first, __last, __result); }
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	68b9      	ldr	r1, [r7, #8]
 800697e:	68f8      	ldr	r0, [r7, #12]
 8006980:	f000 f899 	bl	8006ab6 <_ZSt23__copy_move_backward_a2ILb1EPlS0_ET1_T0_S2_S1_>
 8006984:	4603      	mov	r3, r0
 8006986:	4618      	mov	r0, r3
 8006988:	3710      	adds	r7, #16
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}

0800698e <_ZSt12__niter_wrapIPlET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 800698e:	b480      	push	{r7}
 8006990:	b083      	sub	sp, #12
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
 8006996:	6039      	str	r1, [r7, #0]
    { return __res; }
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	4618      	mov	r0, r3
 800699c:	370c      	adds	r7, #12
 800699e:	46bd      	mov	sp, r7
 80069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a4:	4770      	bx	lr

080069a6 <_ZSt11__push_heapIPfifN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_>:
    __push_heap(_RandomAccessIterator __first,
 80069a6:	b580      	push	{r7, lr}
 80069a8:	b088      	sub	sp, #32
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6178      	str	r0, [r7, #20]
 80069ae:	6139      	str	r1, [r7, #16]
 80069b0:	60fa      	str	r2, [r7, #12]
 80069b2:	ed87 0a02 	vstr	s0, [r7, #8]
 80069b6:	607b      	str	r3, [r7, #4]
      _Distance __parent = (__holeIndex - 1) / 2;
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	3b01      	subs	r3, #1
 80069bc:	0fda      	lsrs	r2, r3, #31
 80069be:	4413      	add	r3, r2
 80069c0:	105b      	asrs	r3, r3, #1
 80069c2:	61fb      	str	r3, [r7, #28]
      while (__holeIndex > __topIndex && __comp(__first + __parent, __value))
 80069c4:	e015      	b.n	80069f2 <_ZSt11__push_heapIPfifN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_+0x4c>
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first + __parent));
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	4413      	add	r3, r2
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7ff fd50 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 80069d4:	4601      	mov	r1, r0
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	697a      	ldr	r2, [r7, #20]
 80069dc:	4413      	add	r3, r2
 80069de:	680a      	ldr	r2, [r1, #0]
 80069e0:	601a      	str	r2, [r3, #0]
	  __holeIndex = __parent;
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	613b      	str	r3, [r7, #16]
	  __parent = (__holeIndex - 1) / 2;
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	3b01      	subs	r3, #1
 80069ea:	0fda      	lsrs	r2, r3, #31
 80069ec:	4413      	add	r3, r2
 80069ee:	105b      	asrs	r3, r3, #1
 80069f0:	61fb      	str	r3, [r7, #28]
      while (__holeIndex > __topIndex && __comp(__first + __parent, __value))
 80069f2:	693a      	ldr	r2, [r7, #16]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	429a      	cmp	r2, r3
 80069f8:	dd0e      	ble.n	8006a18 <_ZSt11__push_heapIPfifN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_+0x72>
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	4413      	add	r3, r2
 8006a02:	f107 0208 	add.w	r2, r7, #8
 8006a06:	4619      	mov	r1, r3
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 f864 	bl	8006ad6 <_ZNK9__gnu_cxx5__ops14_Iter_less_valclIPffEEbT_RT0_>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d001      	beq.n	8006a18 <_ZSt11__push_heapIPfifN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_+0x72>
 8006a14:	2301      	movs	r3, #1
 8006a16:	e000      	b.n	8006a1a <_ZSt11__push_heapIPfifN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_+0x74>
 8006a18:	2300      	movs	r3, #0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d1d3      	bne.n	80069c6 <_ZSt11__push_heapIPfifN9__gnu_cxx5__ops14_Iter_less_valEEvT_T0_S5_T1_RT2_+0x20>
      *(__first + __holeIndex) = _GLIBCXX_MOVE(__value);
 8006a1e:	f107 0308 	add.w	r3, r7, #8
 8006a22:	4618      	mov	r0, r3
 8006a24:	f7ff fd26 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8006a28:	4601      	mov	r1, r0
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	009b      	lsls	r3, r3, #2
 8006a2e:	697a      	ldr	r2, [r7, #20]
 8006a30:	4413      	add	r3, r2
 8006a32:	680a      	ldr	r2, [r1, #0]
 8006a34:	601a      	str	r2, [r3, #0]
    }
 8006a36:	bf00      	nop
 8006a38:	3720      	adds	r7, #32
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 8006a3e:	b480      	push	{r7}
 8006a40:	b083      	sub	sp, #12
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
    { return __it; }
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4618      	mov	r0, r3
 8006a4a:	370c      	adds	r7, #12
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr

08006a54 <_ZSt23__copy_move_backward_a1ILb1EPfS0_ET1_T0_S2_S1_>:
    __copy_move_backward_a1(_BI1 __first, _BI1 __last, _BI2 __result)
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_backward_a2<_IsMove>(__first, __last, __result); }
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	68b9      	ldr	r1, [r7, #8]
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f000 f850 	bl	8006b0a <_ZSt23__copy_move_backward_a2ILb1EPfS0_ET1_T0_S2_S1_>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3710      	adds	r7, #16
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
    { return __res; }
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	4618      	mov	r0, r3
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <_ZNK9__gnu_cxx5__ops14_Iter_less_valclIPllEEbT_RT0_>:
      operator()(_Iterator __it, _Value& __val) const
 8006a8c:	b480      	push	{r7}
 8006a8e:	b085      	sub	sp, #20
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	607a      	str	r2, [r7, #4]
      { return *__it < __val; }
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	bfb4      	ite	lt
 8006aa4:	2301      	movlt	r3, #1
 8006aa6:	2300      	movge	r3, #0
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3714      	adds	r7, #20
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr

08006ab6 <_ZSt23__copy_move_backward_a2ILb1EPlS0_ET1_T0_S2_S1_>:
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 8006ab6:	b580      	push	{r7, lr}
 8006ab8:	b084      	sub	sp, #16
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	60f8      	str	r0, [r7, #12]
 8006abe:	60b9      	str	r1, [r7, #8]
 8006ac0:	607a      	str	r2, [r7, #4]
				       _Category>::__copy_move_b(__first,
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	68b9      	ldr	r1, [r7, #8]
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 f82f 	bl	8006b2a <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIllEEPT0_PT_S6_S4_>
 8006acc:	4603      	mov	r3, r0
    }
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <_ZNK9__gnu_cxx5__ops14_Iter_less_valclIPffEEbT_RT0_>:
      operator()(_Iterator __it, _Value& __val) const
 8006ad6:	b480      	push	{r7}
 8006ad8:	b085      	sub	sp, #20
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	60f8      	str	r0, [r7, #12]
 8006ade:	60b9      	str	r1, [r7, #8]
 8006ae0:	607a      	str	r2, [r7, #4]
      { return *__it < __val; }
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	ed93 7a00 	vldr	s14, [r3]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	edd3 7a00 	vldr	s15, [r3]
 8006aee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006af6:	bf4c      	ite	mi
 8006af8:	2301      	movmi	r3, #1
 8006afa:	2300      	movpl	r3, #0
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	4618      	mov	r0, r3
 8006b00:	3714      	adds	r7, #20
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <_ZSt23__copy_move_backward_a2ILb1EPfS0_ET1_T0_S2_S1_>:
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b084      	sub	sp, #16
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	60f8      	str	r0, [r7, #12]
 8006b12:	60b9      	str	r1, [r7, #8]
 8006b14:	607a      	str	r2, [r7, #4]
				       _Category>::__copy_move_b(__first,
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	68b9      	ldr	r1, [r7, #8]
 8006b1a:	68f8      	ldr	r0, [r7, #12]
 8006b1c:	f000 f836 	bl	8006b8c <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIffEEPT0_PT_S6_S4_>
 8006b20:	4603      	mov	r3, r0
    }
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIllEEPT0_PT_S6_S4_>:
	__copy_move_b(_Tp* __first, _Tp* __last, _Up* __result)
 8006b2a:	b580      	push	{r7, lr}
 8006b2c:	b086      	sub	sp, #24
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	60f8      	str	r0, [r7, #12]
 8006b32:	60b9      	str	r1, [r7, #8]
 8006b34:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8006b36:	68ba      	ldr	r2, [r7, #8]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	109b      	asrs	r3, r3, #2
 8006b3e:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	bfcc      	ite	gt
 8006b46:	2301      	movgt	r3, #1
 8006b48:	2300      	movle	r3, #0
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d00b      	beq.n	8006b68 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIllEEPT0_PT_S6_S4_+0x3e>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	425b      	negs	r3, r3
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	18d0      	adds	r0, r2, r3
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	461a      	mov	r2, r3
 8006b60:	68f9      	ldr	r1, [r7, #12]
 8006b62:	f009 fd8b 	bl	801067c <memmove>
 8006b66:	e008      	b.n	8006b7a <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIllEEPT0_PT_S6_S4_+0x50>
	  else if (_Num == 1)
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d105      	bne.n	8006b7a <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIllEEPT0_PT_S6_S4_+0x50>
	      __assign_one(__result - 1, __first);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	3b04      	subs	r3, #4
 8006b72:	68f9      	ldr	r1, [r7, #12]
 8006b74:	4618      	mov	r0, r3
 8006b76:	f000 f83a 	bl	8006bee <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIllEEvPT_PT0_>
	  return __result - _Num;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	425b      	negs	r3, r3
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	4413      	add	r3, r2
	}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3718      	adds	r7, #24
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIffEEPT0_PT_S6_S4_>:
	__copy_move_b(_Tp* __first, _Tp* __last, _Up* __result)
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b086      	sub	sp, #24
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8006b98:	68ba      	ldr	r2, [r7, #8]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	109b      	asrs	r3, r3, #2
 8006ba0:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	bfcc      	ite	gt
 8006ba8:	2301      	movgt	r3, #1
 8006baa:	2300      	movle	r3, #0
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d00b      	beq.n	8006bca <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIffEEPT0_PT_S6_S4_+0x3e>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	425b      	negs	r3, r3
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	18d0      	adds	r0, r2, r3
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	68f9      	ldr	r1, [r7, #12]
 8006bc4:	f009 fd5a 	bl	801067c <memmove>
 8006bc8:	e008      	b.n	8006bdc <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIffEEPT0_PT_S6_S4_+0x50>
	  else if (_Num == 1)
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d105      	bne.n	8006bdc <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIffEEPT0_PT_S6_S4_+0x50>
	      __assign_one(__result - 1, __first);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	3b04      	subs	r3, #4
 8006bd4:	68f9      	ldr	r1, [r7, #12]
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f000 f819 	bl	8006c0e <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIffEEvPT_PT0_>
	  return __result - _Num;
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	425b      	negs	r3, r3
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	4413      	add	r3, r2
	}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3718      	adds	r7, #24
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}

08006bee <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIllEEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b082      	sub	sp, #8
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
 8006bf6:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 8006bf8:	6838      	ldr	r0, [r7, #0]
 8006bfa:	f7ff fab6 	bl	800616a <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	601a      	str	r2, [r3, #0]
 8006c06:	bf00      	nop
 8006c08:	3708      	adds	r7, #8
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIffEEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 8006c0e:	b580      	push	{r7, lr}
 8006c10:	b082      	sub	sp, #8
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
 8006c16:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 8006c18:	6838      	ldr	r0, [r7, #0]
 8006c1a:	f7ff fc2b 	bl	8006474 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	601a      	str	r2, [r3, #0]
 8006c26:	bf00      	nop
 8006c28:	3708      	adds	r7, #8
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
	...

08006c30 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8006c34:	4b17      	ldr	r3, [pc, #92]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c36:	4a18      	ldr	r2, [pc, #96]	@ (8006c98 <MX_SPI1_Init+0x68>)
 8006c38:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006c3a:	4b16      	ldr	r3, [pc, #88]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c3c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006c40:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006c42:	4b14      	ldr	r3, [pc, #80]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c44:	2200      	movs	r2, #0
 8006c46:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006c48:	4b12      	ldr	r3, [pc, #72]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c4e:	4b11      	ldr	r3, [pc, #68]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c50:	2200      	movs	r2, #0
 8006c52:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006c54:	4b0f      	ldr	r3, [pc, #60]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c56:	2200      	movs	r2, #0
 8006c58:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c60:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006c62:	4b0c      	ldr	r3, [pc, #48]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c64:	2200      	movs	r2, #0
 8006c66:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006c68:	4b0a      	ldr	r3, [pc, #40]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006c6e:	4b09      	ldr	r3, [pc, #36]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c70:	2200      	movs	r2, #0
 8006c72:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c74:	4b07      	ldr	r3, [pc, #28]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c76:	2200      	movs	r2, #0
 8006c78:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8006c7a:	4b06      	ldr	r3, [pc, #24]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c7c:	220a      	movs	r2, #10
 8006c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006c80:	4804      	ldr	r0, [pc, #16]	@ (8006c94 <MX_SPI1_Init+0x64>)
 8006c82:	f003 fdc5 	bl	800a810 <HAL_SPI_Init>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d001      	beq.n	8006c90 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8006c8c:	f7fe fa92 	bl	80051b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006c90:	bf00      	nop
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	20000e14 	.word	0x20000e14
 8006c98:	40013000 	.word	0x40013000

08006c9c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b08a      	sub	sp, #40	@ 0x28
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ca4:	f107 0314 	add.w	r3, r7, #20
 8006ca8:	2200      	movs	r2, #0
 8006caa:	601a      	str	r2, [r3, #0]
 8006cac:	605a      	str	r2, [r3, #4]
 8006cae:	609a      	str	r2, [r3, #8]
 8006cb0:	60da      	str	r2, [r3, #12]
 8006cb2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a30      	ldr	r2, [pc, #192]	@ (8006d7c <HAL_SPI_MspInit+0xe0>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d159      	bne.n	8006d72 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	613b      	str	r3, [r7, #16]
 8006cc2:	4b2f      	ldr	r3, [pc, #188]	@ (8006d80 <HAL_SPI_MspInit+0xe4>)
 8006cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cc6:	4a2e      	ldr	r2, [pc, #184]	@ (8006d80 <HAL_SPI_MspInit+0xe4>)
 8006cc8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006ccc:	6453      	str	r3, [r2, #68]	@ 0x44
 8006cce:	4b2c      	ldr	r3, [pc, #176]	@ (8006d80 <HAL_SPI_MspInit+0xe4>)
 8006cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006cd6:	613b      	str	r3, [r7, #16]
 8006cd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006cda:	2300      	movs	r3, #0
 8006cdc:	60fb      	str	r3, [r7, #12]
 8006cde:	4b28      	ldr	r3, [pc, #160]	@ (8006d80 <HAL_SPI_MspInit+0xe4>)
 8006ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ce2:	4a27      	ldr	r2, [pc, #156]	@ (8006d80 <HAL_SPI_MspInit+0xe4>)
 8006ce4:	f043 0301 	orr.w	r3, r3, #1
 8006ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8006cea:	4b25      	ldr	r3, [pc, #148]	@ (8006d80 <HAL_SPI_MspInit+0xe4>)
 8006cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cee:	f003 0301 	and.w	r3, r3, #1
 8006cf2:	60fb      	str	r3, [r7, #12]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8006cf6:	23a0      	movs	r3, #160	@ 0xa0
 8006cf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cfa:	2302      	movs	r3, #2
 8006cfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d02:	2303      	movs	r3, #3
 8006d04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006d06:	2305      	movs	r3, #5
 8006d08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d0a:	f107 0314 	add.w	r3, r7, #20
 8006d0e:	4619      	mov	r1, r3
 8006d10:	481c      	ldr	r0, [pc, #112]	@ (8006d84 <HAL_SPI_MspInit+0xe8>)
 8006d12:	f001 fcf5 	bl	8008700 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8006d16:	4b1c      	ldr	r3, [pc, #112]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d18:	4a1c      	ldr	r2, [pc, #112]	@ (8006d8c <HAL_SPI_MspInit+0xf0>)
 8006d1a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8006d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d1e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8006d22:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006d24:	4b18      	ldr	r3, [pc, #96]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d26:	2240      	movs	r2, #64	@ 0x40
 8006d28:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d2a:	4b17      	ldr	r3, [pc, #92]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006d30:	4b15      	ldr	r3, [pc, #84]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006d36:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006d38:	4b13      	ldr	r3, [pc, #76]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006d3e:	4b12      	ldr	r3, [pc, #72]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d40:	2200      	movs	r2, #0
 8006d42:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8006d44:	4b10      	ldr	r3, [pc, #64]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d46:	2200      	movs	r2, #0
 8006d48:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006d50:	4b0d      	ldr	r3, [pc, #52]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d52:	2200      	movs	r2, #0
 8006d54:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8006d56:	480c      	ldr	r0, [pc, #48]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d58:	f000 fe7a 	bl	8007a50 <HAL_DMA_Init>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d001      	beq.n	8006d66 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8006d62:	f7fe fa27 	bl	80051b4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a07      	ldr	r2, [pc, #28]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d6a:	649a      	str	r2, [r3, #72]	@ 0x48
 8006d6c:	4a06      	ldr	r2, [pc, #24]	@ (8006d88 <HAL_SPI_MspInit+0xec>)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8006d72:	bf00      	nop
 8006d74:	3728      	adds	r7, #40	@ 0x28
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	40013000 	.word	0x40013000
 8006d80:	40023800 	.word	0x40023800
 8006d84:	40020000 	.word	0x40020000
 8006d88:	20000e6c 	.word	0x20000e6c
 8006d8c:	40026458 	.word	0x40026458

08006d90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d96:	2300      	movs	r3, #0
 8006d98:	607b      	str	r3, [r7, #4]
 8006d9a:	4b12      	ldr	r3, [pc, #72]	@ (8006de4 <HAL_MspInit+0x54>)
 8006d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d9e:	4a11      	ldr	r2, [pc, #68]	@ (8006de4 <HAL_MspInit+0x54>)
 8006da0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006da4:	6453      	str	r3, [r2, #68]	@ 0x44
 8006da6:	4b0f      	ldr	r3, [pc, #60]	@ (8006de4 <HAL_MspInit+0x54>)
 8006da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006daa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006dae:	607b      	str	r3, [r7, #4]
 8006db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006db2:	2300      	movs	r3, #0
 8006db4:	603b      	str	r3, [r7, #0]
 8006db6:	4b0b      	ldr	r3, [pc, #44]	@ (8006de4 <HAL_MspInit+0x54>)
 8006db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dba:	4a0a      	ldr	r2, [pc, #40]	@ (8006de4 <HAL_MspInit+0x54>)
 8006dbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8006dc2:	4b08      	ldr	r3, [pc, #32]	@ (8006de4 <HAL_MspInit+0x54>)
 8006dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dca:	603b      	str	r3, [r7, #0]
 8006dcc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006dce:	2200      	movs	r2, #0
 8006dd0:	210f      	movs	r1, #15
 8006dd2:	f06f 0001 	mvn.w	r0, #1
 8006dd6:	f000 fe11 	bl	80079fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006dda:	bf00      	nop
 8006ddc:	3708      	adds	r7, #8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
 8006de2:	bf00      	nop
 8006de4:	40023800 	.word	0x40023800

08006de8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b08e      	sub	sp, #56	@ 0x38
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8006df4:	2300      	movs	r3, #0
 8006df6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8006df8:	2300      	movs	r3, #0
 8006dfa:	60fb      	str	r3, [r7, #12]
 8006dfc:	4b33      	ldr	r3, [pc, #204]	@ (8006ecc <HAL_InitTick+0xe4>)
 8006dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e00:	4a32      	ldr	r2, [pc, #200]	@ (8006ecc <HAL_InitTick+0xe4>)
 8006e02:	f043 0310 	orr.w	r3, r3, #16
 8006e06:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e08:	4b30      	ldr	r3, [pc, #192]	@ (8006ecc <HAL_InitTick+0xe4>)
 8006e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e0c:	f003 0310 	and.w	r3, r3, #16
 8006e10:	60fb      	str	r3, [r7, #12]
 8006e12:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006e14:	f107 0210 	add.w	r2, r7, #16
 8006e18:	f107 0314 	add.w	r3, r7, #20
 8006e1c:	4611      	mov	r1, r2
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f002 fff6 	bl	8009e10 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8006e24:	6a3b      	ldr	r3, [r7, #32]
 8006e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8006e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d103      	bne.n	8006e36 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8006e2e:	f002 ffc7 	bl	8009dc0 <HAL_RCC_GetPCLK1Freq>
 8006e32:	6378      	str	r0, [r7, #52]	@ 0x34
 8006e34:	e004      	b.n	8006e40 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8006e36:	f002 ffc3 	bl	8009dc0 <HAL_RCC_GetPCLK1Freq>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	005b      	lsls	r3, r3, #1
 8006e3e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e42:	4a23      	ldr	r2, [pc, #140]	@ (8006ed0 <HAL_InitTick+0xe8>)
 8006e44:	fba2 2303 	umull	r2, r3, r2, r3
 8006e48:	0c9b      	lsrs	r3, r3, #18
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8006e4e:	4b21      	ldr	r3, [pc, #132]	@ (8006ed4 <HAL_InitTick+0xec>)
 8006e50:	4a21      	ldr	r2, [pc, #132]	@ (8006ed8 <HAL_InitTick+0xf0>)
 8006e52:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8006e54:	4b1f      	ldr	r3, [pc, #124]	@ (8006ed4 <HAL_InitTick+0xec>)
 8006e56:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006e5a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8006e5c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ed4 <HAL_InitTick+0xec>)
 8006e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e60:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8006e62:	4b1c      	ldr	r3, [pc, #112]	@ (8006ed4 <HAL_InitTick+0xec>)
 8006e64:	2200      	movs	r2, #0
 8006e66:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e68:	4b1a      	ldr	r3, [pc, #104]	@ (8006ed4 <HAL_InitTick+0xec>)
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006e6e:	4b19      	ldr	r3, [pc, #100]	@ (8006ed4 <HAL_InitTick+0xec>)
 8006e70:	2200      	movs	r2, #0
 8006e72:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8006e74:	4817      	ldr	r0, [pc, #92]	@ (8006ed4 <HAL_InitTick+0xec>)
 8006e76:	f004 f8bd 	bl	800aff4 <HAL_TIM_Base_Init>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8006e80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d11b      	bne.n	8006ec0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8006e88:	4812      	ldr	r0, [pc, #72]	@ (8006ed4 <HAL_InitTick+0xec>)
 8006e8a:	f004 f96b 	bl	800b164 <HAL_TIM_Base_Start_IT>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8006e94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d111      	bne.n	8006ec0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006e9c:	2036      	movs	r0, #54	@ 0x36
 8006e9e:	f000 fdc9 	bl	8007a34 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b0f      	cmp	r3, #15
 8006ea6:	d808      	bhi.n	8006eba <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	6879      	ldr	r1, [r7, #4]
 8006eac:	2036      	movs	r0, #54	@ 0x36
 8006eae:	f000 fda5 	bl	80079fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8006edc <HAL_InitTick+0xf4>)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6013      	str	r3, [r2, #0]
 8006eb8:	e002      	b.n	8006ec0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8006ec0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3738      	adds	r7, #56	@ 0x38
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	40023800 	.word	0x40023800
 8006ed0:	431bde83 	.word	0x431bde83
 8006ed4:	20000ecc 	.word	0x20000ecc
 8006ed8:	40001000 	.word	0x40001000
 8006edc:	20000040 	.word	0x20000040

08006ee0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006ee4:	bf00      	nop
 8006ee6:	e7fd      	b.n	8006ee4 <NMI_Handler+0x4>

08006ee8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006eec:	bf00      	nop
 8006eee:	e7fd      	b.n	8006eec <HardFault_Handler+0x4>

08006ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006ef4:	bf00      	nop
 8006ef6:	e7fd      	b.n	8006ef4 <MemManage_Handler+0x4>

08006ef8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006efc:	bf00      	nop
 8006efe:	e7fd      	b.n	8006efc <BusFault_Handler+0x4>

08006f00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006f00:	b480      	push	{r7}
 8006f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006f04:	bf00      	nop
 8006f06:	e7fd      	b.n	8006f04 <UsageFault_Handler+0x4>

08006f08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006f0c:	bf00      	nop
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr
	...

08006f18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006f1c:	4802      	ldr	r0, [pc, #8]	@ (8006f28 <TIM2_IRQHandler+0x10>)
 8006f1e:	f004 f991 	bl	800b244 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006f22:	bf00      	nop
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	20000f18 	.word	0x20000f18

08006f2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8006f30:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006f34:	f001 fdc4 	bl	8008ac0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8006f38:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006f3c:	f001 fdc0 	bl	8008ac0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006f40:	bf00      	nop
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006f48:	4802      	ldr	r0, [pc, #8]	@ (8006f54 <TIM6_DAC_IRQHandler+0x10>)
 8006f4a:	f004 f97b 	bl	800b244 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006f4e:	bf00      	nop
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	20000ecc 	.word	0x20000ecc

08006f58 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8006f5c:	4802      	ldr	r0, [pc, #8]	@ (8006f68 <DMA2_Stream3_IRQHandler+0x10>)
 8006f5e:	f000 fe7d 	bl	8007c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8006f62:	bf00      	nop
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	20000e6c 	.word	0x20000e6c

08006f6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	af00      	add	r7, sp, #0
  return 1;
 8006f70:	2301      	movs	r3, #1
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <_kill>:

int _kill(int pid, int sig)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006f86:	f009 fcad 	bl	80108e4 <__errno>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2216      	movs	r2, #22
 8006f8e:	601a      	str	r2, [r3, #0]
  return -1;
 8006f90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3708      	adds	r7, #8
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}

08006f9c <_exit>:

void _exit (int status)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f7ff ffe7 	bl	8006f7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8006fae:	bf00      	nop
 8006fb0:	e7fd      	b.n	8006fae <_exit+0x12>

08006fb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006fb2:	b580      	push	{r7, lr}
 8006fb4:	b086      	sub	sp, #24
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	60f8      	str	r0, [r7, #12]
 8006fba:	60b9      	str	r1, [r7, #8]
 8006fbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	617b      	str	r3, [r7, #20]
 8006fc2:	e00a      	b.n	8006fda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006fc4:	f3af 8000 	nop.w
 8006fc8:	4601      	mov	r1, r0
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	1c5a      	adds	r2, r3, #1
 8006fce:	60ba      	str	r2, [r7, #8]
 8006fd0:	b2ca      	uxtb	r2, r1
 8006fd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	617b      	str	r3, [r7, #20]
 8006fda:	697a      	ldr	r2, [r7, #20]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	dbf0      	blt.n	8006fc4 <_read+0x12>
  }

  return len;
 8006fe2:	687b      	ldr	r3, [r7, #4]
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3718      	adds	r7, #24
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b086      	sub	sp, #24
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	617b      	str	r3, [r7, #20]
 8006ffc:	e009      	b.n	8007012 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	1c5a      	adds	r2, r3, #1
 8007002:	60ba      	str	r2, [r7, #8]
 8007004:	781b      	ldrb	r3, [r3, #0]
 8007006:	4618      	mov	r0, r3
 8007008:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	3301      	adds	r3, #1
 8007010:	617b      	str	r3, [r7, #20]
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	429a      	cmp	r2, r3
 8007018:	dbf1      	blt.n	8006ffe <_write+0x12>
  }
  return len;
 800701a:	687b      	ldr	r3, [r7, #4]
}
 800701c:	4618      	mov	r0, r3
 800701e:	3718      	adds	r7, #24
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <_close>:

int _close(int file)
{
 8007024:	b480      	push	{r7}
 8007026:	b083      	sub	sp, #12
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800702c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007030:	4618      	mov	r0, r3
 8007032:	370c      	adds	r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800704c:	605a      	str	r2, [r3, #4]
  return 0;
 800704e:	2300      	movs	r3, #0
}
 8007050:	4618      	mov	r0, r3
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <_isatty>:

int _isatty(int file)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007064:	2301      	movs	r3, #1
}
 8007066:	4618      	mov	r0, r3
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr

08007072 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007072:	b480      	push	{r7}
 8007074:	b085      	sub	sp, #20
 8007076:	af00      	add	r7, sp, #0
 8007078:	60f8      	str	r0, [r7, #12]
 800707a:	60b9      	str	r1, [r7, #8]
 800707c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3714      	adds	r7, #20
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b086      	sub	sp, #24
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007094:	4a14      	ldr	r2, [pc, #80]	@ (80070e8 <_sbrk+0x5c>)
 8007096:	4b15      	ldr	r3, [pc, #84]	@ (80070ec <_sbrk+0x60>)
 8007098:	1ad3      	subs	r3, r2, r3
 800709a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80070a0:	4b13      	ldr	r3, [pc, #76]	@ (80070f0 <_sbrk+0x64>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d102      	bne.n	80070ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80070a8:	4b11      	ldr	r3, [pc, #68]	@ (80070f0 <_sbrk+0x64>)
 80070aa:	4a12      	ldr	r2, [pc, #72]	@ (80070f4 <_sbrk+0x68>)
 80070ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80070ae:	4b10      	ldr	r3, [pc, #64]	@ (80070f0 <_sbrk+0x64>)
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4413      	add	r3, r2
 80070b6:	693a      	ldr	r2, [r7, #16]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d207      	bcs.n	80070cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80070bc:	f009 fc12 	bl	80108e4 <__errno>
 80070c0:	4603      	mov	r3, r0
 80070c2:	220c      	movs	r2, #12
 80070c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80070c6:	f04f 33ff 	mov.w	r3, #4294967295
 80070ca:	e009      	b.n	80070e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80070cc:	4b08      	ldr	r3, [pc, #32]	@ (80070f0 <_sbrk+0x64>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80070d2:	4b07      	ldr	r3, [pc, #28]	@ (80070f0 <_sbrk+0x64>)
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4413      	add	r3, r2
 80070da:	4a05      	ldr	r2, [pc, #20]	@ (80070f0 <_sbrk+0x64>)
 80070dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80070de:	68fb      	ldr	r3, [r7, #12]
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3718      	adds	r7, #24
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	20020000 	.word	0x20020000
 80070ec:	00000400 	.word	0x00000400
 80070f0:	20000f14 	.word	0x20000f14
 80070f4:	20007188 	.word	0x20007188

080070f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80070f8:	b480      	push	{r7}
 80070fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80070fc:	4b06      	ldr	r3, [pc, #24]	@ (8007118 <SystemInit+0x20>)
 80070fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007102:	4a05      	ldr	r2, [pc, #20]	@ (8007118 <SystemInit+0x20>)
 8007104:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007108:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800710c:	bf00      	nop
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop
 8007118:	e000ed00 	.word	0xe000ed00

0800711c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b086      	sub	sp, #24
 8007120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007122:	f107 0308 	add.w	r3, r7, #8
 8007126:	2200      	movs	r2, #0
 8007128:	601a      	str	r2, [r3, #0]
 800712a:	605a      	str	r2, [r3, #4]
 800712c:	609a      	str	r2, [r3, #8]
 800712e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007130:	463b      	mov	r3, r7
 8007132:	2200      	movs	r2, #0
 8007134:	601a      	str	r2, [r3, #0]
 8007136:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007138:	4b1d      	ldr	r3, [pc, #116]	@ (80071b0 <MX_TIM2_Init+0x94>)
 800713a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800713e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16799;
 8007140:	4b1b      	ldr	r3, [pc, #108]	@ (80071b0 <MX_TIM2_Init+0x94>)
 8007142:	f244 129f 	movw	r2, #16799	@ 0x419f
 8007146:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007148:	4b19      	ldr	r3, [pc, #100]	@ (80071b0 <MX_TIM2_Init+0x94>)
 800714a:	2200      	movs	r2, #0
 800714c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 74999;
 800714e:	4b18      	ldr	r3, [pc, #96]	@ (80071b0 <MX_TIM2_Init+0x94>)
 8007150:	4a18      	ldr	r2, [pc, #96]	@ (80071b4 <MX_TIM2_Init+0x98>)
 8007152:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007154:	4b16      	ldr	r3, [pc, #88]	@ (80071b0 <MX_TIM2_Init+0x94>)
 8007156:	2200      	movs	r2, #0
 8007158:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800715a:	4b15      	ldr	r3, [pc, #84]	@ (80071b0 <MX_TIM2_Init+0x94>)
 800715c:	2200      	movs	r2, #0
 800715e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007160:	4813      	ldr	r0, [pc, #76]	@ (80071b0 <MX_TIM2_Init+0x94>)
 8007162:	f003 ff47 	bl	800aff4 <HAL_TIM_Base_Init>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d001      	beq.n	8007170 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800716c:	f7fe f822 	bl	80051b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007170:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007174:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007176:	f107 0308 	add.w	r3, r7, #8
 800717a:	4619      	mov	r1, r3
 800717c:	480c      	ldr	r0, [pc, #48]	@ (80071b0 <MX_TIM2_Init+0x94>)
 800717e:	f004 f951 	bl	800b424 <HAL_TIM_ConfigClockSource>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d001      	beq.n	800718c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8007188:	f7fe f814 	bl	80051b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800718c:	2300      	movs	r3, #0
 800718e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007190:	2300      	movs	r3, #0
 8007192:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007194:	463b      	mov	r3, r7
 8007196:	4619      	mov	r1, r3
 8007198:	4805      	ldr	r0, [pc, #20]	@ (80071b0 <MX_TIM2_Init+0x94>)
 800719a:	f004 fb79 	bl	800b890 <HAL_TIMEx_MasterConfigSynchronization>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d001      	beq.n	80071a8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80071a4:	f7fe f806 	bl	80051b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80071a8:	bf00      	nop
 80071aa:	3718      	adds	r7, #24
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	20000f18 	.word	0x20000f18
 80071b4:	000124f7 	.word	0x000124f7

080071b8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80071be:	f107 0308 	add.w	r3, r7, #8
 80071c2:	2200      	movs	r2, #0
 80071c4:	601a      	str	r2, [r3, #0]
 80071c6:	605a      	str	r2, [r3, #4]
 80071c8:	609a      	str	r2, [r3, #8]
 80071ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80071cc:	463b      	mov	r3, r7
 80071ce:	2200      	movs	r2, #0
 80071d0:	601a      	str	r2, [r3, #0]
 80071d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80071d4:	4b1d      	ldr	r3, [pc, #116]	@ (800724c <MX_TIM3_Init+0x94>)
 80071d6:	4a1e      	ldr	r2, [pc, #120]	@ (8007250 <MX_TIM3_Init+0x98>)
 80071d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80071da:	4b1c      	ldr	r3, [pc, #112]	@ (800724c <MX_TIM3_Init+0x94>)
 80071dc:	2253      	movs	r2, #83	@ 0x53
 80071de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80071e0:	4b1a      	ldr	r3, [pc, #104]	@ (800724c <MX_TIM3_Init+0x94>)
 80071e2:	2200      	movs	r2, #0
 80071e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80071e6:	4b19      	ldr	r3, [pc, #100]	@ (800724c <MX_TIM3_Init+0x94>)
 80071e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80071ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80071ee:	4b17      	ldr	r3, [pc, #92]	@ (800724c <MX_TIM3_Init+0x94>)
 80071f0:	2200      	movs	r2, #0
 80071f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80071f4:	4b15      	ldr	r3, [pc, #84]	@ (800724c <MX_TIM3_Init+0x94>)
 80071f6:	2200      	movs	r2, #0
 80071f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80071fa:	4814      	ldr	r0, [pc, #80]	@ (800724c <MX_TIM3_Init+0x94>)
 80071fc:	f003 fefa 	bl	800aff4 <HAL_TIM_Base_Init>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d001      	beq.n	800720a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8007206:	f7fd ffd5 	bl	80051b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800720a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800720e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007210:	f107 0308 	add.w	r3, r7, #8
 8007214:	4619      	mov	r1, r3
 8007216:	480d      	ldr	r0, [pc, #52]	@ (800724c <MX_TIM3_Init+0x94>)
 8007218:	f004 f904 	bl	800b424 <HAL_TIM_ConfigClockSource>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d001      	beq.n	8007226 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8007222:	f7fd ffc7 	bl	80051b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007226:	2300      	movs	r3, #0
 8007228:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800722a:	2300      	movs	r3, #0
 800722c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800722e:	463b      	mov	r3, r7
 8007230:	4619      	mov	r1, r3
 8007232:	4806      	ldr	r0, [pc, #24]	@ (800724c <MX_TIM3_Init+0x94>)
 8007234:	f004 fb2c 	bl	800b890 <HAL_TIMEx_MasterConfigSynchronization>
 8007238:	4603      	mov	r3, r0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d001      	beq.n	8007242 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800723e:	f7fd ffb9 	bl	80051b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8007242:	bf00      	nop
 8007244:	3718      	adds	r7, #24
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
 800724a:	bf00      	nop
 800724c:	20000f60 	.word	0x20000f60
 8007250:	40000400 	.word	0x40000400

08007254 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007254:	b480      	push	{r7}
 8007256:	b085      	sub	sp, #20
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007264:	d10e      	bne.n	8007284 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007266:	2300      	movs	r3, #0
 8007268:	60fb      	str	r3, [r7, #12]
 800726a:	4b13      	ldr	r3, [pc, #76]	@ (80072b8 <HAL_TIM_Base_MspInit+0x64>)
 800726c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800726e:	4a12      	ldr	r2, [pc, #72]	@ (80072b8 <HAL_TIM_Base_MspInit+0x64>)
 8007270:	f043 0301 	orr.w	r3, r3, #1
 8007274:	6413      	str	r3, [r2, #64]	@ 0x40
 8007276:	4b10      	ldr	r3, [pc, #64]	@ (80072b8 <HAL_TIM_Base_MspInit+0x64>)
 8007278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	60fb      	str	r3, [r7, #12]
 8007280:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8007282:	e012      	b.n	80072aa <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM3)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a0c      	ldr	r2, [pc, #48]	@ (80072bc <HAL_TIM_Base_MspInit+0x68>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d10d      	bne.n	80072aa <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800728e:	2300      	movs	r3, #0
 8007290:	60bb      	str	r3, [r7, #8]
 8007292:	4b09      	ldr	r3, [pc, #36]	@ (80072b8 <HAL_TIM_Base_MspInit+0x64>)
 8007294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007296:	4a08      	ldr	r2, [pc, #32]	@ (80072b8 <HAL_TIM_Base_MspInit+0x64>)
 8007298:	f043 0302 	orr.w	r3, r3, #2
 800729c:	6413      	str	r3, [r2, #64]	@ 0x40
 800729e:	4b06      	ldr	r3, [pc, #24]	@ (80072b8 <HAL_TIM_Base_MspInit+0x64>)
 80072a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a2:	f003 0302 	and.w	r3, r3, #2
 80072a6:	60bb      	str	r3, [r7, #8]
 80072a8:	68bb      	ldr	r3, [r7, #8]
}
 80072aa:	bf00      	nop
 80072ac:	3714      	adds	r7, #20
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr
 80072b6:	bf00      	nop
 80072b8:	40023800 	.word	0x40023800
 80072bc:	40000400 	.word	0x40000400

080072c0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80072c4:	4b11      	ldr	r3, [pc, #68]	@ (800730c <MX_USART2_UART_Init+0x4c>)
 80072c6:	4a12      	ldr	r2, [pc, #72]	@ (8007310 <MX_USART2_UART_Init+0x50>)
 80072c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80072ca:	4b10      	ldr	r3, [pc, #64]	@ (800730c <MX_USART2_UART_Init+0x4c>)
 80072cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80072d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80072d2:	4b0e      	ldr	r3, [pc, #56]	@ (800730c <MX_USART2_UART_Init+0x4c>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80072d8:	4b0c      	ldr	r3, [pc, #48]	@ (800730c <MX_USART2_UART_Init+0x4c>)
 80072da:	2200      	movs	r2, #0
 80072dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80072de:	4b0b      	ldr	r3, [pc, #44]	@ (800730c <MX_USART2_UART_Init+0x4c>)
 80072e0:	2200      	movs	r2, #0
 80072e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80072e4:	4b09      	ldr	r3, [pc, #36]	@ (800730c <MX_USART2_UART_Init+0x4c>)
 80072e6:	220c      	movs	r2, #12
 80072e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80072ea:	4b08      	ldr	r3, [pc, #32]	@ (800730c <MX_USART2_UART_Init+0x4c>)
 80072ec:	2200      	movs	r2, #0
 80072ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80072f0:	4b06      	ldr	r3, [pc, #24]	@ (800730c <MX_USART2_UART_Init+0x4c>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80072f6:	4805      	ldr	r0, [pc, #20]	@ (800730c <MX_USART2_UART_Init+0x4c>)
 80072f8:	f004 fb5a 	bl	800b9b0 <HAL_UART_Init>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d001      	beq.n	8007306 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8007302:	f7fd ff57 	bl	80051b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007306:	bf00      	nop
 8007308:	bd80      	pop	{r7, pc}
 800730a:	bf00      	nop
 800730c:	20000fa8 	.word	0x20000fa8
 8007310:	40004400 	.word	0x40004400

08007314 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8007318:	4b11      	ldr	r3, [pc, #68]	@ (8007360 <MX_USART3_UART_Init+0x4c>)
 800731a:	4a12      	ldr	r2, [pc, #72]	@ (8007364 <MX_USART3_UART_Init+0x50>)
 800731c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800731e:	4b10      	ldr	r3, [pc, #64]	@ (8007360 <MX_USART3_UART_Init+0x4c>)
 8007320:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007324:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8007326:	4b0e      	ldr	r3, [pc, #56]	@ (8007360 <MX_USART3_UART_Init+0x4c>)
 8007328:	2200      	movs	r2, #0
 800732a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800732c:	4b0c      	ldr	r3, [pc, #48]	@ (8007360 <MX_USART3_UART_Init+0x4c>)
 800732e:	2200      	movs	r2, #0
 8007330:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8007332:	4b0b      	ldr	r3, [pc, #44]	@ (8007360 <MX_USART3_UART_Init+0x4c>)
 8007334:	2200      	movs	r2, #0
 8007336:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8007338:	4b09      	ldr	r3, [pc, #36]	@ (8007360 <MX_USART3_UART_Init+0x4c>)
 800733a:	220c      	movs	r2, #12
 800733c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800733e:	4b08      	ldr	r3, [pc, #32]	@ (8007360 <MX_USART3_UART_Init+0x4c>)
 8007340:	2200      	movs	r2, #0
 8007342:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8007344:	4b06      	ldr	r3, [pc, #24]	@ (8007360 <MX_USART3_UART_Init+0x4c>)
 8007346:	2200      	movs	r2, #0
 8007348:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800734a:	4805      	ldr	r0, [pc, #20]	@ (8007360 <MX_USART3_UART_Init+0x4c>)
 800734c:	f004 fb30 	bl	800b9b0 <HAL_UART_Init>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d001      	beq.n	800735a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8007356:	f7fd ff2d 	bl	80051b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800735a:	bf00      	nop
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	20000ff0 	.word	0x20000ff0
 8007364:	40004800 	.word	0x40004800

08007368 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b08c      	sub	sp, #48	@ 0x30
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007370:	f107 031c 	add.w	r3, r7, #28
 8007374:	2200      	movs	r2, #0
 8007376:	601a      	str	r2, [r3, #0]
 8007378:	605a      	str	r2, [r3, #4]
 800737a:	609a      	str	r2, [r3, #8]
 800737c:	60da      	str	r2, [r3, #12]
 800737e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a41      	ldr	r2, [pc, #260]	@ (800748c <HAL_UART_MspInit+0x124>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d12c      	bne.n	80073e4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800738a:	2300      	movs	r3, #0
 800738c:	61bb      	str	r3, [r7, #24]
 800738e:	4b40      	ldr	r3, [pc, #256]	@ (8007490 <HAL_UART_MspInit+0x128>)
 8007390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007392:	4a3f      	ldr	r2, [pc, #252]	@ (8007490 <HAL_UART_MspInit+0x128>)
 8007394:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007398:	6413      	str	r3, [r2, #64]	@ 0x40
 800739a:	4b3d      	ldr	r3, [pc, #244]	@ (8007490 <HAL_UART_MspInit+0x128>)
 800739c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800739e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073a2:	61bb      	str	r3, [r7, #24]
 80073a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073a6:	2300      	movs	r3, #0
 80073a8:	617b      	str	r3, [r7, #20]
 80073aa:	4b39      	ldr	r3, [pc, #228]	@ (8007490 <HAL_UART_MspInit+0x128>)
 80073ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ae:	4a38      	ldr	r2, [pc, #224]	@ (8007490 <HAL_UART_MspInit+0x128>)
 80073b0:	f043 0301 	orr.w	r3, r3, #1
 80073b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80073b6:	4b36      	ldr	r3, [pc, #216]	@ (8007490 <HAL_UART_MspInit+0x128>)
 80073b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	617b      	str	r3, [r7, #20]
 80073c0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80073c2:	230c      	movs	r3, #12
 80073c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073c6:	2302      	movs	r3, #2
 80073c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073ca:	2300      	movs	r3, #0
 80073cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073ce:	2303      	movs	r3, #3
 80073d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80073d2:	2307      	movs	r3, #7
 80073d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073d6:	f107 031c 	add.w	r3, r7, #28
 80073da:	4619      	mov	r1, r3
 80073dc:	482d      	ldr	r0, [pc, #180]	@ (8007494 <HAL_UART_MspInit+0x12c>)
 80073de:	f001 f98f 	bl	8008700 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80073e2:	e04f      	b.n	8007484 <HAL_UART_MspInit+0x11c>
  else if(uartHandle->Instance==USART3)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a2b      	ldr	r2, [pc, #172]	@ (8007498 <HAL_UART_MspInit+0x130>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d14a      	bne.n	8007484 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART3_CLK_ENABLE();
 80073ee:	2300      	movs	r3, #0
 80073f0:	613b      	str	r3, [r7, #16]
 80073f2:	4b27      	ldr	r3, [pc, #156]	@ (8007490 <HAL_UART_MspInit+0x128>)
 80073f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f6:	4a26      	ldr	r2, [pc, #152]	@ (8007490 <HAL_UART_MspInit+0x128>)
 80073f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80073fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80073fe:	4b24      	ldr	r3, [pc, #144]	@ (8007490 <HAL_UART_MspInit+0x128>)
 8007400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007402:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007406:	613b      	str	r3, [r7, #16]
 8007408:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800740a:	2300      	movs	r3, #0
 800740c:	60fb      	str	r3, [r7, #12]
 800740e:	4b20      	ldr	r3, [pc, #128]	@ (8007490 <HAL_UART_MspInit+0x128>)
 8007410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007412:	4a1f      	ldr	r2, [pc, #124]	@ (8007490 <HAL_UART_MspInit+0x128>)
 8007414:	f043 0304 	orr.w	r3, r3, #4
 8007418:	6313      	str	r3, [r2, #48]	@ 0x30
 800741a:	4b1d      	ldr	r3, [pc, #116]	@ (8007490 <HAL_UART_MspInit+0x128>)
 800741c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800741e:	f003 0304 	and.w	r3, r3, #4
 8007422:	60fb      	str	r3, [r7, #12]
 8007424:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007426:	2300      	movs	r3, #0
 8007428:	60bb      	str	r3, [r7, #8]
 800742a:	4b19      	ldr	r3, [pc, #100]	@ (8007490 <HAL_UART_MspInit+0x128>)
 800742c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800742e:	4a18      	ldr	r2, [pc, #96]	@ (8007490 <HAL_UART_MspInit+0x128>)
 8007430:	f043 0302 	orr.w	r3, r3, #2
 8007434:	6313      	str	r3, [r2, #48]	@ 0x30
 8007436:	4b16      	ldr	r3, [pc, #88]	@ (8007490 <HAL_UART_MspInit+0x128>)
 8007438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800743a:	f003 0302 	and.w	r3, r3, #2
 800743e:	60bb      	str	r3, [r7, #8]
 8007440:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8007442:	2320      	movs	r3, #32
 8007444:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007446:	2302      	movs	r3, #2
 8007448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800744a:	2300      	movs	r3, #0
 800744c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800744e:	2303      	movs	r3, #3
 8007450:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007452:	2307      	movs	r3, #7
 8007454:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007456:	f107 031c 	add.w	r3, r7, #28
 800745a:	4619      	mov	r1, r3
 800745c:	480f      	ldr	r0, [pc, #60]	@ (800749c <HAL_UART_MspInit+0x134>)
 800745e:	f001 f94f 	bl	8008700 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8007462:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007466:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007468:	2302      	movs	r3, #2
 800746a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800746c:	2300      	movs	r3, #0
 800746e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007470:	2303      	movs	r3, #3
 8007472:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007474:	2307      	movs	r3, #7
 8007476:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007478:	f107 031c 	add.w	r3, r7, #28
 800747c:	4619      	mov	r1, r3
 800747e:	4808      	ldr	r0, [pc, #32]	@ (80074a0 <HAL_UART_MspInit+0x138>)
 8007480:	f001 f93e 	bl	8008700 <HAL_GPIO_Init>
}
 8007484:	bf00      	nop
 8007486:	3730      	adds	r7, #48	@ 0x30
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}
 800748c:	40004400 	.word	0x40004400
 8007490:	40023800 	.word	0x40023800
 8007494:	40020000 	.word	0x40020000
 8007498:	40004800 	.word	0x40004800
 800749c:	40020800 	.word	0x40020800
 80074a0:	40020400 	.word	0x40020400

080074a4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80074a4:	b480      	push	{r7}
 80074a6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80074a8:	f3bf 8f4f 	dsb	sy
}
 80074ac:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80074ae:	4b06      	ldr	r3, [pc, #24]	@ (80074c8 <__NVIC_SystemReset+0x24>)
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80074b6:	4904      	ldr	r1, [pc, #16]	@ (80074c8 <__NVIC_SystemReset+0x24>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80074b8:	4b04      	ldr	r3, [pc, #16]	@ (80074cc <__NVIC_SystemReset+0x28>)
 80074ba:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80074bc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80074be:	f3bf 8f4f 	dsb	sy
}
 80074c2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80074c4:	bf00      	nop
 80074c6:	e7fd      	b.n	80074c4 <__NVIC_SystemReset+0x20>
 80074c8:	e000ed00 	.word	0xe000ed00
 80074cc:	05fa0004 	.word	0x05fa0004

080074d0 <_ZN15WatchdogManagerC1Ev>:
    void watchdogTask();
    std::array<TaskInfo, MAX_WATCHDOG_TASKS> tasks;
    uint32_t taskCount = 0;

private:
    WatchdogManager() = default;
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	4618      	mov	r0, r3
 80074e4:	370c      	adds	r7, #12
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
	...

080074f0 <_ZN15WatchdogManager8instanceEv>:

extern IWDG_HandleTypeDef hiwdg;

extern uint32_t idleCounter;

WatchdogManager& WatchdogManager::instance() {
 80074f0:	b580      	push	{r7, lr}
 80074f2:	af00      	add	r7, sp, #0
    static WatchdogManager instance;
 80074f4:	4b10      	ldr	r3, [pc, #64]	@ (8007538 <_ZN15WatchdogManager8instanceEv+0x48>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f3bf 8f5b 	dmb	ish
 80074fc:	f003 0301 	and.w	r3, r3, #1
 8007500:	2b00      	cmp	r3, #0
 8007502:	bf0c      	ite	eq
 8007504:	2301      	moveq	r3, #1
 8007506:	2300      	movne	r3, #0
 8007508:	b2db      	uxtb	r3, r3
 800750a:	2b00      	cmp	r3, #0
 800750c:	d010      	beq.n	8007530 <_ZN15WatchdogManager8instanceEv+0x40>
 800750e:	480a      	ldr	r0, [pc, #40]	@ (8007538 <_ZN15WatchdogManager8instanceEv+0x48>)
 8007510:	f007 fdb4 	bl	800f07c <__cxa_guard_acquire>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	bf14      	ite	ne
 800751a:	2301      	movne	r3, #1
 800751c:	2300      	moveq	r3, #0
 800751e:	b2db      	uxtb	r3, r3
 8007520:	2b00      	cmp	r3, #0
 8007522:	d005      	beq.n	8007530 <_ZN15WatchdogManager8instanceEv+0x40>
 8007524:	4805      	ldr	r0, [pc, #20]	@ (800753c <_ZN15WatchdogManager8instanceEv+0x4c>)
 8007526:	f7ff ffd3 	bl	80074d0 <_ZN15WatchdogManagerC1Ev>
 800752a:	4803      	ldr	r0, [pc, #12]	@ (8007538 <_ZN15WatchdogManager8instanceEv+0x48>)
 800752c:	f007 fdb2 	bl	800f094 <__cxa_guard_release>
    return instance;
 8007530:	4b02      	ldr	r3, [pc, #8]	@ (800753c <_ZN15WatchdogManager8instanceEv+0x4c>)
}
 8007532:	4618      	mov	r0, r3
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	200010fc 	.word	0x200010fc
 800753c:	20001038 	.word	0x20001038

08007540 <_ZN15WatchdogManager12registerTaskEPKcP19tskTaskControlBlockm>:

void WatchdogManager::registerTask(const char* name, TaskHandle_t handle, uint32_t maxSilentTicks) {
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]
 800754c:	603b      	str	r3, [r7, #0]
    if (taskCount < MAX_WATCHDOG_TASKS) {
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007554:	2b07      	cmp	r3, #7
 8007556:	d81b      	bhi.n	8007590 <_ZN15WatchdogManager12registerTaskEPKcP19tskTaskControlBlockm+0x50>
        tasks[taskCount] = {
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007560:	4619      	mov	r1, r3
 8007562:	4610      	mov	r0, r2
 8007564:	f7fc ff34 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 8007568:	4603      	mov	r3, r0
 800756a:	68ba      	ldr	r2, [r7, #8]
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	605a      	str	r2, [r3, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	609a      	str	r2, [r3, #8]
 8007576:	683a      	ldr	r2, [r7, #0]
 8007578:	60da      	str	r2, [r3, #12]
 800757a:	2200      	movs	r2, #0
 800757c:	611a      	str	r2, [r3, #16]
 800757e:	2200      	movs	r2, #0
 8007580:	615a      	str	r2, [r3, #20]
            .aliveCounter = 0,
            .maxSilentTicks = maxSilentTicks,
            .missedTicks = 0,
            .lastSeenCounter = 0
        };
        taskCount++;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007588:	1c5a      	adds	r2, r3, #1
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    }
}
 8007590:	bf00      	nop
 8007592:	3710      	adds	r7, #16
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <_ZN15WatchdogManager11notifyAliveEPKc>:

void WatchdogManager::notifyAlive(const char* name) {
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < taskCount; i++) {
 80075a2:	2300      	movs	r3, #0
 80075a4:	60fb      	str	r3, [r7, #12]
 80075a6:	e01f      	b.n	80075e8 <_ZN15WatchdogManager11notifyAliveEPKc+0x50>
        if (strcmp(tasks[i].name, name) == 0) {
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	68f9      	ldr	r1, [r7, #12]
 80075ac:	4618      	mov	r0, r3
 80075ae:	f7fc ff0f 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 80075b2:	4603      	mov	r3, r0
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	6839      	ldr	r1, [r7, #0]
 80075b8:	4618      	mov	r0, r3
 80075ba:	f7f8 fe29 	bl	8000210 <strcmp>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	bf0c      	ite	eq
 80075c4:	2301      	moveq	r3, #1
 80075c6:	2300      	movne	r3, #0
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d009      	beq.n	80075e2 <_ZN15WatchdogManager11notifyAliveEPKc+0x4a>
            tasks[i].aliveCounter++;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	68f9      	ldr	r1, [r7, #12]
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7fc fefc 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 80075d8:	4603      	mov	r3, r0
 80075da:	689a      	ldr	r2, [r3, #8]
 80075dc:	3201      	adds	r2, #1
 80075de:	609a      	str	r2, [r3, #8]
            //uartPrint("Notify from task:%s\r\n", name);
            break;
 80075e0:	e009      	b.n	80075f6 <_ZN15WatchdogManager11notifyAliveEPKc+0x5e>
    for (uint32_t i = 0; i < taskCount; i++) {
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	3301      	adds	r3, #1
 80075e6:	60fb      	str	r3, [r7, #12]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d3d9      	bcc.n	80075a8 <_ZN15WatchdogManager11notifyAliveEPKc+0x10>
        }
    }
}
 80075f4:	bf00      	nop
 80075f6:	bf00      	nop
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
	...

08007600 <_ZN15WatchdogManager12watchdogTaskEv>:

void WatchdogManager::watchdogTask() {
 8007600:	b590      	push	{r4, r7, lr}
 8007602:	b089      	sub	sp, #36	@ 0x24
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
    const TickType_t delay = pdMS_TO_TICKS(1000);
 8007608:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800760c:	617b      	str	r3, [r7, #20]
    uartPrint("watchdogTask: this = %p\n", this);
 800760e:	6879      	ldr	r1, [r7, #4]
 8007610:	484f      	ldr	r0, [pc, #316]	@ (8007750 <_ZN15WatchdogManager12watchdogTaskEv+0x150>)
 8007612:	f7fd ff2d 	bl	8005470 <uartPrint>
    uint8_t counter = 0;
 8007616:	2300      	movs	r3, #0
 8007618:	77fb      	strb	r3, [r7, #31]
    while (true) {
        vTaskDelay(delay);
 800761a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800761e:	f005 ffd3 	bl	800d5c8 <vTaskDelay>
        uint32_t lastIdleCount = idleCounter;
 8007622:	4b4c      	ldr	r3, [pc, #304]	@ (8007754 <_ZN15WatchdogManager12watchdogTaskEv+0x154>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	613b      	str	r3, [r7, #16]
        idleCounter = 0;
 8007628:	4b4a      	ldr	r3, [pc, #296]	@ (8007754 <_ZN15WatchdogManager12watchdogTaskEv+0x154>)
 800762a:	2200      	movs	r2, #0
 800762c:	601a      	str	r2, [r3, #0]
        if(counter >= 10){
 800762e:	7ffb      	ldrb	r3, [r7, #31]
 8007630:	2b09      	cmp	r3, #9
 8007632:	d920      	bls.n	8007676 <_ZN15WatchdogManager12watchdogTaskEv+0x76>
        	counter = 0;
 8007634:	2300      	movs	r3, #0
 8007636:	77fb      	strb	r3, [r7, #31]
            float idlePercent = (float)lastIdleCount / MAX_IDLE_COUNT * 100.0f;
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	ee07 3a90 	vmov	s15, r3
 800763e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007642:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8007758 <_ZN15WatchdogManager12watchdogTaskEv+0x158>
 8007646:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800764a:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800775c <_ZN15WatchdogManager12watchdogTaskEv+0x15c>
 800764e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007652:	edc7 7a03 	vstr	s15, [r7, #12]
            float cpuLoad = 100.0f - idlePercent;
 8007656:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 800775c <_ZN15WatchdogManager12watchdogTaskEv+0x15c>
 800765a:	edd7 7a03 	vldr	s15, [r7, #12]
 800765e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007662:	edc7 7a02 	vstr	s15, [r7, #8]

            uartPrint("CPU Load: %.1f%%\r\n", cpuLoad);
 8007666:	68b8      	ldr	r0, [r7, #8]
 8007668:	f7f8 ff9e 	bl	80005a8 <__aeabi_f2d>
 800766c:	4602      	mov	r2, r0
 800766e:	460b      	mov	r3, r1
 8007670:	483b      	ldr	r0, [pc, #236]	@ (8007760 <_ZN15WatchdogManager12watchdogTaskEv+0x160>)
 8007672:	f7fd fefd 	bl	8005470 <uartPrint>
        }
        ++counter;
 8007676:	7ffb      	ldrb	r3, [r7, #31]
 8007678:	3301      	adds	r3, #1
 800767a:	77fb      	strb	r3, [r7, #31]


        for (uint32_t i = 0; i < taskCount; i++) {
 800767c:	2300      	movs	r3, #0
 800767e:	61bb      	str	r3, [r7, #24]
 8007680:	e05c      	b.n	800773c <_ZN15WatchdogManager12watchdogTaskEv+0x13c>
            if (tasks[i].aliveCounter == tasks[i].lastSeenCounter) {
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	69b9      	ldr	r1, [r7, #24]
 8007686:	4618      	mov	r0, r3
 8007688:	f7fc fea2 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 800768c:	4603      	mov	r3, r0
 800768e:	689c      	ldr	r4, [r3, #8]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	69b9      	ldr	r1, [r7, #24]
 8007694:	4618      	mov	r0, r3
 8007696:	f7fc fe9b 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 800769a:	4603      	mov	r3, r0
 800769c:	695b      	ldr	r3, [r3, #20]
 800769e:	429c      	cmp	r4, r3
 80076a0:	bf0c      	ite	eq
 80076a2:	2301      	moveq	r3, #1
 80076a4:	2300      	movne	r3, #0
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d02e      	beq.n	800770a <_ZN15WatchdogManager12watchdogTaskEv+0x10a>
                tasks[i].missedTicks++;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	69b9      	ldr	r1, [r7, #24]
 80076b0:	4618      	mov	r0, r3
 80076b2:	f7fc fe8d 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 80076b6:	4603      	mov	r3, r0
 80076b8:	691a      	ldr	r2, [r3, #16]
 80076ba:	3201      	adds	r2, #1
 80076bc:	611a      	str	r2, [r3, #16]
                if (tasks[i].missedTicks >= tasks[i].maxSilentTicks) {
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	69b9      	ldr	r1, [r7, #24]
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7fc fe84 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 80076c8:	4603      	mov	r3, r0
 80076ca:	691c      	ldr	r4, [r3, #16]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	69b9      	ldr	r1, [r7, #24]
 80076d0:	4618      	mov	r0, r3
 80076d2:	f7fc fe7d 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 80076d6:	4603      	mov	r3, r0
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	429c      	cmp	r4, r3
 80076dc:	bf2c      	ite	cs
 80076de:	2301      	movcs	r3, #1
 80076e0:	2300      	movcc	r3, #0
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d018      	beq.n	800771a <_ZN15WatchdogManager12watchdogTaskEv+0x11a>
                    printf("Watchdog timeout: %s not responding\r\n", tasks[i].name);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	69b9      	ldr	r1, [r7, #24]
 80076ec:	4618      	mov	r0, r3
 80076ee:	f7fc fe6f 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 80076f2:	4603      	mov	r3, r0
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4619      	mov	r1, r3
 80076f8:	481a      	ldr	r0, [pc, #104]	@ (8007764 <_ZN15WatchdogManager12watchdogTaskEv+0x164>)
 80076fa:	f008 fed5 	bl	80104a8 <iprintf>
                    vTaskDelay(1000);
 80076fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8007702:	f005 ff61 	bl	800d5c8 <vTaskDelay>
                    NVIC_SystemReset();  // Reset MCU
 8007706:	f7ff fecd 	bl	80074a4 <__NVIC_SystemReset>
                }
            } else {
                tasks[i].missedTicks = 0;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	69b9      	ldr	r1, [r7, #24]
 800770e:	4618      	mov	r0, r3
 8007710:	f7fc fe5e 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 8007714:	4603      	mov	r3, r0
 8007716:	2200      	movs	r2, #0
 8007718:	611a      	str	r2, [r3, #16]
            }
            tasks[i].lastSeenCounter = tasks[i].aliveCounter;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	69b9      	ldr	r1, [r7, #24]
 800771e:	4618      	mov	r0, r3
 8007720:	f7fc fe56 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 8007724:	4604      	mov	r4, r0
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	69b9      	ldr	r1, [r7, #24]
 800772a:	4618      	mov	r0, r3
 800772c:	f7fc fe50 	bl	80043d0 <_ZNSt5arrayIN15WatchdogManager8TaskInfoELj8EEixEj>
 8007730:	4602      	mov	r2, r0
 8007732:	68a3      	ldr	r3, [r4, #8]
 8007734:	6153      	str	r3, [r2, #20]
        for (uint32_t i = 0; i < taskCount; i++) {
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	3301      	adds	r3, #1
 800773a:	61bb      	str	r3, [r7, #24]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007742:	69ba      	ldr	r2, [r7, #24]
 8007744:	429a      	cmp	r2, r3
 8007746:	d39c      	bcc.n	8007682 <_ZN15WatchdogManager12watchdogTaskEv+0x82>
        }
        HAL_IWDG_Refresh(&hiwdg);
 8007748:	4807      	ldr	r0, [pc, #28]	@ (8007768 <_ZN15WatchdogManager12watchdogTaskEv+0x168>)
 800774a:	f002 fa37 	bl	8009bbc <HAL_IWDG_Refresh>
    }
 800774e:	e764      	b.n	800761a <_ZN15WatchdogManager12watchdogTaskEv+0x1a>
 8007750:	08012f88 	.word	0x08012f88
 8007754:	20000e04 	.word	0x20000e04
 8007758:	4d000444 	.word	0x4d000444
 800775c:	42c80000 	.word	0x42c80000
 8007760:	08012fa4 	.word	0x08012fa4
 8007764:	08012fb8 	.word	0x08012fb8
 8007768:	20000ddc 	.word	0x20000ddc

0800776c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800776c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80077a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8007770:	f7ff fcc2 	bl	80070f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8007774:	480c      	ldr	r0, [pc, #48]	@ (80077a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007776:	490d      	ldr	r1, [pc, #52]	@ (80077ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007778:	4a0d      	ldr	r2, [pc, #52]	@ (80077b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800777a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800777c:	e002      	b.n	8007784 <LoopCopyDataInit>

0800777e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800777e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007782:	3304      	adds	r3, #4

08007784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007788:	d3f9      	bcc.n	800777e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800778a:	4a0a      	ldr	r2, [pc, #40]	@ (80077b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800778c:	4c0a      	ldr	r4, [pc, #40]	@ (80077b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800778e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007790:	e001      	b.n	8007796 <LoopFillZerobss>

08007792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007794:	3204      	adds	r2, #4

08007796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007798:	d3fb      	bcc.n	8007792 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800779a:	f009 f8a9 	bl	80108f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800779e:	f7fd fc5d 	bl	800505c <main>
  bx  lr    
 80077a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80077a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80077a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80077ac:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 80077b0:	08015794 	.word	0x08015794
  ldr r2, =_sbss
 80077b4:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 80077b8:	20007188 	.word	0x20007188

080077bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80077bc:	e7fe      	b.n	80077bc <ADC_IRQHandler>
	...

080077c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80077c4:	4b0e      	ldr	r3, [pc, #56]	@ (8007800 <HAL_Init+0x40>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a0d      	ldr	r2, [pc, #52]	@ (8007800 <HAL_Init+0x40>)
 80077ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80077ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80077d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007800 <HAL_Init+0x40>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a0a      	ldr	r2, [pc, #40]	@ (8007800 <HAL_Init+0x40>)
 80077d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80077da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80077dc:	4b08      	ldr	r3, [pc, #32]	@ (8007800 <HAL_Init+0x40>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a07      	ldr	r2, [pc, #28]	@ (8007800 <HAL_Init+0x40>)
 80077e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80077e8:	2003      	movs	r0, #3
 80077ea:	f000 f8fc 	bl	80079e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80077ee:	200f      	movs	r0, #15
 80077f0:	f7ff fafa 	bl	8006de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80077f4:	f7ff facc 	bl	8006d90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80077f8:	2300      	movs	r3, #0
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	40023c00 	.word	0x40023c00

08007804 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007804:	b480      	push	{r7}
 8007806:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007808:	4b06      	ldr	r3, [pc, #24]	@ (8007824 <HAL_IncTick+0x20>)
 800780a:	781b      	ldrb	r3, [r3, #0]
 800780c:	461a      	mov	r2, r3
 800780e:	4b06      	ldr	r3, [pc, #24]	@ (8007828 <HAL_IncTick+0x24>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4413      	add	r3, r2
 8007814:	4a04      	ldr	r2, [pc, #16]	@ (8007828 <HAL_IncTick+0x24>)
 8007816:	6013      	str	r3, [r2, #0]
}
 8007818:	bf00      	nop
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	20000044 	.word	0x20000044
 8007828:	20001100 	.word	0x20001100

0800782c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800782c:	b480      	push	{r7}
 800782e:	af00      	add	r7, sp, #0
  return uwTick;
 8007830:	4b03      	ldr	r3, [pc, #12]	@ (8007840 <HAL_GetTick+0x14>)
 8007832:	681b      	ldr	r3, [r3, #0]
}
 8007834:	4618      	mov	r0, r3
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop
 8007840:	20001100 	.word	0x20001100

08007844 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b084      	sub	sp, #16
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800784c:	f7ff ffee 	bl	800782c <HAL_GetTick>
 8007850:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800785c:	d005      	beq.n	800786a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800785e:	4b0a      	ldr	r3, [pc, #40]	@ (8007888 <HAL_Delay+0x44>)
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	461a      	mov	r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	4413      	add	r3, r2
 8007868:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800786a:	bf00      	nop
 800786c:	f7ff ffde 	bl	800782c <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	429a      	cmp	r2, r3
 800787a:	d8f7      	bhi.n	800786c <HAL_Delay+0x28>
  {
  }
}
 800787c:	bf00      	nop
 800787e:	bf00      	nop
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	20000044 	.word	0x20000044

0800788c <__NVIC_SetPriorityGrouping>:
{
 800788c:	b480      	push	{r7}
 800788e:	b085      	sub	sp, #20
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f003 0307 	and.w	r3, r3, #7
 800789a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800789c:	4b0c      	ldr	r3, [pc, #48]	@ (80078d0 <__NVIC_SetPriorityGrouping+0x44>)
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80078a2:	68ba      	ldr	r2, [r7, #8]
 80078a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80078a8:	4013      	ands	r3, r2
 80078aa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80078b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80078b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80078be:	4a04      	ldr	r2, [pc, #16]	@ (80078d0 <__NVIC_SetPriorityGrouping+0x44>)
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	60d3      	str	r3, [r2, #12]
}
 80078c4:	bf00      	nop
 80078c6:	3714      	adds	r7, #20
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr
 80078d0:	e000ed00 	.word	0xe000ed00

080078d4 <__NVIC_GetPriorityGrouping>:
{
 80078d4:	b480      	push	{r7}
 80078d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80078d8:	4b04      	ldr	r3, [pc, #16]	@ (80078ec <__NVIC_GetPriorityGrouping+0x18>)
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	0a1b      	lsrs	r3, r3, #8
 80078de:	f003 0307 	and.w	r3, r3, #7
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr
 80078ec:	e000ed00 	.word	0xe000ed00

080078f0 <__NVIC_EnableIRQ>:
{
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	4603      	mov	r3, r0
 80078f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	db0b      	blt.n	800791a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007902:	79fb      	ldrb	r3, [r7, #7]
 8007904:	f003 021f 	and.w	r2, r3, #31
 8007908:	4907      	ldr	r1, [pc, #28]	@ (8007928 <__NVIC_EnableIRQ+0x38>)
 800790a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800790e:	095b      	lsrs	r3, r3, #5
 8007910:	2001      	movs	r0, #1
 8007912:	fa00 f202 	lsl.w	r2, r0, r2
 8007916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800791a:	bf00      	nop
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr
 8007926:	bf00      	nop
 8007928:	e000e100 	.word	0xe000e100

0800792c <__NVIC_SetPriority>:
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	4603      	mov	r3, r0
 8007934:	6039      	str	r1, [r7, #0]
 8007936:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800793c:	2b00      	cmp	r3, #0
 800793e:	db0a      	blt.n	8007956 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	b2da      	uxtb	r2, r3
 8007944:	490c      	ldr	r1, [pc, #48]	@ (8007978 <__NVIC_SetPriority+0x4c>)
 8007946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800794a:	0112      	lsls	r2, r2, #4
 800794c:	b2d2      	uxtb	r2, r2
 800794e:	440b      	add	r3, r1
 8007950:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007954:	e00a      	b.n	800796c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	b2da      	uxtb	r2, r3
 800795a:	4908      	ldr	r1, [pc, #32]	@ (800797c <__NVIC_SetPriority+0x50>)
 800795c:	79fb      	ldrb	r3, [r7, #7]
 800795e:	f003 030f 	and.w	r3, r3, #15
 8007962:	3b04      	subs	r3, #4
 8007964:	0112      	lsls	r2, r2, #4
 8007966:	b2d2      	uxtb	r2, r2
 8007968:	440b      	add	r3, r1
 800796a:	761a      	strb	r2, [r3, #24]
}
 800796c:	bf00      	nop
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr
 8007978:	e000e100 	.word	0xe000e100
 800797c:	e000ed00 	.word	0xe000ed00

08007980 <NVIC_EncodePriority>:
{
 8007980:	b480      	push	{r7}
 8007982:	b089      	sub	sp, #36	@ 0x24
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f003 0307 	and.w	r3, r3, #7
 8007992:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	f1c3 0307 	rsb	r3, r3, #7
 800799a:	2b04      	cmp	r3, #4
 800799c:	bf28      	it	cs
 800799e:	2304      	movcs	r3, #4
 80079a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	3304      	adds	r3, #4
 80079a6:	2b06      	cmp	r3, #6
 80079a8:	d902      	bls.n	80079b0 <NVIC_EncodePriority+0x30>
 80079aa:	69fb      	ldr	r3, [r7, #28]
 80079ac:	3b03      	subs	r3, #3
 80079ae:	e000      	b.n	80079b2 <NVIC_EncodePriority+0x32>
 80079b0:	2300      	movs	r3, #0
 80079b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80079b4:	f04f 32ff 	mov.w	r2, #4294967295
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	fa02 f303 	lsl.w	r3, r2, r3
 80079be:	43da      	mvns	r2, r3
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	401a      	ands	r2, r3
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80079c8:	f04f 31ff 	mov.w	r1, #4294967295
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	fa01 f303 	lsl.w	r3, r1, r3
 80079d2:	43d9      	mvns	r1, r3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80079d8:	4313      	orrs	r3, r2
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3724      	adds	r7, #36	@ 0x24
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr

080079e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80079e6:	b580      	push	{r7, lr}
 80079e8:	b082      	sub	sp, #8
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f7ff ff4c 	bl	800788c <__NVIC_SetPriorityGrouping>
}
 80079f4:	bf00      	nop
 80079f6:	3708      	adds	r7, #8
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b086      	sub	sp, #24
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	4603      	mov	r3, r0
 8007a04:	60b9      	str	r1, [r7, #8]
 8007a06:	607a      	str	r2, [r7, #4]
 8007a08:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007a0e:	f7ff ff61 	bl	80078d4 <__NVIC_GetPriorityGrouping>
 8007a12:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	68b9      	ldr	r1, [r7, #8]
 8007a18:	6978      	ldr	r0, [r7, #20]
 8007a1a:	f7ff ffb1 	bl	8007980 <NVIC_EncodePriority>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a24:	4611      	mov	r1, r2
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7ff ff80 	bl	800792c <__NVIC_SetPriority>
}
 8007a2c:	bf00      	nop
 8007a2e:	3718      	adds	r7, #24
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a42:	4618      	mov	r0, r3
 8007a44:	f7ff ff54 	bl	80078f0 <__NVIC_EnableIRQ>
}
 8007a48:	bf00      	nop
 8007a4a:	3708      	adds	r7, #8
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b086      	sub	sp, #24
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007a5c:	f7ff fee6 	bl	800782c <HAL_GetTick>
 8007a60:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d101      	bne.n	8007a6c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e099      	b.n	8007ba0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2202      	movs	r2, #2
 8007a70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f022 0201 	bic.w	r2, r2, #1
 8007a8a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007a8c:	e00f      	b.n	8007aae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007a8e:	f7ff fecd 	bl	800782c <HAL_GetTick>
 8007a92:	4602      	mov	r2, r0
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	1ad3      	subs	r3, r2, r3
 8007a98:	2b05      	cmp	r3, #5
 8007a9a:	d908      	bls.n	8007aae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2220      	movs	r2, #32
 8007aa0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2203      	movs	r2, #3
 8007aa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8007aaa:	2303      	movs	r3, #3
 8007aac:	e078      	b.n	8007ba0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 0301 	and.w	r3, r3, #1
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d1e8      	bne.n	8007a8e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	4b38      	ldr	r3, [pc, #224]	@ (8007ba8 <HAL_DMA_Init+0x158>)
 8007ac8:	4013      	ands	r3, r2
 8007aca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	685a      	ldr	r2, [r3, #4]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	689b      	ldr	r3, [r3, #8]
 8007ad4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007ada:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	691b      	ldr	r3, [r3, #16]
 8007ae0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007ae6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007af2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a1b      	ldr	r3, [r3, #32]
 8007af8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007afa:	697a      	ldr	r2, [r7, #20]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b04:	2b04      	cmp	r3, #4
 8007b06:	d107      	bne.n	8007b18 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b10:	4313      	orrs	r3, r2
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	697a      	ldr	r2, [r7, #20]
 8007b1e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	695b      	ldr	r3, [r3, #20]
 8007b26:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	f023 0307 	bic.w	r3, r3, #7
 8007b2e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b34:	697a      	ldr	r2, [r7, #20]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3e:	2b04      	cmp	r3, #4
 8007b40:	d117      	bne.n	8007b72 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d00e      	beq.n	8007b72 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f000 fa6f 	bl	8008038 <DMA_CheckFifoParam>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d008      	beq.n	8007b72 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2240      	movs	r2, #64	@ 0x40
 8007b64:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e016      	b.n	8007ba0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	697a      	ldr	r2, [r7, #20]
 8007b78:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 fa26 	bl	8007fcc <DMA_CalcBaseAndBitshift>
 8007b80:	4603      	mov	r3, r0
 8007b82:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b88:	223f      	movs	r2, #63	@ 0x3f
 8007b8a:	409a      	lsls	r2, r3
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2200      	movs	r2, #0
 8007b94:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3718      	adds	r7, #24
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}
 8007ba8:	f010803f 	.word	0xf010803f

08007bac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b086      	sub	sp, #24
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
 8007bb8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bc2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d101      	bne.n	8007bd2 <HAL_DMA_Start_IT+0x26>
 8007bce:	2302      	movs	r3, #2
 8007bd0:	e040      	b.n	8007c54 <HAL_DMA_Start_IT+0xa8>
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d12f      	bne.n	8007c46 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2202      	movs	r2, #2
 8007bea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	68b9      	ldr	r1, [r7, #8]
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	f000 f9b8 	bl	8007f70 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c04:	223f      	movs	r2, #63	@ 0x3f
 8007c06:	409a      	lsls	r2, r3
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f042 0216 	orr.w	r2, r2, #22
 8007c1a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d007      	beq.n	8007c34 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f042 0208 	orr.w	r2, r2, #8
 8007c32:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f042 0201 	orr.w	r2, r2, #1
 8007c42:	601a      	str	r2, [r3, #0]
 8007c44:	e005      	b.n	8007c52 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007c4e:	2302      	movs	r3, #2
 8007c50:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007c52:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3718      	adds	r7, #24
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b086      	sub	sp, #24
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007c64:	2300      	movs	r3, #0
 8007c66:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007c68:	4b8e      	ldr	r3, [pc, #568]	@ (8007ea4 <HAL_DMA_IRQHandler+0x248>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a8e      	ldr	r2, [pc, #568]	@ (8007ea8 <HAL_DMA_IRQHandler+0x24c>)
 8007c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c72:	0a9b      	lsrs	r3, r3, #10
 8007c74:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c7a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c86:	2208      	movs	r2, #8
 8007c88:	409a      	lsls	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	4013      	ands	r3, r2
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d01a      	beq.n	8007cc8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 0304 	and.w	r3, r3, #4
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d013      	beq.n	8007cc8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f022 0204 	bic.w	r2, r2, #4
 8007cae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cb4:	2208      	movs	r2, #8
 8007cb6:	409a      	lsls	r2, r3
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cc0:	f043 0201 	orr.w	r2, r3, #1
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ccc:	2201      	movs	r2, #1
 8007cce:	409a      	lsls	r2, r3
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	4013      	ands	r3, r2
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d012      	beq.n	8007cfe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	695b      	ldr	r3, [r3, #20]
 8007cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00b      	beq.n	8007cfe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cea:	2201      	movs	r2, #1
 8007cec:	409a      	lsls	r2, r3
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cf6:	f043 0202 	orr.w	r2, r3, #2
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d02:	2204      	movs	r2, #4
 8007d04:	409a      	lsls	r2, r3
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	4013      	ands	r3, r2
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d012      	beq.n	8007d34 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f003 0302 	and.w	r3, r3, #2
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d00b      	beq.n	8007d34 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d20:	2204      	movs	r2, #4
 8007d22:	409a      	lsls	r2, r3
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d2c:	f043 0204 	orr.w	r2, r3, #4
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d38:	2210      	movs	r2, #16
 8007d3a:	409a      	lsls	r2, r3
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	4013      	ands	r3, r2
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d043      	beq.n	8007dcc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f003 0308 	and.w	r3, r3, #8
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d03c      	beq.n	8007dcc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d56:	2210      	movs	r2, #16
 8007d58:	409a      	lsls	r2, r3
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d018      	beq.n	8007d9e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d108      	bne.n	8007d8c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d024      	beq.n	8007dcc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	4798      	blx	r3
 8007d8a:	e01f      	b.n	8007dcc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d01b      	beq.n	8007dcc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	4798      	blx	r3
 8007d9c:	e016      	b.n	8007dcc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d107      	bne.n	8007dbc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f022 0208 	bic.w	r2, r2, #8
 8007dba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d003      	beq.n	8007dcc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dd0:	2220      	movs	r2, #32
 8007dd2:	409a      	lsls	r2, r3
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	4013      	ands	r3, r2
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	f000 808f 	beq.w	8007efc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f003 0310 	and.w	r3, r3, #16
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	f000 8087 	beq.w	8007efc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007df2:	2220      	movs	r2, #32
 8007df4:	409a      	lsls	r2, r3
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	2b05      	cmp	r3, #5
 8007e04:	d136      	bne.n	8007e74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f022 0216 	bic.w	r2, r2, #22
 8007e14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	695a      	ldr	r2, [r3, #20]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d103      	bne.n	8007e36 <HAL_DMA_IRQHandler+0x1da>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d007      	beq.n	8007e46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f022 0208 	bic.w	r2, r2, #8
 8007e44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e4a:	223f      	movs	r2, #63	@ 0x3f
 8007e4c:	409a      	lsls	r2, r3
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2201      	movs	r2, #1
 8007e56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d07e      	beq.n	8007f68 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	4798      	blx	r3
        }
        return;
 8007e72:	e079      	b.n	8007f68 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d01d      	beq.n	8007ebe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d10d      	bne.n	8007eac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d031      	beq.n	8007efc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	4798      	blx	r3
 8007ea0:	e02c      	b.n	8007efc <HAL_DMA_IRQHandler+0x2a0>
 8007ea2:	bf00      	nop
 8007ea4:	2000003c 	.word	0x2000003c
 8007ea8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d023      	beq.n	8007efc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	4798      	blx	r3
 8007ebc:	e01e      	b.n	8007efc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d10f      	bne.n	8007eec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f022 0210 	bic.w	r2, r2, #16
 8007eda:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d003      	beq.n	8007efc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d032      	beq.n	8007f6a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f08:	f003 0301 	and.w	r3, r3, #1
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d022      	beq.n	8007f56 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2205      	movs	r2, #5
 8007f14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f022 0201 	bic.w	r2, r2, #1
 8007f26:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	3301      	adds	r3, #1
 8007f2c:	60bb      	str	r3, [r7, #8]
 8007f2e:	697a      	ldr	r2, [r7, #20]
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d307      	bcc.n	8007f44 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 0301 	and.w	r3, r3, #1
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1f2      	bne.n	8007f28 <HAL_DMA_IRQHandler+0x2cc>
 8007f42:	e000      	b.n	8007f46 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007f44:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d005      	beq.n	8007f6a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	4798      	blx	r3
 8007f66:	e000      	b.n	8007f6a <HAL_DMA_IRQHandler+0x30e>
        return;
 8007f68:	bf00      	nop
    }
  }
}
 8007f6a:	3718      	adds	r7, #24
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b085      	sub	sp, #20
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	60f8      	str	r0, [r7, #12]
 8007f78:	60b9      	str	r1, [r7, #8]
 8007f7a:	607a      	str	r2, [r7, #4]
 8007f7c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007f8c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	683a      	ldr	r2, [r7, #0]
 8007f94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	2b40      	cmp	r3, #64	@ 0x40
 8007f9c:	d108      	bne.n	8007fb0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	687a      	ldr	r2, [r7, #4]
 8007fa4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	68ba      	ldr	r2, [r7, #8]
 8007fac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007fae:	e007      	b.n	8007fc0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68ba      	ldr	r2, [r7, #8]
 8007fb6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	60da      	str	r2, [r3, #12]
}
 8007fc0:	bf00      	nop
 8007fc2:	3714      	adds	r7, #20
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr

08007fcc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b085      	sub	sp, #20
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	3b10      	subs	r3, #16
 8007fdc:	4a14      	ldr	r2, [pc, #80]	@ (8008030 <DMA_CalcBaseAndBitshift+0x64>)
 8007fde:	fba2 2303 	umull	r2, r3, r2, r3
 8007fe2:	091b      	lsrs	r3, r3, #4
 8007fe4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007fe6:	4a13      	ldr	r2, [pc, #76]	@ (8008034 <DMA_CalcBaseAndBitshift+0x68>)
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	4413      	add	r3, r2
 8007fec:	781b      	ldrb	r3, [r3, #0]
 8007fee:	461a      	mov	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2b03      	cmp	r3, #3
 8007ff8:	d909      	bls.n	800800e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8008002:	f023 0303 	bic.w	r3, r3, #3
 8008006:	1d1a      	adds	r2, r3, #4
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	659a      	str	r2, [r3, #88]	@ 0x58
 800800c:	e007      	b.n	800801e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8008016:	f023 0303 	bic.w	r3, r3, #3
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008022:	4618      	mov	r0, r3
 8008024:	3714      	adds	r7, #20
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	aaaaaaab 	.word	0xaaaaaaab
 8008034:	080153e4 	.word	0x080153e4

08008038 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008038:	b480      	push	{r7}
 800803a:	b085      	sub	sp, #20
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008040:	2300      	movs	r3, #0
 8008042:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008048:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	699b      	ldr	r3, [r3, #24]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d11f      	bne.n	8008092 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	2b03      	cmp	r3, #3
 8008056:	d856      	bhi.n	8008106 <DMA_CheckFifoParam+0xce>
 8008058:	a201      	add	r2, pc, #4	@ (adr r2, 8008060 <DMA_CheckFifoParam+0x28>)
 800805a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800805e:	bf00      	nop
 8008060:	08008071 	.word	0x08008071
 8008064:	08008083 	.word	0x08008083
 8008068:	08008071 	.word	0x08008071
 800806c:	08008107 	.word	0x08008107
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008074:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008078:	2b00      	cmp	r3, #0
 800807a:	d046      	beq.n	800810a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008080:	e043      	b.n	800810a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008086:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800808a:	d140      	bne.n	800810e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008090:	e03d      	b.n	800810e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	699b      	ldr	r3, [r3, #24]
 8008096:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800809a:	d121      	bne.n	80080e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	2b03      	cmp	r3, #3
 80080a0:	d837      	bhi.n	8008112 <DMA_CheckFifoParam+0xda>
 80080a2:	a201      	add	r2, pc, #4	@ (adr r2, 80080a8 <DMA_CheckFifoParam+0x70>)
 80080a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080a8:	080080b9 	.word	0x080080b9
 80080ac:	080080bf 	.word	0x080080bf
 80080b0:	080080b9 	.word	0x080080b9
 80080b4:	080080d1 	.word	0x080080d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	73fb      	strb	r3, [r7, #15]
      break;
 80080bc:	e030      	b.n	8008120 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d025      	beq.n	8008116 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80080ce:	e022      	b.n	8008116 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080d4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80080d8:	d11f      	bne.n	800811a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80080de:	e01c      	b.n	800811a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	2b02      	cmp	r3, #2
 80080e4:	d903      	bls.n	80080ee <DMA_CheckFifoParam+0xb6>
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	2b03      	cmp	r3, #3
 80080ea:	d003      	beq.n	80080f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80080ec:	e018      	b.n	8008120 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	73fb      	strb	r3, [r7, #15]
      break;
 80080f2:	e015      	b.n	8008120 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00e      	beq.n	800811e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	73fb      	strb	r3, [r7, #15]
      break;
 8008104:	e00b      	b.n	800811e <DMA_CheckFifoParam+0xe6>
      break;
 8008106:	bf00      	nop
 8008108:	e00a      	b.n	8008120 <DMA_CheckFifoParam+0xe8>
      break;
 800810a:	bf00      	nop
 800810c:	e008      	b.n	8008120 <DMA_CheckFifoParam+0xe8>
      break;
 800810e:	bf00      	nop
 8008110:	e006      	b.n	8008120 <DMA_CheckFifoParam+0xe8>
      break;
 8008112:	bf00      	nop
 8008114:	e004      	b.n	8008120 <DMA_CheckFifoParam+0xe8>
      break;
 8008116:	bf00      	nop
 8008118:	e002      	b.n	8008120 <DMA_CheckFifoParam+0xe8>
      break;   
 800811a:	bf00      	nop
 800811c:	e000      	b.n	8008120 <DMA_CheckFifoParam+0xe8>
      break;
 800811e:	bf00      	nop
    }
  } 
  
  return status; 
 8008120:	7bfb      	ldrb	r3, [r7, #15]
}
 8008122:	4618      	mov	r0, r3
 8008124:	3714      	adds	r7, #20
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr
 800812e:	bf00      	nop

08008130 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b086      	sub	sp, #24
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800813e:	2301      	movs	r3, #1
 8008140:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008142:	4b23      	ldr	r3, [pc, #140]	@ (80081d0 <HAL_FLASH_Program+0xa0>)
 8008144:	7e1b      	ldrb	r3, [r3, #24]
 8008146:	2b01      	cmp	r3, #1
 8008148:	d101      	bne.n	800814e <HAL_FLASH_Program+0x1e>
 800814a:	2302      	movs	r3, #2
 800814c:	e03b      	b.n	80081c6 <HAL_FLASH_Program+0x96>
 800814e:	4b20      	ldr	r3, [pc, #128]	@ (80081d0 <HAL_FLASH_Program+0xa0>)
 8008150:	2201      	movs	r2, #1
 8008152:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008154:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008158:	f000 f870 	bl	800823c <FLASH_WaitForLastOperation>
 800815c:	4603      	mov	r3, r0
 800815e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8008160:	7dfb      	ldrb	r3, [r7, #23]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d12b      	bne.n	80081be <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d105      	bne.n	8008178 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800816c:	783b      	ldrb	r3, [r7, #0]
 800816e:	4619      	mov	r1, r3
 8008170:	68b8      	ldr	r0, [r7, #8]
 8008172:	f000 f91b 	bl	80083ac <FLASH_Program_Byte>
 8008176:	e016      	b.n	80081a6 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2b01      	cmp	r3, #1
 800817c:	d105      	bne.n	800818a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800817e:	883b      	ldrh	r3, [r7, #0]
 8008180:	4619      	mov	r1, r3
 8008182:	68b8      	ldr	r0, [r7, #8]
 8008184:	f000 f8ee 	bl	8008364 <FLASH_Program_HalfWord>
 8008188:	e00d      	b.n	80081a6 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2b02      	cmp	r3, #2
 800818e:	d105      	bne.n	800819c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	4619      	mov	r1, r3
 8008194:	68b8      	ldr	r0, [r7, #8]
 8008196:	f000 f8c3 	bl	8008320 <FLASH_Program_Word>
 800819a:	e004      	b.n	80081a6 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800819c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081a0:	68b8      	ldr	r0, [r7, #8]
 80081a2:	f000 f88b 	bl	80082bc <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80081a6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80081aa:	f000 f847 	bl	800823c <FLASH_WaitForLastOperation>
 80081ae:	4603      	mov	r3, r0
 80081b0:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80081b2:	4b08      	ldr	r3, [pc, #32]	@ (80081d4 <HAL_FLASH_Program+0xa4>)
 80081b4:	691b      	ldr	r3, [r3, #16]
 80081b6:	4a07      	ldr	r2, [pc, #28]	@ (80081d4 <HAL_FLASH_Program+0xa4>)
 80081b8:	f023 0301 	bic.w	r3, r3, #1
 80081bc:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80081be:	4b04      	ldr	r3, [pc, #16]	@ (80081d0 <HAL_FLASH_Program+0xa0>)
 80081c0:	2200      	movs	r2, #0
 80081c2:	761a      	strb	r2, [r3, #24]

  return status;
 80081c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3718      	adds	r7, #24
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	20001104 	.word	0x20001104
 80081d4:	40023c00 	.word	0x40023c00

080081d8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80081de:	2300      	movs	r3, #0
 80081e0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80081e2:	4b0b      	ldr	r3, [pc, #44]	@ (8008210 <HAL_FLASH_Unlock+0x38>)
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	da0b      	bge.n	8008202 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80081ea:	4b09      	ldr	r3, [pc, #36]	@ (8008210 <HAL_FLASH_Unlock+0x38>)
 80081ec:	4a09      	ldr	r2, [pc, #36]	@ (8008214 <HAL_FLASH_Unlock+0x3c>)
 80081ee:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80081f0:	4b07      	ldr	r3, [pc, #28]	@ (8008210 <HAL_FLASH_Unlock+0x38>)
 80081f2:	4a09      	ldr	r2, [pc, #36]	@ (8008218 <HAL_FLASH_Unlock+0x40>)
 80081f4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80081f6:	4b06      	ldr	r3, [pc, #24]	@ (8008210 <HAL_FLASH_Unlock+0x38>)
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	da01      	bge.n	8008202 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8008202:	79fb      	ldrb	r3, [r7, #7]
}
 8008204:	4618      	mov	r0, r3
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr
 8008210:	40023c00 	.word	0x40023c00
 8008214:	45670123 	.word	0x45670123
 8008218:	cdef89ab 	.word	0xcdef89ab

0800821c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800821c:	b480      	push	{r7}
 800821e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8008220:	4b05      	ldr	r3, [pc, #20]	@ (8008238 <HAL_FLASH_Lock+0x1c>)
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	4a04      	ldr	r2, [pc, #16]	@ (8008238 <HAL_FLASH_Lock+0x1c>)
 8008226:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800822a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800822c:	2300      	movs	r3, #0
}
 800822e:	4618      	mov	r0, r3
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr
 8008238:	40023c00 	.word	0x40023c00

0800823c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008244:	2300      	movs	r3, #0
 8008246:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008248:	4b1a      	ldr	r3, [pc, #104]	@ (80082b4 <FLASH_WaitForLastOperation+0x78>)
 800824a:	2200      	movs	r2, #0
 800824c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800824e:	f7ff faed 	bl	800782c <HAL_GetTick>
 8008252:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8008254:	e010      	b.n	8008278 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800825c:	d00c      	beq.n	8008278 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d007      	beq.n	8008274 <FLASH_WaitForLastOperation+0x38>
 8008264:	f7ff fae2 	bl	800782c <HAL_GetTick>
 8008268:	4602      	mov	r2, r0
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	1ad3      	subs	r3, r2, r3
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	429a      	cmp	r2, r3
 8008272:	d201      	bcs.n	8008278 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8008274:	2303      	movs	r3, #3
 8008276:	e019      	b.n	80082ac <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8008278:	4b0f      	ldr	r3, [pc, #60]	@ (80082b8 <FLASH_WaitForLastOperation+0x7c>)
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008280:	2b00      	cmp	r3, #0
 8008282:	d1e8      	bne.n	8008256 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8008284:	4b0c      	ldr	r3, [pc, #48]	@ (80082b8 <FLASH_WaitForLastOperation+0x7c>)
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	f003 0301 	and.w	r3, r3, #1
 800828c:	2b00      	cmp	r3, #0
 800828e:	d002      	beq.n	8008296 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8008290:	4b09      	ldr	r3, [pc, #36]	@ (80082b8 <FLASH_WaitForLastOperation+0x7c>)
 8008292:	2201      	movs	r2, #1
 8008294:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8008296:	4b08      	ldr	r3, [pc, #32]	@ (80082b8 <FLASH_WaitForLastOperation+0x7c>)
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d003      	beq.n	80082aa <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80082a2:	f000 f8a5 	bl	80083f0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e000      	b.n	80082ac <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80082aa:	2300      	movs	r3, #0

}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3710      	adds	r7, #16
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	20001104 	.word	0x20001104
 80082b8:	40023c00 	.word	0x40023c00

080082bc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80082c8:	4b14      	ldr	r3, [pc, #80]	@ (800831c <FLASH_Program_DoubleWord+0x60>)
 80082ca:	691b      	ldr	r3, [r3, #16]
 80082cc:	4a13      	ldr	r2, [pc, #76]	@ (800831c <FLASH_Program_DoubleWord+0x60>)
 80082ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80082d4:	4b11      	ldr	r3, [pc, #68]	@ (800831c <FLASH_Program_DoubleWord+0x60>)
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	4a10      	ldr	r2, [pc, #64]	@ (800831c <FLASH_Program_DoubleWord+0x60>)
 80082da:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80082de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80082e0:	4b0e      	ldr	r3, [pc, #56]	@ (800831c <FLASH_Program_DoubleWord+0x60>)
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	4a0d      	ldr	r2, [pc, #52]	@ (800831c <FLASH_Program_DoubleWord+0x60>)
 80082e6:	f043 0301 	orr.w	r3, r3, #1
 80082ea:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	683a      	ldr	r2, [r7, #0]
 80082f0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80082f2:	f3bf 8f6f 	isb	sy
}
 80082f6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80082f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80082fc:	f04f 0200 	mov.w	r2, #0
 8008300:	f04f 0300 	mov.w	r3, #0
 8008304:	000a      	movs	r2, r1
 8008306:	2300      	movs	r3, #0
 8008308:	68f9      	ldr	r1, [r7, #12]
 800830a:	3104      	adds	r1, #4
 800830c:	4613      	mov	r3, r2
 800830e:	600b      	str	r3, [r1, #0]
}
 8008310:	bf00      	nop
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr
 800831c:	40023c00 	.word	0x40023c00

08008320 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800832a:	4b0d      	ldr	r3, [pc, #52]	@ (8008360 <FLASH_Program_Word+0x40>)
 800832c:	691b      	ldr	r3, [r3, #16]
 800832e:	4a0c      	ldr	r2, [pc, #48]	@ (8008360 <FLASH_Program_Word+0x40>)
 8008330:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008334:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8008336:	4b0a      	ldr	r3, [pc, #40]	@ (8008360 <FLASH_Program_Word+0x40>)
 8008338:	691b      	ldr	r3, [r3, #16]
 800833a:	4a09      	ldr	r2, [pc, #36]	@ (8008360 <FLASH_Program_Word+0x40>)
 800833c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008340:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8008342:	4b07      	ldr	r3, [pc, #28]	@ (8008360 <FLASH_Program_Word+0x40>)
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	4a06      	ldr	r2, [pc, #24]	@ (8008360 <FLASH_Program_Word+0x40>)
 8008348:	f043 0301 	orr.w	r3, r3, #1
 800834c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	683a      	ldr	r2, [r7, #0]
 8008352:	601a      	str	r2, [r3, #0]
}
 8008354:	bf00      	nop
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr
 8008360:	40023c00 	.word	0x40023c00

08008364 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	460b      	mov	r3, r1
 800836e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008370:	4b0d      	ldr	r3, [pc, #52]	@ (80083a8 <FLASH_Program_HalfWord+0x44>)
 8008372:	691b      	ldr	r3, [r3, #16]
 8008374:	4a0c      	ldr	r2, [pc, #48]	@ (80083a8 <FLASH_Program_HalfWord+0x44>)
 8008376:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800837a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800837c:	4b0a      	ldr	r3, [pc, #40]	@ (80083a8 <FLASH_Program_HalfWord+0x44>)
 800837e:	691b      	ldr	r3, [r3, #16]
 8008380:	4a09      	ldr	r2, [pc, #36]	@ (80083a8 <FLASH_Program_HalfWord+0x44>)
 8008382:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008386:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8008388:	4b07      	ldr	r3, [pc, #28]	@ (80083a8 <FLASH_Program_HalfWord+0x44>)
 800838a:	691b      	ldr	r3, [r3, #16]
 800838c:	4a06      	ldr	r2, [pc, #24]	@ (80083a8 <FLASH_Program_HalfWord+0x44>)
 800838e:	f043 0301 	orr.w	r3, r3, #1
 8008392:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	887a      	ldrh	r2, [r7, #2]
 8008398:	801a      	strh	r2, [r3, #0]
}
 800839a:	bf00      	nop
 800839c:	370c      	adds	r7, #12
 800839e:	46bd      	mov	sp, r7
 80083a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop
 80083a8:	40023c00 	.word	0x40023c00

080083ac <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b083      	sub	sp, #12
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	460b      	mov	r3, r1
 80083b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80083b8:	4b0c      	ldr	r3, [pc, #48]	@ (80083ec <FLASH_Program_Byte+0x40>)
 80083ba:	691b      	ldr	r3, [r3, #16]
 80083bc:	4a0b      	ldr	r2, [pc, #44]	@ (80083ec <FLASH_Program_Byte+0x40>)
 80083be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80083c4:	4b09      	ldr	r3, [pc, #36]	@ (80083ec <FLASH_Program_Byte+0x40>)
 80083c6:	4a09      	ldr	r2, [pc, #36]	@ (80083ec <FLASH_Program_Byte+0x40>)
 80083c8:	691b      	ldr	r3, [r3, #16]
 80083ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80083cc:	4b07      	ldr	r3, [pc, #28]	@ (80083ec <FLASH_Program_Byte+0x40>)
 80083ce:	691b      	ldr	r3, [r3, #16]
 80083d0:	4a06      	ldr	r2, [pc, #24]	@ (80083ec <FLASH_Program_Byte+0x40>)
 80083d2:	f043 0301 	orr.w	r3, r3, #1
 80083d6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	78fa      	ldrb	r2, [r7, #3]
 80083dc:	701a      	strb	r2, [r3, #0]
}
 80083de:	bf00      	nop
 80083e0:	370c      	adds	r7, #12
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr
 80083ea:	bf00      	nop
 80083ec:	40023c00 	.word	0x40023c00

080083f0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80083f0:	b480      	push	{r7}
 80083f2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80083f4:	4b2f      	ldr	r3, [pc, #188]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	f003 0310 	and.w	r3, r3, #16
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d008      	beq.n	8008412 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8008400:	4b2d      	ldr	r3, [pc, #180]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 8008402:	69db      	ldr	r3, [r3, #28]
 8008404:	f043 0310 	orr.w	r3, r3, #16
 8008408:	4a2b      	ldr	r2, [pc, #172]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 800840a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800840c:	4b29      	ldr	r3, [pc, #164]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 800840e:	2210      	movs	r2, #16
 8008410:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8008412:	4b28      	ldr	r3, [pc, #160]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	f003 0320 	and.w	r3, r3, #32
 800841a:	2b00      	cmp	r3, #0
 800841c:	d008      	beq.n	8008430 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800841e:	4b26      	ldr	r3, [pc, #152]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 8008420:	69db      	ldr	r3, [r3, #28]
 8008422:	f043 0308 	orr.w	r3, r3, #8
 8008426:	4a24      	ldr	r2, [pc, #144]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 8008428:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800842a:	4b22      	ldr	r3, [pc, #136]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 800842c:	2220      	movs	r2, #32
 800842e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8008430:	4b20      	ldr	r3, [pc, #128]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008438:	2b00      	cmp	r3, #0
 800843a:	d008      	beq.n	800844e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800843c:	4b1e      	ldr	r3, [pc, #120]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 800843e:	69db      	ldr	r3, [r3, #28]
 8008440:	f043 0304 	orr.w	r3, r3, #4
 8008444:	4a1c      	ldr	r2, [pc, #112]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 8008446:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8008448:	4b1a      	ldr	r3, [pc, #104]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 800844a:	2240      	movs	r2, #64	@ 0x40
 800844c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800844e:	4b19      	ldr	r3, [pc, #100]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 8008450:	68db      	ldr	r3, [r3, #12]
 8008452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008456:	2b00      	cmp	r3, #0
 8008458:	d008      	beq.n	800846c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800845a:	4b17      	ldr	r3, [pc, #92]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 800845c:	69db      	ldr	r3, [r3, #28]
 800845e:	f043 0302 	orr.w	r3, r3, #2
 8008462:	4a15      	ldr	r2, [pc, #84]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 8008464:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8008466:	4b13      	ldr	r3, [pc, #76]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 8008468:	2280      	movs	r2, #128	@ 0x80
 800846a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800846c:	4b11      	ldr	r3, [pc, #68]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008474:	2b00      	cmp	r3, #0
 8008476:	d009      	beq.n	800848c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8008478:	4b0f      	ldr	r3, [pc, #60]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 800847a:	69db      	ldr	r3, [r3, #28]
 800847c:	f043 0301 	orr.w	r3, r3, #1
 8008480:	4a0d      	ldr	r2, [pc, #52]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 8008482:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8008484:	4b0b      	ldr	r3, [pc, #44]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 8008486:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800848a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800848c:	4b09      	ldr	r3, [pc, #36]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 800848e:	68db      	ldr	r3, [r3, #12]
 8008490:	f003 0302 	and.w	r3, r3, #2
 8008494:	2b00      	cmp	r3, #0
 8008496:	d008      	beq.n	80084aa <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8008498:	4b07      	ldr	r3, [pc, #28]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 800849a:	69db      	ldr	r3, [r3, #28]
 800849c:	f043 0320 	orr.w	r3, r3, #32
 80084a0:	4a05      	ldr	r2, [pc, #20]	@ (80084b8 <FLASH_SetErrorCode+0xc8>)
 80084a2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80084a4:	4b03      	ldr	r3, [pc, #12]	@ (80084b4 <FLASH_SetErrorCode+0xc4>)
 80084a6:	2202      	movs	r2, #2
 80084a8:	60da      	str	r2, [r3, #12]
  }
}
 80084aa:	bf00      	nop
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr
 80084b4:	40023c00 	.word	0x40023c00
 80084b8:	20001104 	.word	0x20001104

080084bc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b084      	sub	sp, #16
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
 80084c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80084ca:	2300      	movs	r3, #0
 80084cc:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80084ce:	4b31      	ldr	r3, [pc, #196]	@ (8008594 <HAL_FLASHEx_Erase+0xd8>)
 80084d0:	7e1b      	ldrb	r3, [r3, #24]
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d101      	bne.n	80084da <HAL_FLASHEx_Erase+0x1e>
 80084d6:	2302      	movs	r3, #2
 80084d8:	e058      	b.n	800858c <HAL_FLASHEx_Erase+0xd0>
 80084da:	4b2e      	ldr	r3, [pc, #184]	@ (8008594 <HAL_FLASHEx_Erase+0xd8>)
 80084dc:	2201      	movs	r2, #1
 80084de:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80084e0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80084e4:	f7ff feaa 	bl	800823c <FLASH_WaitForLastOperation>
 80084e8:	4603      	mov	r3, r0
 80084ea:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80084ec:	7bfb      	ldrb	r3, [r7, #15]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d148      	bne.n	8008584 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	f04f 32ff 	mov.w	r2, #4294967295
 80084f8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	2b01      	cmp	r3, #1
 8008500:	d115      	bne.n	800852e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	b2da      	uxtb	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	4619      	mov	r1, r3
 800850e:	4610      	mov	r0, r2
 8008510:	f000 f844 	bl	800859c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008514:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008518:	f7ff fe90 	bl	800823c <FLASH_WaitForLastOperation>
 800851c:	4603      	mov	r3, r0
 800851e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8008520:	4b1d      	ldr	r3, [pc, #116]	@ (8008598 <HAL_FLASHEx_Erase+0xdc>)
 8008522:	691b      	ldr	r3, [r3, #16]
 8008524:	4a1c      	ldr	r2, [pc, #112]	@ (8008598 <HAL_FLASHEx_Erase+0xdc>)
 8008526:	f023 0304 	bic.w	r3, r3, #4
 800852a:	6113      	str	r3, [r2, #16]
 800852c:	e028      	b.n	8008580 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	60bb      	str	r3, [r7, #8]
 8008534:	e01c      	b.n	8008570 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	691b      	ldr	r3, [r3, #16]
 800853a:	b2db      	uxtb	r3, r3
 800853c:	4619      	mov	r1, r3
 800853e:	68b8      	ldr	r0, [r7, #8]
 8008540:	f000 f850 	bl	80085e4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008544:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008548:	f7ff fe78 	bl	800823c <FLASH_WaitForLastOperation>
 800854c:	4603      	mov	r3, r0
 800854e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8008550:	4b11      	ldr	r3, [pc, #68]	@ (8008598 <HAL_FLASHEx_Erase+0xdc>)
 8008552:	691b      	ldr	r3, [r3, #16]
 8008554:	4a10      	ldr	r2, [pc, #64]	@ (8008598 <HAL_FLASHEx_Erase+0xdc>)
 8008556:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 800855a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800855c:	7bfb      	ldrb	r3, [r7, #15]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d003      	beq.n	800856a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	68ba      	ldr	r2, [r7, #8]
 8008566:	601a      	str	r2, [r3, #0]
          break;
 8008568:	e00a      	b.n	8008580 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	3301      	adds	r3, #1
 800856e:	60bb      	str	r3, [r7, #8]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	68da      	ldr	r2, [r3, #12]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	4413      	add	r3, r2
 800857a:	68ba      	ldr	r2, [r7, #8]
 800857c:	429a      	cmp	r2, r3
 800857e:	d3da      	bcc.n	8008536 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8008580:	f000 f878 	bl	8008674 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008584:	4b03      	ldr	r3, [pc, #12]	@ (8008594 <HAL_FLASHEx_Erase+0xd8>)
 8008586:	2200      	movs	r2, #0
 8008588:	761a      	strb	r2, [r3, #24]

  return status;
 800858a:	7bfb      	ldrb	r3, [r7, #15]
}
 800858c:	4618      	mov	r0, r3
 800858e:	3710      	adds	r7, #16
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}
 8008594:	20001104 	.word	0x20001104
 8008598:	40023c00 	.word	0x40023c00

0800859c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800859c:	b480      	push	{r7}
 800859e:	b083      	sub	sp, #12
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	4603      	mov	r3, r0
 80085a4:	6039      	str	r1, [r7, #0]
 80085a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80085a8:	4b0d      	ldr	r3, [pc, #52]	@ (80085e0 <FLASH_MassErase+0x44>)
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	4a0c      	ldr	r2, [pc, #48]	@ (80085e0 <FLASH_MassErase+0x44>)
 80085ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80085b4:	4b0a      	ldr	r3, [pc, #40]	@ (80085e0 <FLASH_MassErase+0x44>)
 80085b6:	691b      	ldr	r3, [r3, #16]
 80085b8:	4a09      	ldr	r2, [pc, #36]	@ (80085e0 <FLASH_MassErase+0x44>)
 80085ba:	f043 0304 	orr.w	r3, r3, #4
 80085be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80085c0:	4b07      	ldr	r3, [pc, #28]	@ (80085e0 <FLASH_MassErase+0x44>)
 80085c2:	691a      	ldr	r2, [r3, #16]
 80085c4:	79fb      	ldrb	r3, [r7, #7]
 80085c6:	021b      	lsls	r3, r3, #8
 80085c8:	4313      	orrs	r3, r2
 80085ca:	4a05      	ldr	r2, [pc, #20]	@ (80085e0 <FLASH_MassErase+0x44>)
 80085cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085d0:	6113      	str	r3, [r2, #16]
}
 80085d2:	bf00      	nop
 80085d4:	370c      	adds	r7, #12
 80085d6:	46bd      	mov	sp, r7
 80085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	40023c00 	.word	0x40023c00

080085e4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b085      	sub	sp, #20
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	460b      	mov	r3, r1
 80085ee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80085f0:	2300      	movs	r3, #0
 80085f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80085f4:	78fb      	ldrb	r3, [r7, #3]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d102      	bne.n	8008600 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80085fa:	2300      	movs	r3, #0
 80085fc:	60fb      	str	r3, [r7, #12]
 80085fe:	e010      	b.n	8008622 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8008600:	78fb      	ldrb	r3, [r7, #3]
 8008602:	2b01      	cmp	r3, #1
 8008604:	d103      	bne.n	800860e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8008606:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800860a:	60fb      	str	r3, [r7, #12]
 800860c:	e009      	b.n	8008622 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800860e:	78fb      	ldrb	r3, [r7, #3]
 8008610:	2b02      	cmp	r3, #2
 8008612:	d103      	bne.n	800861c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8008614:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008618:	60fb      	str	r3, [r7, #12]
 800861a:	e002      	b.n	8008622 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800861c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008620:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008622:	4b13      	ldr	r3, [pc, #76]	@ (8008670 <FLASH_Erase_Sector+0x8c>)
 8008624:	691b      	ldr	r3, [r3, #16]
 8008626:	4a12      	ldr	r2, [pc, #72]	@ (8008670 <FLASH_Erase_Sector+0x8c>)
 8008628:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800862c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800862e:	4b10      	ldr	r3, [pc, #64]	@ (8008670 <FLASH_Erase_Sector+0x8c>)
 8008630:	691a      	ldr	r2, [r3, #16]
 8008632:	490f      	ldr	r1, [pc, #60]	@ (8008670 <FLASH_Erase_Sector+0x8c>)
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	4313      	orrs	r3, r2
 8008638:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800863a:	4b0d      	ldr	r3, [pc, #52]	@ (8008670 <FLASH_Erase_Sector+0x8c>)
 800863c:	691b      	ldr	r3, [r3, #16]
 800863e:	4a0c      	ldr	r2, [pc, #48]	@ (8008670 <FLASH_Erase_Sector+0x8c>)
 8008640:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008644:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8008646:	4b0a      	ldr	r3, [pc, #40]	@ (8008670 <FLASH_Erase_Sector+0x8c>)
 8008648:	691a      	ldr	r2, [r3, #16]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	00db      	lsls	r3, r3, #3
 800864e:	4313      	orrs	r3, r2
 8008650:	4a07      	ldr	r2, [pc, #28]	@ (8008670 <FLASH_Erase_Sector+0x8c>)
 8008652:	f043 0302 	orr.w	r3, r3, #2
 8008656:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8008658:	4b05      	ldr	r3, [pc, #20]	@ (8008670 <FLASH_Erase_Sector+0x8c>)
 800865a:	691b      	ldr	r3, [r3, #16]
 800865c:	4a04      	ldr	r2, [pc, #16]	@ (8008670 <FLASH_Erase_Sector+0x8c>)
 800865e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008662:	6113      	str	r3, [r2, #16]
}
 8008664:	bf00      	nop
 8008666:	3714      	adds	r7, #20
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr
 8008670:	40023c00 	.word	0x40023c00

08008674 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8008674:	b480      	push	{r7}
 8008676:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8008678:	4b20      	ldr	r3, [pc, #128]	@ (80086fc <FLASH_FlushCaches+0x88>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008680:	2b00      	cmp	r3, #0
 8008682:	d017      	beq.n	80086b4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8008684:	4b1d      	ldr	r3, [pc, #116]	@ (80086fc <FLASH_FlushCaches+0x88>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a1c      	ldr	r2, [pc, #112]	@ (80086fc <FLASH_FlushCaches+0x88>)
 800868a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800868e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8008690:	4b1a      	ldr	r3, [pc, #104]	@ (80086fc <FLASH_FlushCaches+0x88>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a19      	ldr	r2, [pc, #100]	@ (80086fc <FLASH_FlushCaches+0x88>)
 8008696:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800869a:	6013      	str	r3, [r2, #0]
 800869c:	4b17      	ldr	r3, [pc, #92]	@ (80086fc <FLASH_FlushCaches+0x88>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a16      	ldr	r2, [pc, #88]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80086a6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80086a8:	4b14      	ldr	r3, [pc, #80]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a13      	ldr	r2, [pc, #76]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80086b2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80086b4:	4b11      	ldr	r3, [pc, #68]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d017      	beq.n	80086f0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80086c0:	4b0e      	ldr	r3, [pc, #56]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a0d      	ldr	r2, [pc, #52]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80086ca:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80086cc:	4b0b      	ldr	r3, [pc, #44]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a0a      	ldr	r2, [pc, #40]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80086d6:	6013      	str	r3, [r2, #0]
 80086d8:	4b08      	ldr	r3, [pc, #32]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a07      	ldr	r2, [pc, #28]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80086e2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80086e4:	4b05      	ldr	r3, [pc, #20]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a04      	ldr	r2, [pc, #16]	@ (80086fc <FLASH_FlushCaches+0x88>)
 80086ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80086ee:	6013      	str	r3, [r2, #0]
  }
}
 80086f0:	bf00      	nop
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	40023c00 	.word	0x40023c00

08008700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008700:	b480      	push	{r7}
 8008702:	b089      	sub	sp, #36	@ 0x24
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800870a:	2300      	movs	r3, #0
 800870c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800870e:	2300      	movs	r3, #0
 8008710:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008712:	2300      	movs	r3, #0
 8008714:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008716:	2300      	movs	r3, #0
 8008718:	61fb      	str	r3, [r7, #28]
 800871a:	e165      	b.n	80089e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800871c:	2201      	movs	r2, #1
 800871e:	69fb      	ldr	r3, [r7, #28]
 8008720:	fa02 f303 	lsl.w	r3, r2, r3
 8008724:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	697a      	ldr	r2, [r7, #20]
 800872c:	4013      	ands	r3, r2
 800872e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008730:	693a      	ldr	r2, [r7, #16]
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	429a      	cmp	r2, r3
 8008736:	f040 8154 	bne.w	80089e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	f003 0303 	and.w	r3, r3, #3
 8008742:	2b01      	cmp	r3, #1
 8008744:	d005      	beq.n	8008752 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800874e:	2b02      	cmp	r3, #2
 8008750:	d130      	bne.n	80087b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	005b      	lsls	r3, r3, #1
 800875c:	2203      	movs	r2, #3
 800875e:	fa02 f303 	lsl.w	r3, r2, r3
 8008762:	43db      	mvns	r3, r3
 8008764:	69ba      	ldr	r2, [r7, #24]
 8008766:	4013      	ands	r3, r2
 8008768:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	68da      	ldr	r2, [r3, #12]
 800876e:	69fb      	ldr	r3, [r7, #28]
 8008770:	005b      	lsls	r3, r3, #1
 8008772:	fa02 f303 	lsl.w	r3, r2, r3
 8008776:	69ba      	ldr	r2, [r7, #24]
 8008778:	4313      	orrs	r3, r2
 800877a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	69ba      	ldr	r2, [r7, #24]
 8008780:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008788:	2201      	movs	r2, #1
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	fa02 f303 	lsl.w	r3, r2, r3
 8008790:	43db      	mvns	r3, r3
 8008792:	69ba      	ldr	r2, [r7, #24]
 8008794:	4013      	ands	r3, r2
 8008796:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	685b      	ldr	r3, [r3, #4]
 800879c:	091b      	lsrs	r3, r3, #4
 800879e:	f003 0201 	and.w	r2, r3, #1
 80087a2:	69fb      	ldr	r3, [r7, #28]
 80087a4:	fa02 f303 	lsl.w	r3, r2, r3
 80087a8:	69ba      	ldr	r2, [r7, #24]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	69ba      	ldr	r2, [r7, #24]
 80087b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	f003 0303 	and.w	r3, r3, #3
 80087bc:	2b03      	cmp	r3, #3
 80087be:	d017      	beq.n	80087f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80087c6:	69fb      	ldr	r3, [r7, #28]
 80087c8:	005b      	lsls	r3, r3, #1
 80087ca:	2203      	movs	r2, #3
 80087cc:	fa02 f303 	lsl.w	r3, r2, r3
 80087d0:	43db      	mvns	r3, r3
 80087d2:	69ba      	ldr	r2, [r7, #24]
 80087d4:	4013      	ands	r3, r2
 80087d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	689a      	ldr	r2, [r3, #8]
 80087dc:	69fb      	ldr	r3, [r7, #28]
 80087de:	005b      	lsls	r3, r3, #1
 80087e0:	fa02 f303 	lsl.w	r3, r2, r3
 80087e4:	69ba      	ldr	r2, [r7, #24]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	69ba      	ldr	r2, [r7, #24]
 80087ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	f003 0303 	and.w	r3, r3, #3
 80087f8:	2b02      	cmp	r3, #2
 80087fa:	d123      	bne.n	8008844 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	08da      	lsrs	r2, r3, #3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	3208      	adds	r2, #8
 8008804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008808:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	f003 0307 	and.w	r3, r3, #7
 8008810:	009b      	lsls	r3, r3, #2
 8008812:	220f      	movs	r2, #15
 8008814:	fa02 f303 	lsl.w	r3, r2, r3
 8008818:	43db      	mvns	r3, r3
 800881a:	69ba      	ldr	r2, [r7, #24]
 800881c:	4013      	ands	r3, r2
 800881e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	691a      	ldr	r2, [r3, #16]
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	f003 0307 	and.w	r3, r3, #7
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	fa02 f303 	lsl.w	r3, r2, r3
 8008830:	69ba      	ldr	r2, [r7, #24]
 8008832:	4313      	orrs	r3, r2
 8008834:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008836:	69fb      	ldr	r3, [r7, #28]
 8008838:	08da      	lsrs	r2, r3, #3
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	3208      	adds	r2, #8
 800883e:	69b9      	ldr	r1, [r7, #24]
 8008840:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	005b      	lsls	r3, r3, #1
 800884e:	2203      	movs	r2, #3
 8008850:	fa02 f303 	lsl.w	r3, r2, r3
 8008854:	43db      	mvns	r3, r3
 8008856:	69ba      	ldr	r2, [r7, #24]
 8008858:	4013      	ands	r3, r2
 800885a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	f003 0203 	and.w	r2, r3, #3
 8008864:	69fb      	ldr	r3, [r7, #28]
 8008866:	005b      	lsls	r3, r3, #1
 8008868:	fa02 f303 	lsl.w	r3, r2, r3
 800886c:	69ba      	ldr	r2, [r7, #24]
 800886e:	4313      	orrs	r3, r2
 8008870:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	69ba      	ldr	r2, [r7, #24]
 8008876:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008880:	2b00      	cmp	r3, #0
 8008882:	f000 80ae 	beq.w	80089e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008886:	2300      	movs	r3, #0
 8008888:	60fb      	str	r3, [r7, #12]
 800888a:	4b5d      	ldr	r3, [pc, #372]	@ (8008a00 <HAL_GPIO_Init+0x300>)
 800888c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800888e:	4a5c      	ldr	r2, [pc, #368]	@ (8008a00 <HAL_GPIO_Init+0x300>)
 8008890:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008894:	6453      	str	r3, [r2, #68]	@ 0x44
 8008896:	4b5a      	ldr	r3, [pc, #360]	@ (8008a00 <HAL_GPIO_Init+0x300>)
 8008898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800889a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800889e:	60fb      	str	r3, [r7, #12]
 80088a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80088a2:	4a58      	ldr	r2, [pc, #352]	@ (8008a04 <HAL_GPIO_Init+0x304>)
 80088a4:	69fb      	ldr	r3, [r7, #28]
 80088a6:	089b      	lsrs	r3, r3, #2
 80088a8:	3302      	adds	r3, #2
 80088aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80088b0:	69fb      	ldr	r3, [r7, #28]
 80088b2:	f003 0303 	and.w	r3, r3, #3
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	220f      	movs	r2, #15
 80088ba:	fa02 f303 	lsl.w	r3, r2, r3
 80088be:	43db      	mvns	r3, r3
 80088c0:	69ba      	ldr	r2, [r7, #24]
 80088c2:	4013      	ands	r3, r2
 80088c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	4a4f      	ldr	r2, [pc, #316]	@ (8008a08 <HAL_GPIO_Init+0x308>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d025      	beq.n	800891a <HAL_GPIO_Init+0x21a>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	4a4e      	ldr	r2, [pc, #312]	@ (8008a0c <HAL_GPIO_Init+0x30c>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d01f      	beq.n	8008916 <HAL_GPIO_Init+0x216>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	4a4d      	ldr	r2, [pc, #308]	@ (8008a10 <HAL_GPIO_Init+0x310>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d019      	beq.n	8008912 <HAL_GPIO_Init+0x212>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	4a4c      	ldr	r2, [pc, #304]	@ (8008a14 <HAL_GPIO_Init+0x314>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d013      	beq.n	800890e <HAL_GPIO_Init+0x20e>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	4a4b      	ldr	r2, [pc, #300]	@ (8008a18 <HAL_GPIO_Init+0x318>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d00d      	beq.n	800890a <HAL_GPIO_Init+0x20a>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	4a4a      	ldr	r2, [pc, #296]	@ (8008a1c <HAL_GPIO_Init+0x31c>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d007      	beq.n	8008906 <HAL_GPIO_Init+0x206>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	4a49      	ldr	r2, [pc, #292]	@ (8008a20 <HAL_GPIO_Init+0x320>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d101      	bne.n	8008902 <HAL_GPIO_Init+0x202>
 80088fe:	2306      	movs	r3, #6
 8008900:	e00c      	b.n	800891c <HAL_GPIO_Init+0x21c>
 8008902:	2307      	movs	r3, #7
 8008904:	e00a      	b.n	800891c <HAL_GPIO_Init+0x21c>
 8008906:	2305      	movs	r3, #5
 8008908:	e008      	b.n	800891c <HAL_GPIO_Init+0x21c>
 800890a:	2304      	movs	r3, #4
 800890c:	e006      	b.n	800891c <HAL_GPIO_Init+0x21c>
 800890e:	2303      	movs	r3, #3
 8008910:	e004      	b.n	800891c <HAL_GPIO_Init+0x21c>
 8008912:	2302      	movs	r3, #2
 8008914:	e002      	b.n	800891c <HAL_GPIO_Init+0x21c>
 8008916:	2301      	movs	r3, #1
 8008918:	e000      	b.n	800891c <HAL_GPIO_Init+0x21c>
 800891a:	2300      	movs	r3, #0
 800891c:	69fa      	ldr	r2, [r7, #28]
 800891e:	f002 0203 	and.w	r2, r2, #3
 8008922:	0092      	lsls	r2, r2, #2
 8008924:	4093      	lsls	r3, r2
 8008926:	69ba      	ldr	r2, [r7, #24]
 8008928:	4313      	orrs	r3, r2
 800892a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800892c:	4935      	ldr	r1, [pc, #212]	@ (8008a04 <HAL_GPIO_Init+0x304>)
 800892e:	69fb      	ldr	r3, [r7, #28]
 8008930:	089b      	lsrs	r3, r3, #2
 8008932:	3302      	adds	r3, #2
 8008934:	69ba      	ldr	r2, [r7, #24]
 8008936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800893a:	4b3a      	ldr	r3, [pc, #232]	@ (8008a24 <HAL_GPIO_Init+0x324>)
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	43db      	mvns	r3, r3
 8008944:	69ba      	ldr	r2, [r7, #24]
 8008946:	4013      	ands	r3, r2
 8008948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008952:	2b00      	cmp	r3, #0
 8008954:	d003      	beq.n	800895e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8008956:	69ba      	ldr	r2, [r7, #24]
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	4313      	orrs	r3, r2
 800895c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800895e:	4a31      	ldr	r2, [pc, #196]	@ (8008a24 <HAL_GPIO_Init+0x324>)
 8008960:	69bb      	ldr	r3, [r7, #24]
 8008962:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008964:	4b2f      	ldr	r3, [pc, #188]	@ (8008a24 <HAL_GPIO_Init+0x324>)
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	43db      	mvns	r3, r3
 800896e:	69ba      	ldr	r2, [r7, #24]
 8008970:	4013      	ands	r3, r2
 8008972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800897c:	2b00      	cmp	r3, #0
 800897e:	d003      	beq.n	8008988 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8008980:	69ba      	ldr	r2, [r7, #24]
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	4313      	orrs	r3, r2
 8008986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008988:	4a26      	ldr	r2, [pc, #152]	@ (8008a24 <HAL_GPIO_Init+0x324>)
 800898a:	69bb      	ldr	r3, [r7, #24]
 800898c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800898e:	4b25      	ldr	r3, [pc, #148]	@ (8008a24 <HAL_GPIO_Init+0x324>)
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	43db      	mvns	r3, r3
 8008998:	69ba      	ldr	r2, [r7, #24]
 800899a:	4013      	ands	r3, r2
 800899c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d003      	beq.n	80089b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80089aa:	69ba      	ldr	r2, [r7, #24]
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	4313      	orrs	r3, r2
 80089b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80089b2:	4a1c      	ldr	r2, [pc, #112]	@ (8008a24 <HAL_GPIO_Init+0x324>)
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80089b8:	4b1a      	ldr	r3, [pc, #104]	@ (8008a24 <HAL_GPIO_Init+0x324>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	43db      	mvns	r3, r3
 80089c2:	69ba      	ldr	r2, [r7, #24]
 80089c4:	4013      	ands	r3, r2
 80089c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d003      	beq.n	80089dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80089d4:	69ba      	ldr	r2, [r7, #24]
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	4313      	orrs	r3, r2
 80089da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80089dc:	4a11      	ldr	r2, [pc, #68]	@ (8008a24 <HAL_GPIO_Init+0x324>)
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80089e2:	69fb      	ldr	r3, [r7, #28]
 80089e4:	3301      	adds	r3, #1
 80089e6:	61fb      	str	r3, [r7, #28]
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	2b0f      	cmp	r3, #15
 80089ec:	f67f ae96 	bls.w	800871c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80089f0:	bf00      	nop
 80089f2:	bf00      	nop
 80089f4:	3724      	adds	r7, #36	@ 0x24
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	40023800 	.word	0x40023800
 8008a04:	40013800 	.word	0x40013800
 8008a08:	40020000 	.word	0x40020000
 8008a0c:	40020400 	.word	0x40020400
 8008a10:	40020800 	.word	0x40020800
 8008a14:	40020c00 	.word	0x40020c00
 8008a18:	40021000 	.word	0x40021000
 8008a1c:	40021400 	.word	0x40021400
 8008a20:	40021800 	.word	0x40021800
 8008a24:	40013c00 	.word	0x40013c00

08008a28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	460b      	mov	r3, r1
 8008a32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	691a      	ldr	r2, [r3, #16]
 8008a38:	887b      	ldrh	r3, [r7, #2]
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d002      	beq.n	8008a46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008a40:	2301      	movs	r3, #1
 8008a42:	73fb      	strb	r3, [r7, #15]
 8008a44:	e001      	b.n	8008a4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008a46:	2300      	movs	r3, #0
 8008a48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3714      	adds	r7, #20
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	460b      	mov	r3, r1
 8008a62:	807b      	strh	r3, [r7, #2]
 8008a64:	4613      	mov	r3, r2
 8008a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008a68:	787b      	ldrb	r3, [r7, #1]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d003      	beq.n	8008a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008a6e:	887a      	ldrh	r2, [r7, #2]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008a74:	e003      	b.n	8008a7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008a76:	887b      	ldrh	r3, [r7, #2]
 8008a78:	041a      	lsls	r2, r3, #16
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	619a      	str	r2, [r3, #24]
}
 8008a7e:	bf00      	nop
 8008a80:	370c      	adds	r7, #12
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr

08008a8a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008a8a:	b480      	push	{r7}
 8008a8c:	b085      	sub	sp, #20
 8008a8e:	af00      	add	r7, sp, #0
 8008a90:	6078      	str	r0, [r7, #4]
 8008a92:	460b      	mov	r3, r1
 8008a94:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	695b      	ldr	r3, [r3, #20]
 8008a9a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008a9c:	887a      	ldrh	r2, [r7, #2]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	041a      	lsls	r2, r3, #16
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	43d9      	mvns	r1, r3
 8008aa8:	887b      	ldrh	r3, [r7, #2]
 8008aaa:	400b      	ands	r3, r1
 8008aac:	431a      	orrs	r2, r3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	619a      	str	r2, [r3, #24]
}
 8008ab2:	bf00      	nop
 8008ab4:	3714      	adds	r7, #20
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
	...

08008ac0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008aca:	4b08      	ldr	r3, [pc, #32]	@ (8008aec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008acc:	695a      	ldr	r2, [r3, #20]
 8008ace:	88fb      	ldrh	r3, [r7, #6]
 8008ad0:	4013      	ands	r3, r2
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d006      	beq.n	8008ae4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008ad6:	4a05      	ldr	r2, [pc, #20]	@ (8008aec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008ad8:	88fb      	ldrh	r3, [r7, #6]
 8008ada:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008adc:	88fb      	ldrh	r3, [r7, #6]
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f7fc fb6e 	bl	80051c0 <HAL_GPIO_EXTI_Callback>
  }
}
 8008ae4:	bf00      	nop
 8008ae6:	3708      	adds	r7, #8
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}
 8008aec:	40013c00 	.word	0x40013c00

08008af0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b084      	sub	sp, #16
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d101      	bne.n	8008b02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	e12b      	b.n	8008d5a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d106      	bne.n	8008b1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f7fc f9aa 	bl	8004e70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2224      	movs	r2, #36	@ 0x24
 8008b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f022 0201 	bic.w	r2, r2, #1
 8008b32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008b52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008b54:	f001 f934 	bl	8009dc0 <HAL_RCC_GetPCLK1Freq>
 8008b58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	4a81      	ldr	r2, [pc, #516]	@ (8008d64 <HAL_I2C_Init+0x274>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d807      	bhi.n	8008b74 <HAL_I2C_Init+0x84>
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	4a80      	ldr	r2, [pc, #512]	@ (8008d68 <HAL_I2C_Init+0x278>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	bf94      	ite	ls
 8008b6c:	2301      	movls	r3, #1
 8008b6e:	2300      	movhi	r3, #0
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	e006      	b.n	8008b82 <HAL_I2C_Init+0x92>
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	4a7d      	ldr	r2, [pc, #500]	@ (8008d6c <HAL_I2C_Init+0x27c>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	bf94      	ite	ls
 8008b7c:	2301      	movls	r3, #1
 8008b7e:	2300      	movhi	r3, #0
 8008b80:	b2db      	uxtb	r3, r3
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d001      	beq.n	8008b8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	e0e7      	b.n	8008d5a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	4a78      	ldr	r2, [pc, #480]	@ (8008d70 <HAL_I2C_Init+0x280>)
 8008b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8008b92:	0c9b      	lsrs	r3, r3, #18
 8008b94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	68ba      	ldr	r2, [r7, #8]
 8008ba6:	430a      	orrs	r2, r1
 8008ba8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	6a1b      	ldr	r3, [r3, #32]
 8008bb0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	4a6a      	ldr	r2, [pc, #424]	@ (8008d64 <HAL_I2C_Init+0x274>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d802      	bhi.n	8008bc4 <HAL_I2C_Init+0xd4>
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	e009      	b.n	8008bd8 <HAL_I2C_Init+0xe8>
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8008bca:	fb02 f303 	mul.w	r3, r2, r3
 8008bce:	4a69      	ldr	r2, [pc, #420]	@ (8008d74 <HAL_I2C_Init+0x284>)
 8008bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8008bd4:	099b      	lsrs	r3, r3, #6
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	6812      	ldr	r2, [r2, #0]
 8008bdc:	430b      	orrs	r3, r1
 8008bde:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	69db      	ldr	r3, [r3, #28]
 8008be6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8008bea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	495c      	ldr	r1, [pc, #368]	@ (8008d64 <HAL_I2C_Init+0x274>)
 8008bf4:	428b      	cmp	r3, r1
 8008bf6:	d819      	bhi.n	8008c2c <HAL_I2C_Init+0x13c>
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	1e59      	subs	r1, r3, #1
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	005b      	lsls	r3, r3, #1
 8008c02:	fbb1 f3f3 	udiv	r3, r1, r3
 8008c06:	1c59      	adds	r1, r3, #1
 8008c08:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008c0c:	400b      	ands	r3, r1
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d00a      	beq.n	8008c28 <HAL_I2C_Init+0x138>
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	1e59      	subs	r1, r3, #1
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	005b      	lsls	r3, r3, #1
 8008c1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008c20:	3301      	adds	r3, #1
 8008c22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008c26:	e051      	b.n	8008ccc <HAL_I2C_Init+0x1dc>
 8008c28:	2304      	movs	r3, #4
 8008c2a:	e04f      	b.n	8008ccc <HAL_I2C_Init+0x1dc>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	689b      	ldr	r3, [r3, #8]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d111      	bne.n	8008c58 <HAL_I2C_Init+0x168>
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	1e58      	subs	r0, r3, #1
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6859      	ldr	r1, [r3, #4]
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	005b      	lsls	r3, r3, #1
 8008c40:	440b      	add	r3, r1
 8008c42:	fbb0 f3f3 	udiv	r3, r0, r3
 8008c46:	3301      	adds	r3, #1
 8008c48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	bf0c      	ite	eq
 8008c50:	2301      	moveq	r3, #1
 8008c52:	2300      	movne	r3, #0
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	e012      	b.n	8008c7e <HAL_I2C_Init+0x18e>
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	1e58      	subs	r0, r3, #1
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6859      	ldr	r1, [r3, #4]
 8008c60:	460b      	mov	r3, r1
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	440b      	add	r3, r1
 8008c66:	0099      	lsls	r1, r3, #2
 8008c68:	440b      	add	r3, r1
 8008c6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8008c6e:	3301      	adds	r3, #1
 8008c70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	bf0c      	ite	eq
 8008c78:	2301      	moveq	r3, #1
 8008c7a:	2300      	movne	r3, #0
 8008c7c:	b2db      	uxtb	r3, r3
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d001      	beq.n	8008c86 <HAL_I2C_Init+0x196>
 8008c82:	2301      	movs	r3, #1
 8008c84:	e022      	b.n	8008ccc <HAL_I2C_Init+0x1dc>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d10e      	bne.n	8008cac <HAL_I2C_Init+0x1bc>
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	1e58      	subs	r0, r3, #1
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6859      	ldr	r1, [r3, #4]
 8008c96:	460b      	mov	r3, r1
 8008c98:	005b      	lsls	r3, r3, #1
 8008c9a:	440b      	add	r3, r1
 8008c9c:	fbb0 f3f3 	udiv	r3, r0, r3
 8008ca0:	3301      	adds	r3, #1
 8008ca2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008ca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008caa:	e00f      	b.n	8008ccc <HAL_I2C_Init+0x1dc>
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	1e58      	subs	r0, r3, #1
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6859      	ldr	r1, [r3, #4]
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	009b      	lsls	r3, r3, #2
 8008cb8:	440b      	add	r3, r1
 8008cba:	0099      	lsls	r1, r3, #2
 8008cbc:	440b      	add	r3, r1
 8008cbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008cc8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008ccc:	6879      	ldr	r1, [r7, #4]
 8008cce:	6809      	ldr	r1, [r1, #0]
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	69da      	ldr	r2, [r3, #28]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6a1b      	ldr	r3, [r3, #32]
 8008ce6:	431a      	orrs	r2, r3
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	430a      	orrs	r2, r1
 8008cee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	689b      	ldr	r3, [r3, #8]
 8008cf6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8008cfa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	6911      	ldr	r1, [r2, #16]
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	68d2      	ldr	r2, [r2, #12]
 8008d06:	4311      	orrs	r1, r2
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	6812      	ldr	r2, [r2, #0]
 8008d0c:	430b      	orrs	r3, r1
 8008d0e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	695a      	ldr	r2, [r3, #20]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	699b      	ldr	r3, [r3, #24]
 8008d22:	431a      	orrs	r2, r3
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	430a      	orrs	r2, r1
 8008d2a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f042 0201 	orr.w	r2, r2, #1
 8008d3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2220      	movs	r2, #32
 8008d46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2200      	movs	r2, #0
 8008d54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8008d58:	2300      	movs	r3, #0
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	3710      	adds	r7, #16
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	000186a0 	.word	0x000186a0
 8008d68:	001e847f 	.word	0x001e847f
 8008d6c:	003d08ff 	.word	0x003d08ff
 8008d70:	431bde83 	.word	0x431bde83
 8008d74:	10624dd3 	.word	0x10624dd3

08008d78 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b088      	sub	sp, #32
 8008d7c:	af02      	add	r7, sp, #8
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	4608      	mov	r0, r1
 8008d82:	4611      	mov	r1, r2
 8008d84:	461a      	mov	r2, r3
 8008d86:	4603      	mov	r3, r0
 8008d88:	817b      	strh	r3, [r7, #10]
 8008d8a:	460b      	mov	r3, r1
 8008d8c:	813b      	strh	r3, [r7, #8]
 8008d8e:	4613      	mov	r3, r2
 8008d90:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008d92:	f7fe fd4b 	bl	800782c <HAL_GetTick>
 8008d96:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	2b20      	cmp	r3, #32
 8008da2:	f040 80d9 	bne.w	8008f58 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	9300      	str	r3, [sp, #0]
 8008daa:	2319      	movs	r3, #25
 8008dac:	2201      	movs	r2, #1
 8008dae:	496d      	ldr	r1, [pc, #436]	@ (8008f64 <HAL_I2C_Mem_Write+0x1ec>)
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f000 fc8b 	bl	80096cc <I2C_WaitOnFlagUntilTimeout>
 8008db6:	4603      	mov	r3, r0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d001      	beq.n	8008dc0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	e0cc      	b.n	8008f5a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008dc6:	2b01      	cmp	r3, #1
 8008dc8:	d101      	bne.n	8008dce <HAL_I2C_Mem_Write+0x56>
 8008dca:	2302      	movs	r3, #2
 8008dcc:	e0c5      	b.n	8008f5a <HAL_I2C_Mem_Write+0x1e2>
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f003 0301 	and.w	r3, r3, #1
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d007      	beq.n	8008df4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f042 0201 	orr.w	r2, r2, #1
 8008df2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008e02:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2221      	movs	r2, #33	@ 0x21
 8008e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2240      	movs	r2, #64	@ 0x40
 8008e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2200      	movs	r2, #0
 8008e18:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6a3a      	ldr	r2, [r7, #32]
 8008e1e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008e24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e2a:	b29a      	uxth	r2, r3
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	4a4d      	ldr	r2, [pc, #308]	@ (8008f68 <HAL_I2C_Mem_Write+0x1f0>)
 8008e34:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e36:	88f8      	ldrh	r0, [r7, #6]
 8008e38:	893a      	ldrh	r2, [r7, #8]
 8008e3a:	8979      	ldrh	r1, [r7, #10]
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	9301      	str	r3, [sp, #4]
 8008e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e42:	9300      	str	r3, [sp, #0]
 8008e44:	4603      	mov	r3, r0
 8008e46:	68f8      	ldr	r0, [r7, #12]
 8008e48:	f000 fac2 	bl	80093d0 <I2C_RequestMemoryWrite>
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d052      	beq.n	8008ef8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	e081      	b.n	8008f5a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e56:	697a      	ldr	r2, [r7, #20]
 8008e58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e5a:	68f8      	ldr	r0, [r7, #12]
 8008e5c:	f000 fd50 	bl	8009900 <I2C_WaitOnTXEFlagUntilTimeout>
 8008e60:	4603      	mov	r3, r0
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d00d      	beq.n	8008e82 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e6a:	2b04      	cmp	r3, #4
 8008e6c:	d107      	bne.n	8008e7e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e7c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	e06b      	b.n	8008f5a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e86:	781a      	ldrb	r2, [r3, #0]
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e92:	1c5a      	adds	r2, r3, #1
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e9c:	3b01      	subs	r3, #1
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	695b      	ldr	r3, [r3, #20]
 8008eb8:	f003 0304 	and.w	r3, r3, #4
 8008ebc:	2b04      	cmp	r3, #4
 8008ebe:	d11b      	bne.n	8008ef8 <HAL_I2C_Mem_Write+0x180>
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d017      	beq.n	8008ef8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ecc:	781a      	ldrb	r2, [r3, #0]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ed8:	1c5a      	adds	r2, r3, #1
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	b29a      	uxth	r2, r3
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	3b01      	subs	r3, #1
 8008ef2:	b29a      	uxth	r2, r3
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d1aa      	bne.n	8008e56 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f00:	697a      	ldr	r2, [r7, #20]
 8008f02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f04:	68f8      	ldr	r0, [r7, #12]
 8008f06:	f000 fd43 	bl	8009990 <I2C_WaitOnBTFFlagUntilTimeout>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00d      	beq.n	8008f2c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f14:	2b04      	cmp	r3, #4
 8008f16:	d107      	bne.n	8008f28 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f26:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	e016      	b.n	8008f5a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	681a      	ldr	r2, [r3, #0]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2220      	movs	r2, #32
 8008f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2200      	movs	r2, #0
 8008f48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008f54:	2300      	movs	r3, #0
 8008f56:	e000      	b.n	8008f5a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008f58:	2302      	movs	r3, #2
  }
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3718      	adds	r7, #24
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}
 8008f62:	bf00      	nop
 8008f64:	00100002 	.word	0x00100002
 8008f68:	ffff0000 	.word	0xffff0000

08008f6c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b08c      	sub	sp, #48	@ 0x30
 8008f70:	af02      	add	r7, sp, #8
 8008f72:	60f8      	str	r0, [r7, #12]
 8008f74:	4608      	mov	r0, r1
 8008f76:	4611      	mov	r1, r2
 8008f78:	461a      	mov	r2, r3
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	817b      	strh	r3, [r7, #10]
 8008f7e:	460b      	mov	r3, r1
 8008f80:	813b      	strh	r3, [r7, #8]
 8008f82:	4613      	mov	r3, r2
 8008f84:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008f86:	f7fe fc51 	bl	800782c <HAL_GetTick>
 8008f8a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	2b20      	cmp	r3, #32
 8008f96:	f040 8214 	bne.w	80093c2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9c:	9300      	str	r3, [sp, #0]
 8008f9e:	2319      	movs	r3, #25
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	497b      	ldr	r1, [pc, #492]	@ (8009190 <HAL_I2C_Mem_Read+0x224>)
 8008fa4:	68f8      	ldr	r0, [r7, #12]
 8008fa6:	f000 fb91 	bl	80096cc <I2C_WaitOnFlagUntilTimeout>
 8008faa:	4603      	mov	r3, r0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d001      	beq.n	8008fb4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008fb0:	2302      	movs	r3, #2
 8008fb2:	e207      	b.n	80093c4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d101      	bne.n	8008fc2 <HAL_I2C_Mem_Read+0x56>
 8008fbe:	2302      	movs	r3, #2
 8008fc0:	e200      	b.n	80093c4 <HAL_I2C_Mem_Read+0x458>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f003 0301 	and.w	r3, r3, #1
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d007      	beq.n	8008fe8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	681a      	ldr	r2, [r3, #0]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f042 0201 	orr.w	r2, r2, #1
 8008fe6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008ff6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	2222      	movs	r2, #34	@ 0x22
 8008ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2240      	movs	r2, #64	@ 0x40
 8009004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2200      	movs	r2, #0
 800900c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009012:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8009018:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800901e:	b29a      	uxth	r2, r3
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	4a5b      	ldr	r2, [pc, #364]	@ (8009194 <HAL_I2C_Mem_Read+0x228>)
 8009028:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800902a:	88f8      	ldrh	r0, [r7, #6]
 800902c:	893a      	ldrh	r2, [r7, #8]
 800902e:	8979      	ldrh	r1, [r7, #10]
 8009030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009032:	9301      	str	r3, [sp, #4]
 8009034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009036:	9300      	str	r3, [sp, #0]
 8009038:	4603      	mov	r3, r0
 800903a:	68f8      	ldr	r0, [r7, #12]
 800903c:	f000 fa5e 	bl	80094fc <I2C_RequestMemoryRead>
 8009040:	4603      	mov	r3, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d001      	beq.n	800904a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	e1bc      	b.n	80093c4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800904e:	2b00      	cmp	r3, #0
 8009050:	d113      	bne.n	800907a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009052:	2300      	movs	r3, #0
 8009054:	623b      	str	r3, [r7, #32]
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	695b      	ldr	r3, [r3, #20]
 800905c:	623b      	str	r3, [r7, #32]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	699b      	ldr	r3, [r3, #24]
 8009064:	623b      	str	r3, [r7, #32]
 8009066:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009076:	601a      	str	r2, [r3, #0]
 8009078:	e190      	b.n	800939c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800907e:	2b01      	cmp	r3, #1
 8009080:	d11b      	bne.n	80090ba <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	681a      	ldr	r2, [r3, #0]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009090:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009092:	2300      	movs	r3, #0
 8009094:	61fb      	str	r3, [r7, #28]
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	695b      	ldr	r3, [r3, #20]
 800909c:	61fb      	str	r3, [r7, #28]
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	699b      	ldr	r3, [r3, #24]
 80090a4:	61fb      	str	r3, [r7, #28]
 80090a6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80090b6:	601a      	str	r2, [r3, #0]
 80090b8:	e170      	b.n	800939c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090be:	2b02      	cmp	r3, #2
 80090c0:	d11b      	bne.n	80090fa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090d0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	681a      	ldr	r2, [r3, #0]
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80090e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80090e2:	2300      	movs	r3, #0
 80090e4:	61bb      	str	r3, [r7, #24]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	695b      	ldr	r3, [r3, #20]
 80090ec:	61bb      	str	r3, [r7, #24]
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	699b      	ldr	r3, [r3, #24]
 80090f4:	61bb      	str	r3, [r7, #24]
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	e150      	b.n	800939c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80090fa:	2300      	movs	r3, #0
 80090fc:	617b      	str	r3, [r7, #20]
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	695b      	ldr	r3, [r3, #20]
 8009104:	617b      	str	r3, [r7, #20]
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	699b      	ldr	r3, [r3, #24]
 800910c:	617b      	str	r3, [r7, #20]
 800910e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009110:	e144      	b.n	800939c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009116:	2b03      	cmp	r3, #3
 8009118:	f200 80f1 	bhi.w	80092fe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009120:	2b01      	cmp	r3, #1
 8009122:	d123      	bne.n	800916c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009124:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009126:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009128:	68f8      	ldr	r0, [r7, #12]
 800912a:	f000 fc79 	bl	8009a20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800912e:	4603      	mov	r3, r0
 8009130:	2b00      	cmp	r3, #0
 8009132:	d001      	beq.n	8009138 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009134:	2301      	movs	r3, #1
 8009136:	e145      	b.n	80093c4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	691a      	ldr	r2, [r3, #16]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009142:	b2d2      	uxtb	r2, r2
 8009144:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800914a:	1c5a      	adds	r2, r3, #1
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009154:	3b01      	subs	r3, #1
 8009156:	b29a      	uxth	r2, r3
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009160:	b29b      	uxth	r3, r3
 8009162:	3b01      	subs	r3, #1
 8009164:	b29a      	uxth	r2, r3
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800916a:	e117      	b.n	800939c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009170:	2b02      	cmp	r3, #2
 8009172:	d14e      	bne.n	8009212 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800917a:	2200      	movs	r2, #0
 800917c:	4906      	ldr	r1, [pc, #24]	@ (8009198 <HAL_I2C_Mem_Read+0x22c>)
 800917e:	68f8      	ldr	r0, [r7, #12]
 8009180:	f000 faa4 	bl	80096cc <I2C_WaitOnFlagUntilTimeout>
 8009184:	4603      	mov	r3, r0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d008      	beq.n	800919c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800918a:	2301      	movs	r3, #1
 800918c:	e11a      	b.n	80093c4 <HAL_I2C_Mem_Read+0x458>
 800918e:	bf00      	nop
 8009190:	00100002 	.word	0x00100002
 8009194:	ffff0000 	.word	0xffff0000
 8009198:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80091aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	691a      	ldr	r2, [r3, #16]
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091b6:	b2d2      	uxtb	r2, r2
 80091b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091be:	1c5a      	adds	r2, r3, #1
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091c8:	3b01      	subs	r3, #1
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	3b01      	subs	r3, #1
 80091d8:	b29a      	uxth	r2, r3
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	691a      	ldr	r2, [r3, #16]
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091e8:	b2d2      	uxtb	r2, r2
 80091ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091f0:	1c5a      	adds	r2, r3, #1
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091fa:	3b01      	subs	r3, #1
 80091fc:	b29a      	uxth	r2, r3
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009206:	b29b      	uxth	r3, r3
 8009208:	3b01      	subs	r3, #1
 800920a:	b29a      	uxth	r2, r3
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009210:	e0c4      	b.n	800939c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009214:	9300      	str	r3, [sp, #0]
 8009216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009218:	2200      	movs	r2, #0
 800921a:	496c      	ldr	r1, [pc, #432]	@ (80093cc <HAL_I2C_Mem_Read+0x460>)
 800921c:	68f8      	ldr	r0, [r7, #12]
 800921e:	f000 fa55 	bl	80096cc <I2C_WaitOnFlagUntilTimeout>
 8009222:	4603      	mov	r3, r0
 8009224:	2b00      	cmp	r3, #0
 8009226:	d001      	beq.n	800922c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009228:	2301      	movs	r3, #1
 800922a:	e0cb      	b.n	80093c4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800923a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	691a      	ldr	r2, [r3, #16]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009246:	b2d2      	uxtb	r2, r2
 8009248:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800924e:	1c5a      	adds	r2, r3, #1
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009258:	3b01      	subs	r3, #1
 800925a:	b29a      	uxth	r2, r3
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009264:	b29b      	uxth	r3, r3
 8009266:	3b01      	subs	r3, #1
 8009268:	b29a      	uxth	r2, r3
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800926e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009270:	9300      	str	r3, [sp, #0]
 8009272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009274:	2200      	movs	r2, #0
 8009276:	4955      	ldr	r1, [pc, #340]	@ (80093cc <HAL_I2C_Mem_Read+0x460>)
 8009278:	68f8      	ldr	r0, [r7, #12]
 800927a:	f000 fa27 	bl	80096cc <I2C_WaitOnFlagUntilTimeout>
 800927e:	4603      	mov	r3, r0
 8009280:	2b00      	cmp	r3, #0
 8009282:	d001      	beq.n	8009288 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009284:	2301      	movs	r3, #1
 8009286:	e09d      	b.n	80093c4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	681a      	ldr	r2, [r3, #0]
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009296:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	691a      	ldr	r2, [r3, #16]
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a2:	b2d2      	uxtb	r2, r2
 80092a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092aa:	1c5a      	adds	r2, r3, #1
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092b4:	3b01      	subs	r3, #1
 80092b6:	b29a      	uxth	r2, r3
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092c0:	b29b      	uxth	r3, r3
 80092c2:	3b01      	subs	r3, #1
 80092c4:	b29a      	uxth	r2, r3
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	691a      	ldr	r2, [r3, #16]
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092d4:	b2d2      	uxtb	r2, r2
 80092d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092dc:	1c5a      	adds	r2, r3, #1
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092e6:	3b01      	subs	r3, #1
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	3b01      	subs	r3, #1
 80092f6:	b29a      	uxth	r2, r3
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80092fc:	e04e      	b.n	800939c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009300:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009302:	68f8      	ldr	r0, [r7, #12]
 8009304:	f000 fb8c 	bl	8009a20 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009308:	4603      	mov	r3, r0
 800930a:	2b00      	cmp	r3, #0
 800930c:	d001      	beq.n	8009312 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e058      	b.n	80093c4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	691a      	ldr	r2, [r3, #16]
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800931c:	b2d2      	uxtb	r2, r2
 800931e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009324:	1c5a      	adds	r2, r3, #1
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800932e:	3b01      	subs	r3, #1
 8009330:	b29a      	uxth	r2, r3
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800933a:	b29b      	uxth	r3, r3
 800933c:	3b01      	subs	r3, #1
 800933e:	b29a      	uxth	r2, r3
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	695b      	ldr	r3, [r3, #20]
 800934a:	f003 0304 	and.w	r3, r3, #4
 800934e:	2b04      	cmp	r3, #4
 8009350:	d124      	bne.n	800939c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009356:	2b03      	cmp	r3, #3
 8009358:	d107      	bne.n	800936a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009368:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	691a      	ldr	r2, [r3, #16]
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009374:	b2d2      	uxtb	r2, r2
 8009376:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800937c:	1c5a      	adds	r2, r3, #1
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009386:	3b01      	subs	r3, #1
 8009388:	b29a      	uxth	r2, r3
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009392:	b29b      	uxth	r3, r3
 8009394:	3b01      	subs	r3, #1
 8009396:	b29a      	uxth	r2, r3
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	f47f aeb6 	bne.w	8009112 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2220      	movs	r2, #32
 80093aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2200      	movs	r2, #0
 80093b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2200      	movs	r2, #0
 80093ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80093be:	2300      	movs	r3, #0
 80093c0:	e000      	b.n	80093c4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80093c2:	2302      	movs	r3, #2
  }
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3728      	adds	r7, #40	@ 0x28
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}
 80093cc:	00010004 	.word	0x00010004

080093d0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b088      	sub	sp, #32
 80093d4:	af02      	add	r7, sp, #8
 80093d6:	60f8      	str	r0, [r7, #12]
 80093d8:	4608      	mov	r0, r1
 80093da:	4611      	mov	r1, r2
 80093dc:	461a      	mov	r2, r3
 80093de:	4603      	mov	r3, r0
 80093e0:	817b      	strh	r3, [r7, #10]
 80093e2:	460b      	mov	r3, r1
 80093e4:	813b      	strh	r3, [r7, #8]
 80093e6:	4613      	mov	r3, r2
 80093e8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	681a      	ldr	r2, [r3, #0]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80093f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80093fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093fc:	9300      	str	r3, [sp, #0]
 80093fe:	6a3b      	ldr	r3, [r7, #32]
 8009400:	2200      	movs	r2, #0
 8009402:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009406:	68f8      	ldr	r0, [r7, #12]
 8009408:	f000 f960 	bl	80096cc <I2C_WaitOnFlagUntilTimeout>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d00d      	beq.n	800942e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800941c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009420:	d103      	bne.n	800942a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009428:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800942a:	2303      	movs	r3, #3
 800942c:	e05f      	b.n	80094ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800942e:	897b      	ldrh	r3, [r7, #10]
 8009430:	b2db      	uxtb	r3, r3
 8009432:	461a      	mov	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800943c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800943e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009440:	6a3a      	ldr	r2, [r7, #32]
 8009442:	492d      	ldr	r1, [pc, #180]	@ (80094f8 <I2C_RequestMemoryWrite+0x128>)
 8009444:	68f8      	ldr	r0, [r7, #12]
 8009446:	f000 f9bb 	bl	80097c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800944a:	4603      	mov	r3, r0
 800944c:	2b00      	cmp	r3, #0
 800944e:	d001      	beq.n	8009454 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009450:	2301      	movs	r3, #1
 8009452:	e04c      	b.n	80094ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009454:	2300      	movs	r3, #0
 8009456:	617b      	str	r3, [r7, #20]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	695b      	ldr	r3, [r3, #20]
 800945e:	617b      	str	r3, [r7, #20]
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	699b      	ldr	r3, [r3, #24]
 8009466:	617b      	str	r3, [r7, #20]
 8009468:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800946a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800946c:	6a39      	ldr	r1, [r7, #32]
 800946e:	68f8      	ldr	r0, [r7, #12]
 8009470:	f000 fa46 	bl	8009900 <I2C_WaitOnTXEFlagUntilTimeout>
 8009474:	4603      	mov	r3, r0
 8009476:	2b00      	cmp	r3, #0
 8009478:	d00d      	beq.n	8009496 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800947e:	2b04      	cmp	r3, #4
 8009480:	d107      	bne.n	8009492 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009490:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009492:	2301      	movs	r3, #1
 8009494:	e02b      	b.n	80094ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009496:	88fb      	ldrh	r3, [r7, #6]
 8009498:	2b01      	cmp	r3, #1
 800949a:	d105      	bne.n	80094a8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800949c:	893b      	ldrh	r3, [r7, #8]
 800949e:	b2da      	uxtb	r2, r3
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	611a      	str	r2, [r3, #16]
 80094a6:	e021      	b.n	80094ec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80094a8:	893b      	ldrh	r3, [r7, #8]
 80094aa:	0a1b      	lsrs	r3, r3, #8
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	b2da      	uxtb	r2, r3
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80094b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094b8:	6a39      	ldr	r1, [r7, #32]
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f000 fa20 	bl	8009900 <I2C_WaitOnTXEFlagUntilTimeout>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d00d      	beq.n	80094e2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094ca:	2b04      	cmp	r3, #4
 80094cc:	d107      	bne.n	80094de <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80094dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80094de:	2301      	movs	r3, #1
 80094e0:	e005      	b.n	80094ee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80094e2:	893b      	ldrh	r3, [r7, #8]
 80094e4:	b2da      	uxtb	r2, r3
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80094ec:	2300      	movs	r3, #0
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3718      	adds	r7, #24
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop
 80094f8:	00010002 	.word	0x00010002

080094fc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b088      	sub	sp, #32
 8009500:	af02      	add	r7, sp, #8
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	4608      	mov	r0, r1
 8009506:	4611      	mov	r1, r2
 8009508:	461a      	mov	r2, r3
 800950a:	4603      	mov	r3, r0
 800950c:	817b      	strh	r3, [r7, #10]
 800950e:	460b      	mov	r3, r1
 8009510:	813b      	strh	r3, [r7, #8]
 8009512:	4613      	mov	r3, r2
 8009514:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	681a      	ldr	r2, [r3, #0]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009524:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009534:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009538:	9300      	str	r3, [sp, #0]
 800953a:	6a3b      	ldr	r3, [r7, #32]
 800953c:	2200      	movs	r2, #0
 800953e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009542:	68f8      	ldr	r0, [r7, #12]
 8009544:	f000 f8c2 	bl	80096cc <I2C_WaitOnFlagUntilTimeout>
 8009548:	4603      	mov	r3, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	d00d      	beq.n	800956a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009558:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800955c:	d103      	bne.n	8009566 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009564:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009566:	2303      	movs	r3, #3
 8009568:	e0aa      	b.n	80096c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800956a:	897b      	ldrh	r3, [r7, #10]
 800956c:	b2db      	uxtb	r3, r3
 800956e:	461a      	mov	r2, r3
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009578:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800957a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800957c:	6a3a      	ldr	r2, [r7, #32]
 800957e:	4952      	ldr	r1, [pc, #328]	@ (80096c8 <I2C_RequestMemoryRead+0x1cc>)
 8009580:	68f8      	ldr	r0, [r7, #12]
 8009582:	f000 f91d 	bl	80097c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009586:	4603      	mov	r3, r0
 8009588:	2b00      	cmp	r3, #0
 800958a:	d001      	beq.n	8009590 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800958c:	2301      	movs	r3, #1
 800958e:	e097      	b.n	80096c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009590:	2300      	movs	r3, #0
 8009592:	617b      	str	r3, [r7, #20]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	695b      	ldr	r3, [r3, #20]
 800959a:	617b      	str	r3, [r7, #20]
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	699b      	ldr	r3, [r3, #24]
 80095a2:	617b      	str	r3, [r7, #20]
 80095a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80095a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095a8:	6a39      	ldr	r1, [r7, #32]
 80095aa:	68f8      	ldr	r0, [r7, #12]
 80095ac:	f000 f9a8 	bl	8009900 <I2C_WaitOnTXEFlagUntilTimeout>
 80095b0:	4603      	mov	r3, r0
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d00d      	beq.n	80095d2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095ba:	2b04      	cmp	r3, #4
 80095bc:	d107      	bne.n	80095ce <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	681a      	ldr	r2, [r3, #0]
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80095cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80095ce:	2301      	movs	r3, #1
 80095d0:	e076      	b.n	80096c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80095d2:	88fb      	ldrh	r3, [r7, #6]
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d105      	bne.n	80095e4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80095d8:	893b      	ldrh	r3, [r7, #8]
 80095da:	b2da      	uxtb	r2, r3
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	611a      	str	r2, [r3, #16]
 80095e2:	e021      	b.n	8009628 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80095e4:	893b      	ldrh	r3, [r7, #8]
 80095e6:	0a1b      	lsrs	r3, r3, #8
 80095e8:	b29b      	uxth	r3, r3
 80095ea:	b2da      	uxtb	r2, r3
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80095f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095f4:	6a39      	ldr	r1, [r7, #32]
 80095f6:	68f8      	ldr	r0, [r7, #12]
 80095f8:	f000 f982 	bl	8009900 <I2C_WaitOnTXEFlagUntilTimeout>
 80095fc:	4603      	mov	r3, r0
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d00d      	beq.n	800961e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009606:	2b04      	cmp	r3, #4
 8009608:	d107      	bne.n	800961a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009618:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	e050      	b.n	80096c0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800961e:	893b      	ldrh	r3, [r7, #8]
 8009620:	b2da      	uxtb	r2, r3
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009628:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800962a:	6a39      	ldr	r1, [r7, #32]
 800962c:	68f8      	ldr	r0, [r7, #12]
 800962e:	f000 f967 	bl	8009900 <I2C_WaitOnTXEFlagUntilTimeout>
 8009632:	4603      	mov	r3, r0
 8009634:	2b00      	cmp	r3, #0
 8009636:	d00d      	beq.n	8009654 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800963c:	2b04      	cmp	r3, #4
 800963e:	d107      	bne.n	8009650 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800964e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009650:	2301      	movs	r3, #1
 8009652:	e035      	b.n	80096c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	681a      	ldr	r2, [r3, #0]
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009662:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009666:	9300      	str	r3, [sp, #0]
 8009668:	6a3b      	ldr	r3, [r7, #32]
 800966a:	2200      	movs	r2, #0
 800966c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f000 f82b 	bl	80096cc <I2C_WaitOnFlagUntilTimeout>
 8009676:	4603      	mov	r3, r0
 8009678:	2b00      	cmp	r3, #0
 800967a:	d00d      	beq.n	8009698 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800968a:	d103      	bne.n	8009694 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009692:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009694:	2303      	movs	r3, #3
 8009696:	e013      	b.n	80096c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009698:	897b      	ldrh	r3, [r7, #10]
 800969a:	b2db      	uxtb	r3, r3
 800969c:	f043 0301 	orr.w	r3, r3, #1
 80096a0:	b2da      	uxtb	r2, r3
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80096a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096aa:	6a3a      	ldr	r2, [r7, #32]
 80096ac:	4906      	ldr	r1, [pc, #24]	@ (80096c8 <I2C_RequestMemoryRead+0x1cc>)
 80096ae:	68f8      	ldr	r0, [r7, #12]
 80096b0:	f000 f886 	bl	80097c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80096b4:	4603      	mov	r3, r0
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d001      	beq.n	80096be <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80096ba:	2301      	movs	r3, #1
 80096bc:	e000      	b.n	80096c0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80096be:	2300      	movs	r3, #0
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3718      	adds	r7, #24
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}
 80096c8:	00010002 	.word	0x00010002

080096cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b084      	sub	sp, #16
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	60f8      	str	r0, [r7, #12]
 80096d4:	60b9      	str	r1, [r7, #8]
 80096d6:	603b      	str	r3, [r7, #0]
 80096d8:	4613      	mov	r3, r2
 80096da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80096dc:	e048      	b.n	8009770 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096e4:	d044      	beq.n	8009770 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096e6:	f7fe f8a1 	bl	800782c <HAL_GetTick>
 80096ea:	4602      	mov	r2, r0
 80096ec:	69bb      	ldr	r3, [r7, #24]
 80096ee:	1ad3      	subs	r3, r2, r3
 80096f0:	683a      	ldr	r2, [r7, #0]
 80096f2:	429a      	cmp	r2, r3
 80096f4:	d302      	bcc.n	80096fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d139      	bne.n	8009770 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	0c1b      	lsrs	r3, r3, #16
 8009700:	b2db      	uxtb	r3, r3
 8009702:	2b01      	cmp	r3, #1
 8009704:	d10d      	bne.n	8009722 <I2C_WaitOnFlagUntilTimeout+0x56>
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	695b      	ldr	r3, [r3, #20]
 800970c:	43da      	mvns	r2, r3
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	4013      	ands	r3, r2
 8009712:	b29b      	uxth	r3, r3
 8009714:	2b00      	cmp	r3, #0
 8009716:	bf0c      	ite	eq
 8009718:	2301      	moveq	r3, #1
 800971a:	2300      	movne	r3, #0
 800971c:	b2db      	uxtb	r3, r3
 800971e:	461a      	mov	r2, r3
 8009720:	e00c      	b.n	800973c <I2C_WaitOnFlagUntilTimeout+0x70>
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	699b      	ldr	r3, [r3, #24]
 8009728:	43da      	mvns	r2, r3
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	4013      	ands	r3, r2
 800972e:	b29b      	uxth	r3, r3
 8009730:	2b00      	cmp	r3, #0
 8009732:	bf0c      	ite	eq
 8009734:	2301      	moveq	r3, #1
 8009736:	2300      	movne	r3, #0
 8009738:	b2db      	uxtb	r3, r3
 800973a:	461a      	mov	r2, r3
 800973c:	79fb      	ldrb	r3, [r7, #7]
 800973e:	429a      	cmp	r2, r3
 8009740:	d116      	bne.n	8009770 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2200      	movs	r2, #0
 8009746:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2220      	movs	r2, #32
 800974c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800975c:	f043 0220 	orr.w	r2, r3, #32
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	2200      	movs	r2, #0
 8009768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800976c:	2301      	movs	r3, #1
 800976e:	e023      	b.n	80097b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	0c1b      	lsrs	r3, r3, #16
 8009774:	b2db      	uxtb	r3, r3
 8009776:	2b01      	cmp	r3, #1
 8009778:	d10d      	bne.n	8009796 <I2C_WaitOnFlagUntilTimeout+0xca>
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	695b      	ldr	r3, [r3, #20]
 8009780:	43da      	mvns	r2, r3
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	4013      	ands	r3, r2
 8009786:	b29b      	uxth	r3, r3
 8009788:	2b00      	cmp	r3, #0
 800978a:	bf0c      	ite	eq
 800978c:	2301      	moveq	r3, #1
 800978e:	2300      	movne	r3, #0
 8009790:	b2db      	uxtb	r3, r3
 8009792:	461a      	mov	r2, r3
 8009794:	e00c      	b.n	80097b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	699b      	ldr	r3, [r3, #24]
 800979c:	43da      	mvns	r2, r3
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	4013      	ands	r3, r2
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	bf0c      	ite	eq
 80097a8:	2301      	moveq	r3, #1
 80097aa:	2300      	movne	r3, #0
 80097ac:	b2db      	uxtb	r3, r3
 80097ae:	461a      	mov	r2, r3
 80097b0:	79fb      	ldrb	r3, [r7, #7]
 80097b2:	429a      	cmp	r2, r3
 80097b4:	d093      	beq.n	80096de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80097b6:	2300      	movs	r3, #0
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3710      	adds	r7, #16
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b084      	sub	sp, #16
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
 80097cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80097ce:	e071      	b.n	80098b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	695b      	ldr	r3, [r3, #20]
 80097d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097de:	d123      	bne.n	8009828 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80097ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80097f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	2200      	movs	r2, #0
 80097fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2220      	movs	r2, #32
 8009804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2200      	movs	r2, #0
 800980c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009814:	f043 0204 	orr.w	r2, r3, #4
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2200      	movs	r2, #0
 8009820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009824:	2301      	movs	r3, #1
 8009826:	e067      	b.n	80098f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800982e:	d041      	beq.n	80098b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009830:	f7fd fffc 	bl	800782c <HAL_GetTick>
 8009834:	4602      	mov	r2, r0
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	1ad3      	subs	r3, r2, r3
 800983a:	687a      	ldr	r2, [r7, #4]
 800983c:	429a      	cmp	r2, r3
 800983e:	d302      	bcc.n	8009846 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d136      	bne.n	80098b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	0c1b      	lsrs	r3, r3, #16
 800984a:	b2db      	uxtb	r3, r3
 800984c:	2b01      	cmp	r3, #1
 800984e:	d10c      	bne.n	800986a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	695b      	ldr	r3, [r3, #20]
 8009856:	43da      	mvns	r2, r3
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	4013      	ands	r3, r2
 800985c:	b29b      	uxth	r3, r3
 800985e:	2b00      	cmp	r3, #0
 8009860:	bf14      	ite	ne
 8009862:	2301      	movne	r3, #1
 8009864:	2300      	moveq	r3, #0
 8009866:	b2db      	uxtb	r3, r3
 8009868:	e00b      	b.n	8009882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	699b      	ldr	r3, [r3, #24]
 8009870:	43da      	mvns	r2, r3
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	4013      	ands	r3, r2
 8009876:	b29b      	uxth	r3, r3
 8009878:	2b00      	cmp	r3, #0
 800987a:	bf14      	ite	ne
 800987c:	2301      	movne	r3, #1
 800987e:	2300      	moveq	r3, #0
 8009880:	b2db      	uxtb	r3, r3
 8009882:	2b00      	cmp	r3, #0
 8009884:	d016      	beq.n	80098b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2200      	movs	r2, #0
 800988a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2220      	movs	r2, #32
 8009890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2200      	movs	r2, #0
 8009898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098a0:	f043 0220 	orr.w	r2, r3, #32
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2200      	movs	r2, #0
 80098ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80098b0:	2301      	movs	r3, #1
 80098b2:	e021      	b.n	80098f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	0c1b      	lsrs	r3, r3, #16
 80098b8:	b2db      	uxtb	r3, r3
 80098ba:	2b01      	cmp	r3, #1
 80098bc:	d10c      	bne.n	80098d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	695b      	ldr	r3, [r3, #20]
 80098c4:	43da      	mvns	r2, r3
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	4013      	ands	r3, r2
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	bf14      	ite	ne
 80098d0:	2301      	movne	r3, #1
 80098d2:	2300      	moveq	r3, #0
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	e00b      	b.n	80098f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	699b      	ldr	r3, [r3, #24]
 80098de:	43da      	mvns	r2, r3
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	4013      	ands	r3, r2
 80098e4:	b29b      	uxth	r3, r3
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	bf14      	ite	ne
 80098ea:	2301      	movne	r3, #1
 80098ec:	2300      	moveq	r3, #0
 80098ee:	b2db      	uxtb	r3, r3
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	f47f af6d 	bne.w	80097d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80098f6:	2300      	movs	r3, #0
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	3710      	adds	r7, #16
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}

08009900 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b084      	sub	sp, #16
 8009904:	af00      	add	r7, sp, #0
 8009906:	60f8      	str	r0, [r7, #12]
 8009908:	60b9      	str	r1, [r7, #8]
 800990a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800990c:	e034      	b.n	8009978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800990e:	68f8      	ldr	r0, [r7, #12]
 8009910:	f000 f8e3 	bl	8009ada <I2C_IsAcknowledgeFailed>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d001      	beq.n	800991e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800991a:	2301      	movs	r3, #1
 800991c:	e034      	b.n	8009988 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009924:	d028      	beq.n	8009978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009926:	f7fd ff81 	bl	800782c <HAL_GetTick>
 800992a:	4602      	mov	r2, r0
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	1ad3      	subs	r3, r2, r3
 8009930:	68ba      	ldr	r2, [r7, #8]
 8009932:	429a      	cmp	r2, r3
 8009934:	d302      	bcc.n	800993c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d11d      	bne.n	8009978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	695b      	ldr	r3, [r3, #20]
 8009942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009946:	2b80      	cmp	r3, #128	@ 0x80
 8009948:	d016      	beq.n	8009978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2200      	movs	r2, #0
 800994e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2220      	movs	r2, #32
 8009954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2200      	movs	r2, #0
 800995c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009964:	f043 0220 	orr.w	r2, r3, #32
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	2200      	movs	r2, #0
 8009970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009974:	2301      	movs	r3, #1
 8009976:	e007      	b.n	8009988 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	695b      	ldr	r3, [r3, #20]
 800997e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009982:	2b80      	cmp	r3, #128	@ 0x80
 8009984:	d1c3      	bne.n	800990e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3710      	adds	r7, #16
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	60f8      	str	r0, [r7, #12]
 8009998:	60b9      	str	r1, [r7, #8]
 800999a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800999c:	e034      	b.n	8009a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800999e:	68f8      	ldr	r0, [r7, #12]
 80099a0:	f000 f89b 	bl	8009ada <I2C_IsAcknowledgeFailed>
 80099a4:	4603      	mov	r3, r0
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d001      	beq.n	80099ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80099aa:	2301      	movs	r3, #1
 80099ac:	e034      	b.n	8009a18 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099b4:	d028      	beq.n	8009a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099b6:	f7fd ff39 	bl	800782c <HAL_GetTick>
 80099ba:	4602      	mov	r2, r0
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	1ad3      	subs	r3, r2, r3
 80099c0:	68ba      	ldr	r2, [r7, #8]
 80099c2:	429a      	cmp	r2, r3
 80099c4:	d302      	bcc.n	80099cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d11d      	bne.n	8009a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	f003 0304 	and.w	r3, r3, #4
 80099d6:	2b04      	cmp	r3, #4
 80099d8:	d016      	beq.n	8009a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2200      	movs	r2, #0
 80099de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	2220      	movs	r2, #32
 80099e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2200      	movs	r2, #0
 80099ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099f4:	f043 0220 	orr.w	r2, r3, #32
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	2200      	movs	r2, #0
 8009a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009a04:	2301      	movs	r3, #1
 8009a06:	e007      	b.n	8009a18 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	695b      	ldr	r3, [r3, #20]
 8009a0e:	f003 0304 	and.w	r3, r3, #4
 8009a12:	2b04      	cmp	r3, #4
 8009a14:	d1c3      	bne.n	800999e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009a16:	2300      	movs	r3, #0
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3710      	adds	r7, #16
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd80      	pop	{r7, pc}

08009a20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b084      	sub	sp, #16
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	60f8      	str	r0, [r7, #12]
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009a2c:	e049      	b.n	8009ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	695b      	ldr	r3, [r3, #20]
 8009a34:	f003 0310 	and.w	r3, r3, #16
 8009a38:	2b10      	cmp	r3, #16
 8009a3a:	d119      	bne.n	8009a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f06f 0210 	mvn.w	r2, #16
 8009a44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2220      	movs	r2, #32
 8009a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2200      	movs	r2, #0
 8009a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2200      	movs	r2, #0
 8009a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	e030      	b.n	8009ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a70:	f7fd fedc 	bl	800782c <HAL_GetTick>
 8009a74:	4602      	mov	r2, r0
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	1ad3      	subs	r3, r2, r3
 8009a7a:	68ba      	ldr	r2, [r7, #8]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d302      	bcc.n	8009a86 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d11d      	bne.n	8009ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	695b      	ldr	r3, [r3, #20]
 8009a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a90:	2b40      	cmp	r3, #64	@ 0x40
 8009a92:	d016      	beq.n	8009ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	2200      	movs	r2, #0
 8009a98:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2220      	movs	r2, #32
 8009a9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aae:	f043 0220 	orr.w	r2, r3, #32
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e007      	b.n	8009ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	695b      	ldr	r3, [r3, #20]
 8009ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009acc:	2b40      	cmp	r3, #64	@ 0x40
 8009ace:	d1ae      	bne.n	8009a2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009ad0:	2300      	movs	r3, #0
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3710      	adds	r7, #16
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}

08009ada <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009ada:	b480      	push	{r7}
 8009adc:	b083      	sub	sp, #12
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	695b      	ldr	r3, [r3, #20]
 8009ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009aec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009af0:	d11b      	bne.n	8009b2a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009afa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2220      	movs	r2, #32
 8009b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b16:	f043 0204 	orr.w	r2, r3, #4
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2200      	movs	r2, #0
 8009b22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8009b26:	2301      	movs	r3, #1
 8009b28:	e000      	b.n	8009b2c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009b2a:	2300      	movs	r3, #0
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	370c      	adds	r7, #12
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b084      	sub	sp, #16
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d101      	bne.n	8009b4a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8009b46:	2301      	movs	r3, #1
 8009b48:	e034      	b.n	8009bb4 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8009b52:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f245 5255 	movw	r2, #21845	@ 0x5555
 8009b5c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	687a      	ldr	r2, [r7, #4]
 8009b64:	6852      	ldr	r2, [r2, #4]
 8009b66:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	687a      	ldr	r2, [r7, #4]
 8009b6e:	6892      	ldr	r2, [r2, #8]
 8009b70:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8009b72:	f7fd fe5b 	bl	800782c <HAL_GetTick>
 8009b76:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009b78:	e00f      	b.n	8009b9a <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8009b7a:	f7fd fe57 	bl	800782c <HAL_GetTick>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	1ad3      	subs	r3, r2, r3
 8009b84:	2b31      	cmp	r3, #49	@ 0x31
 8009b86:	d908      	bls.n	8009b9a <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	68db      	ldr	r3, [r3, #12]
 8009b8e:	f003 0303 	and.w	r3, r3, #3
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d001      	beq.n	8009b9a <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8009b96:	2303      	movs	r3, #3
 8009b98:	e00c      	b.n	8009bb4 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	68db      	ldr	r3, [r3, #12]
 8009ba0:	f003 0303 	and.w	r3, r3, #3
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d1e8      	bne.n	8009b7a <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8009bb0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009bb2:	2300      	movs	r3, #0
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	3710      	adds	r7, #16
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}

08009bbc <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b083      	sub	sp, #12
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8009bcc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009bce:	2300      	movs	r3, #0
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	370c      	adds	r7, #12
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bda:	4770      	bx	lr

08009bdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b084      	sub	sp, #16
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d101      	bne.n	8009bf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009bec:	2301      	movs	r3, #1
 8009bee:	e0cc      	b.n	8009d8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009bf0:	4b68      	ldr	r3, [pc, #416]	@ (8009d94 <HAL_RCC_ClockConfig+0x1b8>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f003 030f 	and.w	r3, r3, #15
 8009bf8:	683a      	ldr	r2, [r7, #0]
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d90c      	bls.n	8009c18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009bfe:	4b65      	ldr	r3, [pc, #404]	@ (8009d94 <HAL_RCC_ClockConfig+0x1b8>)
 8009c00:	683a      	ldr	r2, [r7, #0]
 8009c02:	b2d2      	uxtb	r2, r2
 8009c04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c06:	4b63      	ldr	r3, [pc, #396]	@ (8009d94 <HAL_RCC_ClockConfig+0x1b8>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f003 030f 	and.w	r3, r3, #15
 8009c0e:	683a      	ldr	r2, [r7, #0]
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d001      	beq.n	8009c18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009c14:	2301      	movs	r3, #1
 8009c16:	e0b8      	b.n	8009d8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f003 0302 	and.w	r3, r3, #2
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d020      	beq.n	8009c66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f003 0304 	and.w	r3, r3, #4
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d005      	beq.n	8009c3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009c30:	4b59      	ldr	r3, [pc, #356]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009c32:	689b      	ldr	r3, [r3, #8]
 8009c34:	4a58      	ldr	r2, [pc, #352]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009c36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8009c3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f003 0308 	and.w	r3, r3, #8
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d005      	beq.n	8009c54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009c48:	4b53      	ldr	r3, [pc, #332]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	4a52      	ldr	r2, [pc, #328]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009c4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009c52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009c54:	4b50      	ldr	r3, [pc, #320]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	689b      	ldr	r3, [r3, #8]
 8009c60:	494d      	ldr	r1, [pc, #308]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009c62:	4313      	orrs	r3, r2
 8009c64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f003 0301 	and.w	r3, r3, #1
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d044      	beq.n	8009cfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	2b01      	cmp	r3, #1
 8009c78:	d107      	bne.n	8009c8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009c7a:	4b47      	ldr	r3, [pc, #284]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d119      	bne.n	8009cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009c86:	2301      	movs	r3, #1
 8009c88:	e07f      	b.n	8009d8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	685b      	ldr	r3, [r3, #4]
 8009c8e:	2b02      	cmp	r3, #2
 8009c90:	d003      	beq.n	8009c9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009c96:	2b03      	cmp	r3, #3
 8009c98:	d107      	bne.n	8009caa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009c9a:	4b3f      	ldr	r3, [pc, #252]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d109      	bne.n	8009cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e06f      	b.n	8009d8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009caa:	4b3b      	ldr	r3, [pc, #236]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f003 0302 	and.w	r3, r3, #2
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d101      	bne.n	8009cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e067      	b.n	8009d8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009cba:	4b37      	ldr	r3, [pc, #220]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009cbc:	689b      	ldr	r3, [r3, #8]
 8009cbe:	f023 0203 	bic.w	r2, r3, #3
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	685b      	ldr	r3, [r3, #4]
 8009cc6:	4934      	ldr	r1, [pc, #208]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009ccc:	f7fd fdae 	bl	800782c <HAL_GetTick>
 8009cd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009cd2:	e00a      	b.n	8009cea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009cd4:	f7fd fdaa 	bl	800782c <HAL_GetTick>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	1ad3      	subs	r3, r2, r3
 8009cde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d901      	bls.n	8009cea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009ce6:	2303      	movs	r3, #3
 8009ce8:	e04f      	b.n	8009d8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009cea:	4b2b      	ldr	r3, [pc, #172]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009cec:	689b      	ldr	r3, [r3, #8]
 8009cee:	f003 020c 	and.w	r2, r3, #12
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	009b      	lsls	r3, r3, #2
 8009cf8:	429a      	cmp	r2, r3
 8009cfa:	d1eb      	bne.n	8009cd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009cfc:	4b25      	ldr	r3, [pc, #148]	@ (8009d94 <HAL_RCC_ClockConfig+0x1b8>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f003 030f 	and.w	r3, r3, #15
 8009d04:	683a      	ldr	r2, [r7, #0]
 8009d06:	429a      	cmp	r2, r3
 8009d08:	d20c      	bcs.n	8009d24 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d0a:	4b22      	ldr	r3, [pc, #136]	@ (8009d94 <HAL_RCC_ClockConfig+0x1b8>)
 8009d0c:	683a      	ldr	r2, [r7, #0]
 8009d0e:	b2d2      	uxtb	r2, r2
 8009d10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d12:	4b20      	ldr	r3, [pc, #128]	@ (8009d94 <HAL_RCC_ClockConfig+0x1b8>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f003 030f 	and.w	r3, r3, #15
 8009d1a:	683a      	ldr	r2, [r7, #0]
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d001      	beq.n	8009d24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009d20:	2301      	movs	r3, #1
 8009d22:	e032      	b.n	8009d8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f003 0304 	and.w	r3, r3, #4
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d008      	beq.n	8009d42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009d30:	4b19      	ldr	r3, [pc, #100]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009d32:	689b      	ldr	r3, [r3, #8]
 8009d34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	68db      	ldr	r3, [r3, #12]
 8009d3c:	4916      	ldr	r1, [pc, #88]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 0308 	and.w	r3, r3, #8
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d009      	beq.n	8009d62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009d4e:	4b12      	ldr	r3, [pc, #72]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009d50:	689b      	ldr	r3, [r3, #8]
 8009d52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	691b      	ldr	r3, [r3, #16]
 8009d5a:	00db      	lsls	r3, r3, #3
 8009d5c:	490e      	ldr	r1, [pc, #56]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009d5e:	4313      	orrs	r3, r2
 8009d60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009d62:	f000 f887 	bl	8009e74 <HAL_RCC_GetSysClockFreq>
 8009d66:	4602      	mov	r2, r0
 8009d68:	4b0b      	ldr	r3, [pc, #44]	@ (8009d98 <HAL_RCC_ClockConfig+0x1bc>)
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	091b      	lsrs	r3, r3, #4
 8009d6e:	f003 030f 	and.w	r3, r3, #15
 8009d72:	490a      	ldr	r1, [pc, #40]	@ (8009d9c <HAL_RCC_ClockConfig+0x1c0>)
 8009d74:	5ccb      	ldrb	r3, [r1, r3]
 8009d76:	fa22 f303 	lsr.w	r3, r2, r3
 8009d7a:	4a09      	ldr	r2, [pc, #36]	@ (8009da0 <HAL_RCC_ClockConfig+0x1c4>)
 8009d7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009d7e:	4b09      	ldr	r3, [pc, #36]	@ (8009da4 <HAL_RCC_ClockConfig+0x1c8>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7fd f830 	bl	8006de8 <HAL_InitTick>

  return HAL_OK;
 8009d88:	2300      	movs	r3, #0
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	3710      	adds	r7, #16
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}
 8009d92:	bf00      	nop
 8009d94:	40023c00 	.word	0x40023c00
 8009d98:	40023800 	.word	0x40023800
 8009d9c:	080130f0 	.word	0x080130f0
 8009da0:	2000003c 	.word	0x2000003c
 8009da4:	20000040 	.word	0x20000040

08009da8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009da8:	b480      	push	{r7}
 8009daa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009dac:	4b03      	ldr	r3, [pc, #12]	@ (8009dbc <HAL_RCC_GetHCLKFreq+0x14>)
 8009dae:	681b      	ldr	r3, [r3, #0]
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr
 8009dba:	bf00      	nop
 8009dbc:	2000003c 	.word	0x2000003c

08009dc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009dc4:	f7ff fff0 	bl	8009da8 <HAL_RCC_GetHCLKFreq>
 8009dc8:	4602      	mov	r2, r0
 8009dca:	4b05      	ldr	r3, [pc, #20]	@ (8009de0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	0a9b      	lsrs	r3, r3, #10
 8009dd0:	f003 0307 	and.w	r3, r3, #7
 8009dd4:	4903      	ldr	r1, [pc, #12]	@ (8009de4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009dd6:	5ccb      	ldrb	r3, [r1, r3]
 8009dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	bd80      	pop	{r7, pc}
 8009de0:	40023800 	.word	0x40023800
 8009de4:	08013100 	.word	0x08013100

08009de8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009dec:	f7ff ffdc 	bl	8009da8 <HAL_RCC_GetHCLKFreq>
 8009df0:	4602      	mov	r2, r0
 8009df2:	4b05      	ldr	r3, [pc, #20]	@ (8009e08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009df4:	689b      	ldr	r3, [r3, #8]
 8009df6:	0b5b      	lsrs	r3, r3, #13
 8009df8:	f003 0307 	and.w	r3, r3, #7
 8009dfc:	4903      	ldr	r1, [pc, #12]	@ (8009e0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009dfe:	5ccb      	ldrb	r3, [r1, r3]
 8009e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	bd80      	pop	{r7, pc}
 8009e08:	40023800 	.word	0x40023800
 8009e0c:	08013100 	.word	0x08013100

08009e10 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b083      	sub	sp, #12
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
 8009e18:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	220f      	movs	r2, #15
 8009e1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009e20:	4b12      	ldr	r3, [pc, #72]	@ (8009e6c <HAL_RCC_GetClockConfig+0x5c>)
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	f003 0203 	and.w	r2, r3, #3
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8009e6c <HAL_RCC_GetClockConfig+0x5c>)
 8009e2e:	689b      	ldr	r3, [r3, #8]
 8009e30:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009e38:	4b0c      	ldr	r3, [pc, #48]	@ (8009e6c <HAL_RCC_GetClockConfig+0x5c>)
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009e44:	4b09      	ldr	r3, [pc, #36]	@ (8009e6c <HAL_RCC_GetClockConfig+0x5c>)
 8009e46:	689b      	ldr	r3, [r3, #8]
 8009e48:	08db      	lsrs	r3, r3, #3
 8009e4a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009e52:	4b07      	ldr	r3, [pc, #28]	@ (8009e70 <HAL_RCC_GetClockConfig+0x60>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f003 020f 	and.w	r2, r3, #15
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	601a      	str	r2, [r3, #0]
}
 8009e5e:	bf00      	nop
 8009e60:	370c      	adds	r7, #12
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr
 8009e6a:	bf00      	nop
 8009e6c:	40023800 	.word	0x40023800
 8009e70:	40023c00 	.word	0x40023c00

08009e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e78:	b0ae      	sub	sp, #184	@ 0xb8
 8009e7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8009e82:	2300      	movs	r3, #0
 8009e84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8009e94:	2300      	movs	r3, #0
 8009e96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009e9a:	4bcb      	ldr	r3, [pc, #812]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	f003 030c 	and.w	r3, r3, #12
 8009ea2:	2b0c      	cmp	r3, #12
 8009ea4:	f200 8206 	bhi.w	800a2b4 <HAL_RCC_GetSysClockFreq+0x440>
 8009ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8009eb0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8009eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eae:	bf00      	nop
 8009eb0:	08009ee5 	.word	0x08009ee5
 8009eb4:	0800a2b5 	.word	0x0800a2b5
 8009eb8:	0800a2b5 	.word	0x0800a2b5
 8009ebc:	0800a2b5 	.word	0x0800a2b5
 8009ec0:	08009eed 	.word	0x08009eed
 8009ec4:	0800a2b5 	.word	0x0800a2b5
 8009ec8:	0800a2b5 	.word	0x0800a2b5
 8009ecc:	0800a2b5 	.word	0x0800a2b5
 8009ed0:	08009ef5 	.word	0x08009ef5
 8009ed4:	0800a2b5 	.word	0x0800a2b5
 8009ed8:	0800a2b5 	.word	0x0800a2b5
 8009edc:	0800a2b5 	.word	0x0800a2b5
 8009ee0:	0800a0e5 	.word	0x0800a0e5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009ee4:	4bb9      	ldr	r3, [pc, #740]	@ (800a1cc <HAL_RCC_GetSysClockFreq+0x358>)
 8009ee6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009eea:	e1e7      	b.n	800a2bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009eec:	4bb8      	ldr	r3, [pc, #736]	@ (800a1d0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8009eee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009ef2:	e1e3      	b.n	800a2bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009ef4:	4bb4      	ldr	r3, [pc, #720]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009efc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009f00:	4bb1      	ldr	r3, [pc, #708]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d071      	beq.n	8009ff0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009f0c:	4bae      	ldr	r3, [pc, #696]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	099b      	lsrs	r3, r3, #6
 8009f12:	2200      	movs	r2, #0
 8009f14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009f18:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8009f1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009f20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f24:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f28:	2300      	movs	r3, #0
 8009f2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009f2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009f32:	4622      	mov	r2, r4
 8009f34:	462b      	mov	r3, r5
 8009f36:	f04f 0000 	mov.w	r0, #0
 8009f3a:	f04f 0100 	mov.w	r1, #0
 8009f3e:	0159      	lsls	r1, r3, #5
 8009f40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009f44:	0150      	lsls	r0, r2, #5
 8009f46:	4602      	mov	r2, r0
 8009f48:	460b      	mov	r3, r1
 8009f4a:	4621      	mov	r1, r4
 8009f4c:	1a51      	subs	r1, r2, r1
 8009f4e:	6439      	str	r1, [r7, #64]	@ 0x40
 8009f50:	4629      	mov	r1, r5
 8009f52:	eb63 0301 	sbc.w	r3, r3, r1
 8009f56:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f58:	f04f 0200 	mov.w	r2, #0
 8009f5c:	f04f 0300 	mov.w	r3, #0
 8009f60:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8009f64:	4649      	mov	r1, r9
 8009f66:	018b      	lsls	r3, r1, #6
 8009f68:	4641      	mov	r1, r8
 8009f6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009f6e:	4641      	mov	r1, r8
 8009f70:	018a      	lsls	r2, r1, #6
 8009f72:	4641      	mov	r1, r8
 8009f74:	1a51      	subs	r1, r2, r1
 8009f76:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009f78:	4649      	mov	r1, r9
 8009f7a:	eb63 0301 	sbc.w	r3, r3, r1
 8009f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f80:	f04f 0200 	mov.w	r2, #0
 8009f84:	f04f 0300 	mov.w	r3, #0
 8009f88:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8009f8c:	4649      	mov	r1, r9
 8009f8e:	00cb      	lsls	r3, r1, #3
 8009f90:	4641      	mov	r1, r8
 8009f92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f96:	4641      	mov	r1, r8
 8009f98:	00ca      	lsls	r2, r1, #3
 8009f9a:	4610      	mov	r0, r2
 8009f9c:	4619      	mov	r1, r3
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	4622      	mov	r2, r4
 8009fa2:	189b      	adds	r3, r3, r2
 8009fa4:	633b      	str	r3, [r7, #48]	@ 0x30
 8009fa6:	462b      	mov	r3, r5
 8009fa8:	460a      	mov	r2, r1
 8009faa:	eb42 0303 	adc.w	r3, r2, r3
 8009fae:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fb0:	f04f 0200 	mov.w	r2, #0
 8009fb4:	f04f 0300 	mov.w	r3, #0
 8009fb8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009fbc:	4629      	mov	r1, r5
 8009fbe:	024b      	lsls	r3, r1, #9
 8009fc0:	4621      	mov	r1, r4
 8009fc2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009fc6:	4621      	mov	r1, r4
 8009fc8:	024a      	lsls	r2, r1, #9
 8009fca:	4610      	mov	r0, r2
 8009fcc:	4619      	mov	r1, r3
 8009fce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009fd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009fdc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8009fe0:	f7f6 fe82 	bl	8000ce8 <__aeabi_uldivmod>
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	460b      	mov	r3, r1
 8009fe8:	4613      	mov	r3, r2
 8009fea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009fee:	e067      	b.n	800a0c0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009ff0:	4b75      	ldr	r3, [pc, #468]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	099b      	lsrs	r3, r3, #6
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009ffc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800a000:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a004:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a008:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a00a:	2300      	movs	r3, #0
 800a00c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a00e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800a012:	4622      	mov	r2, r4
 800a014:	462b      	mov	r3, r5
 800a016:	f04f 0000 	mov.w	r0, #0
 800a01a:	f04f 0100 	mov.w	r1, #0
 800a01e:	0159      	lsls	r1, r3, #5
 800a020:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a024:	0150      	lsls	r0, r2, #5
 800a026:	4602      	mov	r2, r0
 800a028:	460b      	mov	r3, r1
 800a02a:	4621      	mov	r1, r4
 800a02c:	1a51      	subs	r1, r2, r1
 800a02e:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a030:	4629      	mov	r1, r5
 800a032:	eb63 0301 	sbc.w	r3, r3, r1
 800a036:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a038:	f04f 0200 	mov.w	r2, #0
 800a03c:	f04f 0300 	mov.w	r3, #0
 800a040:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800a044:	4649      	mov	r1, r9
 800a046:	018b      	lsls	r3, r1, #6
 800a048:	4641      	mov	r1, r8
 800a04a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800a04e:	4641      	mov	r1, r8
 800a050:	018a      	lsls	r2, r1, #6
 800a052:	4641      	mov	r1, r8
 800a054:	ebb2 0a01 	subs.w	sl, r2, r1
 800a058:	4649      	mov	r1, r9
 800a05a:	eb63 0b01 	sbc.w	fp, r3, r1
 800a05e:	f04f 0200 	mov.w	r2, #0
 800a062:	f04f 0300 	mov.w	r3, #0
 800a066:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a06a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a06e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a072:	4692      	mov	sl, r2
 800a074:	469b      	mov	fp, r3
 800a076:	4623      	mov	r3, r4
 800a078:	eb1a 0303 	adds.w	r3, sl, r3
 800a07c:	623b      	str	r3, [r7, #32]
 800a07e:	462b      	mov	r3, r5
 800a080:	eb4b 0303 	adc.w	r3, fp, r3
 800a084:	627b      	str	r3, [r7, #36]	@ 0x24
 800a086:	f04f 0200 	mov.w	r2, #0
 800a08a:	f04f 0300 	mov.w	r3, #0
 800a08e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800a092:	4629      	mov	r1, r5
 800a094:	028b      	lsls	r3, r1, #10
 800a096:	4621      	mov	r1, r4
 800a098:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a09c:	4621      	mov	r1, r4
 800a09e:	028a      	lsls	r2, r1, #10
 800a0a0:	4610      	mov	r0, r2
 800a0a2:	4619      	mov	r1, r3
 800a0a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	673b      	str	r3, [r7, #112]	@ 0x70
 800a0ac:	677a      	str	r2, [r7, #116]	@ 0x74
 800a0ae:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800a0b2:	f7f6 fe19 	bl	8000ce8 <__aeabi_uldivmod>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	4613      	mov	r3, r2
 800a0bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800a0c0:	4b41      	ldr	r3, [pc, #260]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	0c1b      	lsrs	r3, r3, #16
 800a0c6:	f003 0303 	and.w	r3, r3, #3
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	005b      	lsls	r3, r3, #1
 800a0ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800a0d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a0d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a0da:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800a0e2:	e0eb      	b.n	800a2bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a0e4:	4b38      	ldr	r3, [pc, #224]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800a0e6:	685b      	ldr	r3, [r3, #4]
 800a0e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a0ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a0f0:	4b35      	ldr	r3, [pc, #212]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d06b      	beq.n	800a1d4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a0fc:	4b32      	ldr	r3, [pc, #200]	@ (800a1c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800a0fe:	685b      	ldr	r3, [r3, #4]
 800a100:	099b      	lsrs	r3, r3, #6
 800a102:	2200      	movs	r2, #0
 800a104:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a106:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a108:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a10a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a10e:	663b      	str	r3, [r7, #96]	@ 0x60
 800a110:	2300      	movs	r3, #0
 800a112:	667b      	str	r3, [r7, #100]	@ 0x64
 800a114:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800a118:	4622      	mov	r2, r4
 800a11a:	462b      	mov	r3, r5
 800a11c:	f04f 0000 	mov.w	r0, #0
 800a120:	f04f 0100 	mov.w	r1, #0
 800a124:	0159      	lsls	r1, r3, #5
 800a126:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a12a:	0150      	lsls	r0, r2, #5
 800a12c:	4602      	mov	r2, r0
 800a12e:	460b      	mov	r3, r1
 800a130:	4621      	mov	r1, r4
 800a132:	1a51      	subs	r1, r2, r1
 800a134:	61b9      	str	r1, [r7, #24]
 800a136:	4629      	mov	r1, r5
 800a138:	eb63 0301 	sbc.w	r3, r3, r1
 800a13c:	61fb      	str	r3, [r7, #28]
 800a13e:	f04f 0200 	mov.w	r2, #0
 800a142:	f04f 0300 	mov.w	r3, #0
 800a146:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800a14a:	4659      	mov	r1, fp
 800a14c:	018b      	lsls	r3, r1, #6
 800a14e:	4651      	mov	r1, sl
 800a150:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800a154:	4651      	mov	r1, sl
 800a156:	018a      	lsls	r2, r1, #6
 800a158:	4651      	mov	r1, sl
 800a15a:	ebb2 0801 	subs.w	r8, r2, r1
 800a15e:	4659      	mov	r1, fp
 800a160:	eb63 0901 	sbc.w	r9, r3, r1
 800a164:	f04f 0200 	mov.w	r2, #0
 800a168:	f04f 0300 	mov.w	r3, #0
 800a16c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a170:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a174:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a178:	4690      	mov	r8, r2
 800a17a:	4699      	mov	r9, r3
 800a17c:	4623      	mov	r3, r4
 800a17e:	eb18 0303 	adds.w	r3, r8, r3
 800a182:	613b      	str	r3, [r7, #16]
 800a184:	462b      	mov	r3, r5
 800a186:	eb49 0303 	adc.w	r3, r9, r3
 800a18a:	617b      	str	r3, [r7, #20]
 800a18c:	f04f 0200 	mov.w	r2, #0
 800a190:	f04f 0300 	mov.w	r3, #0
 800a194:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800a198:	4629      	mov	r1, r5
 800a19a:	024b      	lsls	r3, r1, #9
 800a19c:	4621      	mov	r1, r4
 800a19e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800a1a2:	4621      	mov	r1, r4
 800a1a4:	024a      	lsls	r2, r1, #9
 800a1a6:	4610      	mov	r0, r2
 800a1a8:	4619      	mov	r1, r3
 800a1aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a1b2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800a1b4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a1b8:	f7f6 fd96 	bl	8000ce8 <__aeabi_uldivmod>
 800a1bc:	4602      	mov	r2, r0
 800a1be:	460b      	mov	r3, r1
 800a1c0:	4613      	mov	r3, r2
 800a1c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a1c6:	e065      	b.n	800a294 <HAL_RCC_GetSysClockFreq+0x420>
 800a1c8:	40023800 	.word	0x40023800
 800a1cc:	00f42400 	.word	0x00f42400
 800a1d0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a1d4:	4b3d      	ldr	r3, [pc, #244]	@ (800a2cc <HAL_RCC_GetSysClockFreq+0x458>)
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	099b      	lsrs	r3, r3, #6
 800a1da:	2200      	movs	r2, #0
 800a1dc:	4618      	mov	r0, r3
 800a1de:	4611      	mov	r1, r2
 800a1e0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800a1e4:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a1ea:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800a1ee:	4642      	mov	r2, r8
 800a1f0:	464b      	mov	r3, r9
 800a1f2:	f04f 0000 	mov.w	r0, #0
 800a1f6:	f04f 0100 	mov.w	r1, #0
 800a1fa:	0159      	lsls	r1, r3, #5
 800a1fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a200:	0150      	lsls	r0, r2, #5
 800a202:	4602      	mov	r2, r0
 800a204:	460b      	mov	r3, r1
 800a206:	4641      	mov	r1, r8
 800a208:	1a51      	subs	r1, r2, r1
 800a20a:	60b9      	str	r1, [r7, #8]
 800a20c:	4649      	mov	r1, r9
 800a20e:	eb63 0301 	sbc.w	r3, r3, r1
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	f04f 0200 	mov.w	r2, #0
 800a218:	f04f 0300 	mov.w	r3, #0
 800a21c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800a220:	4659      	mov	r1, fp
 800a222:	018b      	lsls	r3, r1, #6
 800a224:	4651      	mov	r1, sl
 800a226:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800a22a:	4651      	mov	r1, sl
 800a22c:	018a      	lsls	r2, r1, #6
 800a22e:	4651      	mov	r1, sl
 800a230:	1a54      	subs	r4, r2, r1
 800a232:	4659      	mov	r1, fp
 800a234:	eb63 0501 	sbc.w	r5, r3, r1
 800a238:	f04f 0200 	mov.w	r2, #0
 800a23c:	f04f 0300 	mov.w	r3, #0
 800a240:	00eb      	lsls	r3, r5, #3
 800a242:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a246:	00e2      	lsls	r2, r4, #3
 800a248:	4614      	mov	r4, r2
 800a24a:	461d      	mov	r5, r3
 800a24c:	4643      	mov	r3, r8
 800a24e:	18e3      	adds	r3, r4, r3
 800a250:	603b      	str	r3, [r7, #0]
 800a252:	464b      	mov	r3, r9
 800a254:	eb45 0303 	adc.w	r3, r5, r3
 800a258:	607b      	str	r3, [r7, #4]
 800a25a:	f04f 0200 	mov.w	r2, #0
 800a25e:	f04f 0300 	mov.w	r3, #0
 800a262:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a266:	4629      	mov	r1, r5
 800a268:	028b      	lsls	r3, r1, #10
 800a26a:	4621      	mov	r1, r4
 800a26c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a270:	4621      	mov	r1, r4
 800a272:	028a      	lsls	r2, r1, #10
 800a274:	4610      	mov	r0, r2
 800a276:	4619      	mov	r1, r3
 800a278:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a27c:	2200      	movs	r2, #0
 800a27e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a280:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800a282:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a286:	f7f6 fd2f 	bl	8000ce8 <__aeabi_uldivmod>
 800a28a:	4602      	mov	r2, r0
 800a28c:	460b      	mov	r3, r1
 800a28e:	4613      	mov	r3, r2
 800a290:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800a294:	4b0d      	ldr	r3, [pc, #52]	@ (800a2cc <HAL_RCC_GetSysClockFreq+0x458>)
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	0f1b      	lsrs	r3, r3, #28
 800a29a:	f003 0307 	and.w	r3, r3, #7
 800a29e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800a2a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a2a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a2aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800a2b2:	e003      	b.n	800a2bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a2b4:	4b06      	ldr	r3, [pc, #24]	@ (800a2d0 <HAL_RCC_GetSysClockFreq+0x45c>)
 800a2b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800a2ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a2bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	37b8      	adds	r7, #184	@ 0xb8
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a2ca:	bf00      	nop
 800a2cc:	40023800 	.word	0x40023800
 800a2d0:	00f42400 	.word	0x00f42400

0800a2d4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b086      	sub	sp, #24
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d101      	bne.n	800a2e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	e28d      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f003 0301 	and.w	r3, r3, #1
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	f000 8083 	beq.w	800a3fa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a2f4:	4b94      	ldr	r3, [pc, #592]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a2f6:	689b      	ldr	r3, [r3, #8]
 800a2f8:	f003 030c 	and.w	r3, r3, #12
 800a2fc:	2b04      	cmp	r3, #4
 800a2fe:	d019      	beq.n	800a334 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800a300:	4b91      	ldr	r3, [pc, #580]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a302:	689b      	ldr	r3, [r3, #8]
 800a304:	f003 030c 	and.w	r3, r3, #12
        || \
 800a308:	2b08      	cmp	r3, #8
 800a30a:	d106      	bne.n	800a31a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800a30c:	4b8e      	ldr	r3, [pc, #568]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a314:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a318:	d00c      	beq.n	800a334 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a31a:	4b8b      	ldr	r3, [pc, #556]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800a322:	2b0c      	cmp	r3, #12
 800a324:	d112      	bne.n	800a34c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a326:	4b88      	ldr	r3, [pc, #544]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a328:	685b      	ldr	r3, [r3, #4]
 800a32a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a32e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a332:	d10b      	bne.n	800a34c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a334:	4b84      	ldr	r3, [pc, #528]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d05b      	beq.n	800a3f8 <HAL_RCC_OscConfig+0x124>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d157      	bne.n	800a3f8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800a348:	2301      	movs	r3, #1
 800a34a:	e25a      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	685b      	ldr	r3, [r3, #4]
 800a350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a354:	d106      	bne.n	800a364 <HAL_RCC_OscConfig+0x90>
 800a356:	4b7c      	ldr	r3, [pc, #496]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4a7b      	ldr	r2, [pc, #492]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a35c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a360:	6013      	str	r3, [r2, #0]
 800a362:	e01d      	b.n	800a3a0 <HAL_RCC_OscConfig+0xcc>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	685b      	ldr	r3, [r3, #4]
 800a368:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a36c:	d10c      	bne.n	800a388 <HAL_RCC_OscConfig+0xb4>
 800a36e:	4b76      	ldr	r3, [pc, #472]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	4a75      	ldr	r2, [pc, #468]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a374:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a378:	6013      	str	r3, [r2, #0]
 800a37a:	4b73      	ldr	r3, [pc, #460]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a72      	ldr	r2, [pc, #456]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a380:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a384:	6013      	str	r3, [r2, #0]
 800a386:	e00b      	b.n	800a3a0 <HAL_RCC_OscConfig+0xcc>
 800a388:	4b6f      	ldr	r3, [pc, #444]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4a6e      	ldr	r2, [pc, #440]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a38e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a392:	6013      	str	r3, [r2, #0]
 800a394:	4b6c      	ldr	r3, [pc, #432]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	4a6b      	ldr	r2, [pc, #428]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a39a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a39e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	685b      	ldr	r3, [r3, #4]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d013      	beq.n	800a3d0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3a8:	f7fd fa40 	bl	800782c <HAL_GetTick>
 800a3ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a3ae:	e008      	b.n	800a3c2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3b0:	f7fd fa3c 	bl	800782c <HAL_GetTick>
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	1ad3      	subs	r3, r2, r3
 800a3ba:	2b64      	cmp	r3, #100	@ 0x64
 800a3bc:	d901      	bls.n	800a3c2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800a3be:	2303      	movs	r3, #3
 800a3c0:	e21f      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a3c2:	4b61      	ldr	r3, [pc, #388]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d0f0      	beq.n	800a3b0 <HAL_RCC_OscConfig+0xdc>
 800a3ce:	e014      	b.n	800a3fa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3d0:	f7fd fa2c 	bl	800782c <HAL_GetTick>
 800a3d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a3d6:	e008      	b.n	800a3ea <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3d8:	f7fd fa28 	bl	800782c <HAL_GetTick>
 800a3dc:	4602      	mov	r2, r0
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	1ad3      	subs	r3, r2, r3
 800a3e2:	2b64      	cmp	r3, #100	@ 0x64
 800a3e4:	d901      	bls.n	800a3ea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800a3e6:	2303      	movs	r3, #3
 800a3e8:	e20b      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a3ea:	4b57      	ldr	r3, [pc, #348]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d1f0      	bne.n	800a3d8 <HAL_RCC_OscConfig+0x104>
 800a3f6:	e000      	b.n	800a3fa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a3f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f003 0302 	and.w	r3, r3, #2
 800a402:	2b00      	cmp	r3, #0
 800a404:	d06f      	beq.n	800a4e6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a406:	4b50      	ldr	r3, [pc, #320]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a408:	689b      	ldr	r3, [r3, #8]
 800a40a:	f003 030c 	and.w	r3, r3, #12
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d017      	beq.n	800a442 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800a412:	4b4d      	ldr	r3, [pc, #308]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a414:	689b      	ldr	r3, [r3, #8]
 800a416:	f003 030c 	and.w	r3, r3, #12
        || \
 800a41a:	2b08      	cmp	r3, #8
 800a41c:	d105      	bne.n	800a42a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800a41e:	4b4a      	ldr	r3, [pc, #296]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a426:	2b00      	cmp	r3, #0
 800a428:	d00b      	beq.n	800a442 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a42a:	4b47      	ldr	r3, [pc, #284]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800a432:	2b0c      	cmp	r3, #12
 800a434:	d11c      	bne.n	800a470 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a436:	4b44      	ldr	r3, [pc, #272]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d116      	bne.n	800a470 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a442:	4b41      	ldr	r3, [pc, #260]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f003 0302 	and.w	r3, r3, #2
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d005      	beq.n	800a45a <HAL_RCC_OscConfig+0x186>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	68db      	ldr	r3, [r3, #12]
 800a452:	2b01      	cmp	r3, #1
 800a454:	d001      	beq.n	800a45a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	e1d3      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a45a:	4b3b      	ldr	r3, [pc, #236]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	691b      	ldr	r3, [r3, #16]
 800a466:	00db      	lsls	r3, r3, #3
 800a468:	4937      	ldr	r1, [pc, #220]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a46a:	4313      	orrs	r3, r2
 800a46c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a46e:	e03a      	b.n	800a4e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	68db      	ldr	r3, [r3, #12]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d020      	beq.n	800a4ba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a478:	4b34      	ldr	r3, [pc, #208]	@ (800a54c <HAL_RCC_OscConfig+0x278>)
 800a47a:	2201      	movs	r2, #1
 800a47c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a47e:	f7fd f9d5 	bl	800782c <HAL_GetTick>
 800a482:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a484:	e008      	b.n	800a498 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a486:	f7fd f9d1 	bl	800782c <HAL_GetTick>
 800a48a:	4602      	mov	r2, r0
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	1ad3      	subs	r3, r2, r3
 800a490:	2b02      	cmp	r3, #2
 800a492:	d901      	bls.n	800a498 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800a494:	2303      	movs	r3, #3
 800a496:	e1b4      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a498:	4b2b      	ldr	r3, [pc, #172]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f003 0302 	and.w	r3, r3, #2
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d0f0      	beq.n	800a486 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4a4:	4b28      	ldr	r3, [pc, #160]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	691b      	ldr	r3, [r3, #16]
 800a4b0:	00db      	lsls	r3, r3, #3
 800a4b2:	4925      	ldr	r1, [pc, #148]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a4b4:	4313      	orrs	r3, r2
 800a4b6:	600b      	str	r3, [r1, #0]
 800a4b8:	e015      	b.n	800a4e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a4ba:	4b24      	ldr	r3, [pc, #144]	@ (800a54c <HAL_RCC_OscConfig+0x278>)
 800a4bc:	2200      	movs	r2, #0
 800a4be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4c0:	f7fd f9b4 	bl	800782c <HAL_GetTick>
 800a4c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a4c6:	e008      	b.n	800a4da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4c8:	f7fd f9b0 	bl	800782c <HAL_GetTick>
 800a4cc:	4602      	mov	r2, r0
 800a4ce:	693b      	ldr	r3, [r7, #16]
 800a4d0:	1ad3      	subs	r3, r2, r3
 800a4d2:	2b02      	cmp	r3, #2
 800a4d4:	d901      	bls.n	800a4da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800a4d6:	2303      	movs	r3, #3
 800a4d8:	e193      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a4da:	4b1b      	ldr	r3, [pc, #108]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	f003 0302 	and.w	r3, r3, #2
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d1f0      	bne.n	800a4c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f003 0308 	and.w	r3, r3, #8
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d036      	beq.n	800a560 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	695b      	ldr	r3, [r3, #20]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d016      	beq.n	800a528 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a4fa:	4b15      	ldr	r3, [pc, #84]	@ (800a550 <HAL_RCC_OscConfig+0x27c>)
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a500:	f7fd f994 	bl	800782c <HAL_GetTick>
 800a504:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a506:	e008      	b.n	800a51a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a508:	f7fd f990 	bl	800782c <HAL_GetTick>
 800a50c:	4602      	mov	r2, r0
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	1ad3      	subs	r3, r2, r3
 800a512:	2b02      	cmp	r3, #2
 800a514:	d901      	bls.n	800a51a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800a516:	2303      	movs	r3, #3
 800a518:	e173      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a51a:	4b0b      	ldr	r3, [pc, #44]	@ (800a548 <HAL_RCC_OscConfig+0x274>)
 800a51c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a51e:	f003 0302 	and.w	r3, r3, #2
 800a522:	2b00      	cmp	r3, #0
 800a524:	d0f0      	beq.n	800a508 <HAL_RCC_OscConfig+0x234>
 800a526:	e01b      	b.n	800a560 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a528:	4b09      	ldr	r3, [pc, #36]	@ (800a550 <HAL_RCC_OscConfig+0x27c>)
 800a52a:	2200      	movs	r2, #0
 800a52c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a52e:	f7fd f97d 	bl	800782c <HAL_GetTick>
 800a532:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a534:	e00e      	b.n	800a554 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a536:	f7fd f979 	bl	800782c <HAL_GetTick>
 800a53a:	4602      	mov	r2, r0
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	1ad3      	subs	r3, r2, r3
 800a540:	2b02      	cmp	r3, #2
 800a542:	d907      	bls.n	800a554 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800a544:	2303      	movs	r3, #3
 800a546:	e15c      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
 800a548:	40023800 	.word	0x40023800
 800a54c:	42470000 	.word	0x42470000
 800a550:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a554:	4b8a      	ldr	r3, [pc, #552]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a558:	f003 0302 	and.w	r3, r3, #2
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d1ea      	bne.n	800a536 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f003 0304 	and.w	r3, r3, #4
 800a568:	2b00      	cmp	r3, #0
 800a56a:	f000 8097 	beq.w	800a69c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a56e:	2300      	movs	r3, #0
 800a570:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a572:	4b83      	ldr	r3, [pc, #524]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d10f      	bne.n	800a59e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a57e:	2300      	movs	r3, #0
 800a580:	60bb      	str	r3, [r7, #8]
 800a582:	4b7f      	ldr	r3, [pc, #508]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a586:	4a7e      	ldr	r2, [pc, #504]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a588:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a58c:	6413      	str	r3, [r2, #64]	@ 0x40
 800a58e:	4b7c      	ldr	r3, [pc, #496]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a596:	60bb      	str	r3, [r7, #8]
 800a598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a59a:	2301      	movs	r3, #1
 800a59c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a59e:	4b79      	ldr	r3, [pc, #484]	@ (800a784 <HAL_RCC_OscConfig+0x4b0>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d118      	bne.n	800a5dc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a5aa:	4b76      	ldr	r3, [pc, #472]	@ (800a784 <HAL_RCC_OscConfig+0x4b0>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	4a75      	ldr	r2, [pc, #468]	@ (800a784 <HAL_RCC_OscConfig+0x4b0>)
 800a5b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a5b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a5b6:	f7fd f939 	bl	800782c <HAL_GetTick>
 800a5ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a5bc:	e008      	b.n	800a5d0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a5be:	f7fd f935 	bl	800782c <HAL_GetTick>
 800a5c2:	4602      	mov	r2, r0
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	1ad3      	subs	r3, r2, r3
 800a5c8:	2b02      	cmp	r3, #2
 800a5ca:	d901      	bls.n	800a5d0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800a5cc:	2303      	movs	r3, #3
 800a5ce:	e118      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a5d0:	4b6c      	ldr	r3, [pc, #432]	@ (800a784 <HAL_RCC_OscConfig+0x4b0>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d0f0      	beq.n	800a5be <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	689b      	ldr	r3, [r3, #8]
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d106      	bne.n	800a5f2 <HAL_RCC_OscConfig+0x31e>
 800a5e4:	4b66      	ldr	r3, [pc, #408]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a5e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5e8:	4a65      	ldr	r2, [pc, #404]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a5ea:	f043 0301 	orr.w	r3, r3, #1
 800a5ee:	6713      	str	r3, [r2, #112]	@ 0x70
 800a5f0:	e01c      	b.n	800a62c <HAL_RCC_OscConfig+0x358>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	689b      	ldr	r3, [r3, #8]
 800a5f6:	2b05      	cmp	r3, #5
 800a5f8:	d10c      	bne.n	800a614 <HAL_RCC_OscConfig+0x340>
 800a5fa:	4b61      	ldr	r3, [pc, #388]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a5fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5fe:	4a60      	ldr	r2, [pc, #384]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a600:	f043 0304 	orr.w	r3, r3, #4
 800a604:	6713      	str	r3, [r2, #112]	@ 0x70
 800a606:	4b5e      	ldr	r3, [pc, #376]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a60a:	4a5d      	ldr	r2, [pc, #372]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a60c:	f043 0301 	orr.w	r3, r3, #1
 800a610:	6713      	str	r3, [r2, #112]	@ 0x70
 800a612:	e00b      	b.n	800a62c <HAL_RCC_OscConfig+0x358>
 800a614:	4b5a      	ldr	r3, [pc, #360]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a618:	4a59      	ldr	r2, [pc, #356]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a61a:	f023 0301 	bic.w	r3, r3, #1
 800a61e:	6713      	str	r3, [r2, #112]	@ 0x70
 800a620:	4b57      	ldr	r3, [pc, #348]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a624:	4a56      	ldr	r2, [pc, #344]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a626:	f023 0304 	bic.w	r3, r3, #4
 800a62a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d015      	beq.n	800a660 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a634:	f7fd f8fa 	bl	800782c <HAL_GetTick>
 800a638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a63a:	e00a      	b.n	800a652 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a63c:	f7fd f8f6 	bl	800782c <HAL_GetTick>
 800a640:	4602      	mov	r2, r0
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	1ad3      	subs	r3, r2, r3
 800a646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d901      	bls.n	800a652 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800a64e:	2303      	movs	r3, #3
 800a650:	e0d7      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a652:	4b4b      	ldr	r3, [pc, #300]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a656:	f003 0302 	and.w	r3, r3, #2
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d0ee      	beq.n	800a63c <HAL_RCC_OscConfig+0x368>
 800a65e:	e014      	b.n	800a68a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a660:	f7fd f8e4 	bl	800782c <HAL_GetTick>
 800a664:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a666:	e00a      	b.n	800a67e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a668:	f7fd f8e0 	bl	800782c <HAL_GetTick>
 800a66c:	4602      	mov	r2, r0
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	1ad3      	subs	r3, r2, r3
 800a672:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a676:	4293      	cmp	r3, r2
 800a678:	d901      	bls.n	800a67e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800a67a:	2303      	movs	r3, #3
 800a67c:	e0c1      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a67e:	4b40      	ldr	r3, [pc, #256]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a682:	f003 0302 	and.w	r3, r3, #2
 800a686:	2b00      	cmp	r3, #0
 800a688:	d1ee      	bne.n	800a668 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a68a:	7dfb      	ldrb	r3, [r7, #23]
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d105      	bne.n	800a69c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a690:	4b3b      	ldr	r3, [pc, #236]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a694:	4a3a      	ldr	r2, [pc, #232]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a696:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a69a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	699b      	ldr	r3, [r3, #24]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	f000 80ad 	beq.w	800a800 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a6a6:	4b36      	ldr	r3, [pc, #216]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a6a8:	689b      	ldr	r3, [r3, #8]
 800a6aa:	f003 030c 	and.w	r3, r3, #12
 800a6ae:	2b08      	cmp	r3, #8
 800a6b0:	d060      	beq.n	800a774 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	699b      	ldr	r3, [r3, #24]
 800a6b6:	2b02      	cmp	r3, #2
 800a6b8:	d145      	bne.n	800a746 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a6ba:	4b33      	ldr	r3, [pc, #204]	@ (800a788 <HAL_RCC_OscConfig+0x4b4>)
 800a6bc:	2200      	movs	r2, #0
 800a6be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6c0:	f7fd f8b4 	bl	800782c <HAL_GetTick>
 800a6c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a6c6:	e008      	b.n	800a6da <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a6c8:	f7fd f8b0 	bl	800782c <HAL_GetTick>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	1ad3      	subs	r3, r2, r3
 800a6d2:	2b02      	cmp	r3, #2
 800a6d4:	d901      	bls.n	800a6da <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800a6d6:	2303      	movs	r3, #3
 800a6d8:	e093      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a6da:	4b29      	ldr	r3, [pc, #164]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d1f0      	bne.n	800a6c8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	69da      	ldr	r2, [r3, #28]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6a1b      	ldr	r3, [r3, #32]
 800a6ee:	431a      	orrs	r2, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6f4:	019b      	lsls	r3, r3, #6
 800a6f6:	431a      	orrs	r2, r3
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6fc:	085b      	lsrs	r3, r3, #1
 800a6fe:	3b01      	subs	r3, #1
 800a700:	041b      	lsls	r3, r3, #16
 800a702:	431a      	orrs	r2, r3
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a708:	061b      	lsls	r3, r3, #24
 800a70a:	431a      	orrs	r2, r3
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a710:	071b      	lsls	r3, r3, #28
 800a712:	491b      	ldr	r1, [pc, #108]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a714:	4313      	orrs	r3, r2
 800a716:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a718:	4b1b      	ldr	r3, [pc, #108]	@ (800a788 <HAL_RCC_OscConfig+0x4b4>)
 800a71a:	2201      	movs	r2, #1
 800a71c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a71e:	f7fd f885 	bl	800782c <HAL_GetTick>
 800a722:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a724:	e008      	b.n	800a738 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a726:	f7fd f881 	bl	800782c <HAL_GetTick>
 800a72a:	4602      	mov	r2, r0
 800a72c:	693b      	ldr	r3, [r7, #16]
 800a72e:	1ad3      	subs	r3, r2, r3
 800a730:	2b02      	cmp	r3, #2
 800a732:	d901      	bls.n	800a738 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800a734:	2303      	movs	r3, #3
 800a736:	e064      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a738:	4b11      	ldr	r3, [pc, #68]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a740:	2b00      	cmp	r3, #0
 800a742:	d0f0      	beq.n	800a726 <HAL_RCC_OscConfig+0x452>
 800a744:	e05c      	b.n	800a800 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a746:	4b10      	ldr	r3, [pc, #64]	@ (800a788 <HAL_RCC_OscConfig+0x4b4>)
 800a748:	2200      	movs	r2, #0
 800a74a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a74c:	f7fd f86e 	bl	800782c <HAL_GetTick>
 800a750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a752:	e008      	b.n	800a766 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a754:	f7fd f86a 	bl	800782c <HAL_GetTick>
 800a758:	4602      	mov	r2, r0
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	1ad3      	subs	r3, r2, r3
 800a75e:	2b02      	cmp	r3, #2
 800a760:	d901      	bls.n	800a766 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800a762:	2303      	movs	r3, #3
 800a764:	e04d      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a766:	4b06      	ldr	r3, [pc, #24]	@ (800a780 <HAL_RCC_OscConfig+0x4ac>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d1f0      	bne.n	800a754 <HAL_RCC_OscConfig+0x480>
 800a772:	e045      	b.n	800a800 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	699b      	ldr	r3, [r3, #24]
 800a778:	2b01      	cmp	r3, #1
 800a77a:	d107      	bne.n	800a78c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800a77c:	2301      	movs	r3, #1
 800a77e:	e040      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
 800a780:	40023800 	.word	0x40023800
 800a784:	40007000 	.word	0x40007000
 800a788:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a78c:	4b1f      	ldr	r3, [pc, #124]	@ (800a80c <HAL_RCC_OscConfig+0x538>)
 800a78e:	685b      	ldr	r3, [r3, #4]
 800a790:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	699b      	ldr	r3, [r3, #24]
 800a796:	2b01      	cmp	r3, #1
 800a798:	d030      	beq.n	800a7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a7a4:	429a      	cmp	r2, r3
 800a7a6:	d129      	bne.n	800a7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a7b2:	429a      	cmp	r2, r3
 800a7b4:	d122      	bne.n	800a7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a7b6:	68fa      	ldr	r2, [r7, #12]
 800a7b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a7bc:	4013      	ands	r3, r2
 800a7be:	687a      	ldr	r2, [r7, #4]
 800a7c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a7c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d119      	bne.n	800a7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7d2:	085b      	lsrs	r3, r3, #1
 800a7d4:	3b01      	subs	r3, #1
 800a7d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d10f      	bne.n	800a7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	d107      	bne.n	800a7fc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7f6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	d001      	beq.n	800a800 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	e000      	b.n	800a802 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800a800:	2300      	movs	r3, #0
}
 800a802:	4618      	mov	r0, r3
 800a804:	3718      	adds	r7, #24
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}
 800a80a:	bf00      	nop
 800a80c:	40023800 	.word	0x40023800

0800a810 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b082      	sub	sp, #8
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d101      	bne.n	800a822 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a81e:	2301      	movs	r3, #1
 800a820:	e07b      	b.n	800a91a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a826:	2b00      	cmp	r3, #0
 800a828:	d108      	bne.n	800a83c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a832:	d009      	beq.n	800a848 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2200      	movs	r2, #0
 800a838:	61da      	str	r2, [r3, #28]
 800a83a:	e005      	b.n	800a848 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2200      	movs	r2, #0
 800a840:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2200      	movs	r2, #0
 800a846:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2200      	movs	r2, #0
 800a84c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a854:	b2db      	uxtb	r3, r3
 800a856:	2b00      	cmp	r3, #0
 800a858:	d106      	bne.n	800a868 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2200      	movs	r2, #0
 800a85e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f7fc fa1a 	bl	8006c9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2202      	movs	r2, #2
 800a86c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	681a      	ldr	r2, [r3, #0]
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a87e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	685b      	ldr	r3, [r3, #4]
 800a884:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	689b      	ldr	r3, [r3, #8]
 800a88c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a890:	431a      	orrs	r2, r3
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	68db      	ldr	r3, [r3, #12]
 800a896:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a89a:	431a      	orrs	r2, r3
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	691b      	ldr	r3, [r3, #16]
 800a8a0:	f003 0302 	and.w	r3, r3, #2
 800a8a4:	431a      	orrs	r2, r3
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	695b      	ldr	r3, [r3, #20]
 800a8aa:	f003 0301 	and.w	r3, r3, #1
 800a8ae:	431a      	orrs	r2, r3
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	699b      	ldr	r3, [r3, #24]
 800a8b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a8b8:	431a      	orrs	r2, r3
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	69db      	ldr	r3, [r3, #28]
 800a8be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a8c2:	431a      	orrs	r2, r3
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6a1b      	ldr	r3, [r3, #32]
 800a8c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8cc:	ea42 0103 	orr.w	r1, r2, r3
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	430a      	orrs	r2, r1
 800a8de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	699b      	ldr	r3, [r3, #24]
 800a8e4:	0c1b      	lsrs	r3, r3, #16
 800a8e6:	f003 0104 	and.w	r1, r3, #4
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8ee:	f003 0210 	and.w	r2, r3, #16
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	430a      	orrs	r2, r1
 800a8f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	69da      	ldr	r2, [r3, #28]
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a908:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2201      	movs	r2, #1
 800a914:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800a918:	2300      	movs	r3, #0
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3708      	adds	r7, #8
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}

0800a922 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a922:	b580      	push	{r7, lr}
 800a924:	b088      	sub	sp, #32
 800a926:	af00      	add	r7, sp, #0
 800a928:	60f8      	str	r0, [r7, #12]
 800a92a:	60b9      	str	r1, [r7, #8]
 800a92c:	603b      	str	r3, [r7, #0]
 800a92e:	4613      	mov	r3, r2
 800a930:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a932:	f7fc ff7b 	bl	800782c <HAL_GetTick>
 800a936:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a938:	88fb      	ldrh	r3, [r7, #6]
 800a93a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a942:	b2db      	uxtb	r3, r3
 800a944:	2b01      	cmp	r3, #1
 800a946:	d001      	beq.n	800a94c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a948:	2302      	movs	r3, #2
 800a94a:	e12a      	b.n	800aba2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d002      	beq.n	800a958 <HAL_SPI_Transmit+0x36>
 800a952:	88fb      	ldrh	r3, [r7, #6]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d101      	bne.n	800a95c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a958:	2301      	movs	r3, #1
 800a95a:	e122      	b.n	800aba2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a962:	2b01      	cmp	r3, #1
 800a964:	d101      	bne.n	800a96a <HAL_SPI_Transmit+0x48>
 800a966:	2302      	movs	r3, #2
 800a968:	e11b      	b.n	800aba2 <HAL_SPI_Transmit+0x280>
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	2201      	movs	r2, #1
 800a96e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	2203      	movs	r2, #3
 800a976:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2200      	movs	r2, #0
 800a97e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	68ba      	ldr	r2, [r7, #8]
 800a984:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	88fa      	ldrh	r2, [r7, #6]
 800a98a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	88fa      	ldrh	r2, [r7, #6]
 800a990:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2200      	movs	r2, #0
 800a996:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	2200      	movs	r2, #0
 800a99c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9b8:	d10f      	bne.n	800a9da <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	681a      	ldr	r2, [r3, #0]
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a9c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	681a      	ldr	r2, [r3, #0]
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a9d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9e4:	2b40      	cmp	r3, #64	@ 0x40
 800a9e6:	d007      	beq.n	800a9f8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	681a      	ldr	r2, [r3, #0]
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a9f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	68db      	ldr	r3, [r3, #12]
 800a9fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa00:	d152      	bne.n	800aaa8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	685b      	ldr	r3, [r3, #4]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d002      	beq.n	800aa10 <HAL_SPI_Transmit+0xee>
 800aa0a:	8b7b      	ldrh	r3, [r7, #26]
 800aa0c:	2b01      	cmp	r3, #1
 800aa0e:	d145      	bne.n	800aa9c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa14:	881a      	ldrh	r2, [r3, #0]
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa20:	1c9a      	adds	r2, r3, #2
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	3b01      	subs	r3, #1
 800aa2e:	b29a      	uxth	r2, r3
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800aa34:	e032      	b.n	800aa9c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	689b      	ldr	r3, [r3, #8]
 800aa3c:	f003 0302 	and.w	r3, r3, #2
 800aa40:	2b02      	cmp	r3, #2
 800aa42:	d112      	bne.n	800aa6a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa48:	881a      	ldrh	r2, [r3, #0]
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa54:	1c9a      	adds	r2, r3, #2
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aa5e:	b29b      	uxth	r3, r3
 800aa60:	3b01      	subs	r3, #1
 800aa62:	b29a      	uxth	r2, r3
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	86da      	strh	r2, [r3, #54]	@ 0x36
 800aa68:	e018      	b.n	800aa9c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aa6a:	f7fc fedf 	bl	800782c <HAL_GetTick>
 800aa6e:	4602      	mov	r2, r0
 800aa70:	69fb      	ldr	r3, [r7, #28]
 800aa72:	1ad3      	subs	r3, r2, r3
 800aa74:	683a      	ldr	r2, [r7, #0]
 800aa76:	429a      	cmp	r2, r3
 800aa78:	d803      	bhi.n	800aa82 <HAL_SPI_Transmit+0x160>
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa80:	d102      	bne.n	800aa88 <HAL_SPI_Transmit+0x166>
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d109      	bne.n	800aa9c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	2200      	movs	r2, #0
 800aa94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800aa98:	2303      	movs	r3, #3
 800aa9a:	e082      	b.n	800aba2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aaa0:	b29b      	uxth	r3, r3
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d1c7      	bne.n	800aa36 <HAL_SPI_Transmit+0x114>
 800aaa6:	e053      	b.n	800ab50 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d002      	beq.n	800aab6 <HAL_SPI_Transmit+0x194>
 800aab0:	8b7b      	ldrh	r3, [r7, #26]
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	d147      	bne.n	800ab46 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	330c      	adds	r3, #12
 800aac0:	7812      	ldrb	r2, [r2, #0]
 800aac2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aac8:	1c5a      	adds	r2, r3, #1
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	3b01      	subs	r3, #1
 800aad6:	b29a      	uxth	r2, r3
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800aadc:	e033      	b.n	800ab46 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	689b      	ldr	r3, [r3, #8]
 800aae4:	f003 0302 	and.w	r3, r3, #2
 800aae8:	2b02      	cmp	r3, #2
 800aaea:	d113      	bne.n	800ab14 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	330c      	adds	r3, #12
 800aaf6:	7812      	ldrb	r2, [r2, #0]
 800aaf8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aafe:	1c5a      	adds	r2, r3, #1
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab08:	b29b      	uxth	r3, r3
 800ab0a:	3b01      	subs	r3, #1
 800ab0c:	b29a      	uxth	r2, r3
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	86da      	strh	r2, [r3, #54]	@ 0x36
 800ab12:	e018      	b.n	800ab46 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab14:	f7fc fe8a 	bl	800782c <HAL_GetTick>
 800ab18:	4602      	mov	r2, r0
 800ab1a:	69fb      	ldr	r3, [r7, #28]
 800ab1c:	1ad3      	subs	r3, r2, r3
 800ab1e:	683a      	ldr	r2, [r7, #0]
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d803      	bhi.n	800ab2c <HAL_SPI_Transmit+0x20a>
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab2a:	d102      	bne.n	800ab32 <HAL_SPI_Transmit+0x210>
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d109      	bne.n	800ab46 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	2201      	movs	r2, #1
 800ab36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ab42:	2303      	movs	r3, #3
 800ab44:	e02d      	b.n	800aba2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab4a:	b29b      	uxth	r3, r3
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d1c6      	bne.n	800aade <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ab50:	69fa      	ldr	r2, [r7, #28]
 800ab52:	6839      	ldr	r1, [r7, #0]
 800ab54:	68f8      	ldr	r0, [r7, #12]
 800ab56:	f000 f9f9 	bl	800af4c <SPI_EndRxTxTransaction>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d002      	beq.n	800ab66 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	2220      	movs	r2, #32
 800ab64:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	689b      	ldr	r3, [r3, #8]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d10a      	bne.n	800ab84 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ab6e:	2300      	movs	r3, #0
 800ab70:	617b      	str	r3, [r7, #20]
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	68db      	ldr	r3, [r3, #12]
 800ab78:	617b      	str	r3, [r7, #20]
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	689b      	ldr	r3, [r3, #8]
 800ab80:	617b      	str	r3, [r7, #20]
 800ab82:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2201      	movs	r2, #1
 800ab88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2200      	movs	r2, #0
 800ab90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d001      	beq.n	800aba0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	e000      	b.n	800aba2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800aba0:	2300      	movs	r3, #0
  }
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3720      	adds	r7, #32
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}
	...

0800abac <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b084      	sub	sp, #16
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	60f8      	str	r0, [r7, #12]
 800abb4:	60b9      	str	r1, [r7, #8]
 800abb6:	4613      	mov	r3, r2
 800abb8:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800abc0:	b2db      	uxtb	r3, r3
 800abc2:	2b01      	cmp	r3, #1
 800abc4:	d001      	beq.n	800abca <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800abc6:	2302      	movs	r3, #2
 800abc8:	e097      	b.n	800acfa <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d002      	beq.n	800abd6 <HAL_SPI_Transmit_DMA+0x2a>
 800abd0:	88fb      	ldrh	r3, [r7, #6]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d101      	bne.n	800abda <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800abd6:	2301      	movs	r3, #1
 800abd8:	e08f      	b.n	800acfa <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800abe0:	2b01      	cmp	r3, #1
 800abe2:	d101      	bne.n	800abe8 <HAL_SPI_Transmit_DMA+0x3c>
 800abe4:	2302      	movs	r3, #2
 800abe6:	e088      	b.n	800acfa <HAL_SPI_Transmit_DMA+0x14e>
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	2201      	movs	r2, #1
 800abec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	2203      	movs	r2, #3
 800abf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2200      	movs	r2, #0
 800abfc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	68ba      	ldr	r2, [r7, #8]
 800ac02:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	88fa      	ldrh	r2, [r7, #6]
 800ac08:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	88fa      	ldrh	r2, [r7, #6]
 800ac0e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	2200      	movs	r2, #0
 800ac14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	2200      	movs	r2, #0
 800ac26:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	689b      	ldr	r3, [r3, #8]
 800ac32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac36:	d10f      	bne.n	800ac58 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	681a      	ldr	r2, [r3, #0]
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	681a      	ldr	r2, [r3, #0]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac56:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac5c:	4a29      	ldr	r2, [pc, #164]	@ (800ad04 <HAL_SPI_Transmit_DMA+0x158>)
 800ac5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac64:	4a28      	ldr	r2, [pc, #160]	@ (800ad08 <HAL_SPI_Transmit_DMA+0x15c>)
 800ac66:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac6c:	4a27      	ldr	r2, [pc, #156]	@ (800ad0c <HAL_SPI_Transmit_DMA+0x160>)
 800ac6e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac74:	2200      	movs	r2, #0
 800ac76:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac80:	4619      	mov	r1, r3
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	330c      	adds	r3, #12
 800ac88:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ac8e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ac90:	f7fc ff8c 	bl	8007bac <HAL_DMA_Start_IT>
 800ac94:	4603      	mov	r3, r0
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d00b      	beq.n	800acb2 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac9e:	f043 0210 	orr.w	r2, r3, #16
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	2200      	movs	r2, #0
 800acaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800acae:	2301      	movs	r3, #1
 800acb0:	e023      	b.n	800acfa <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acbc:	2b40      	cmp	r3, #64	@ 0x40
 800acbe:	d007      	beq.n	800acd0 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	681a      	ldr	r2, [r3, #0]
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800acce:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	2200      	movs	r2, #0
 800acd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	685a      	ldr	r2, [r3, #4]
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f042 0220 	orr.w	r2, r2, #32
 800ace6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	685a      	ldr	r2, [r3, #4]
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	f042 0202 	orr.w	r2, r2, #2
 800acf6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800acf8:	2300      	movs	r3, #0
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	3710      	adds	r7, #16
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop
 800ad04:	0800ade1 	.word	0x0800ade1
 800ad08:	0800ad39 	.word	0x0800ad39
 800ad0c:	0800adfd 	.word	0x0800adfd

0800ad10 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ad10:	b480      	push	{r7}
 800ad12:	b083      	sub	sp, #12
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800ad18:	bf00      	nop
 800ad1a:	370c      	adds	r7, #12
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad22:	4770      	bx	lr

0800ad24 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b083      	sub	sp, #12
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800ad2c:	bf00      	nop
 800ad2e:	370c      	adds	r7, #12
 800ad30:	46bd      	mov	sp, r7
 800ad32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad36:	4770      	bx	lr

0800ad38 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b086      	sub	sp, #24
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad44:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ad46:	f7fc fd71 	bl	800782c <HAL_GetTick>
 800ad4a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad5a:	d03b      	beq.n	800add4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ad5c:	697b      	ldr	r3, [r7, #20]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	685a      	ldr	r2, [r3, #4]
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	f022 0220 	bic.w	r2, r2, #32
 800ad6a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	685a      	ldr	r2, [r3, #4]
 800ad72:	697b      	ldr	r3, [r7, #20]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f022 0202 	bic.w	r2, r2, #2
 800ad7a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ad7c:	693a      	ldr	r2, [r7, #16]
 800ad7e:	2164      	movs	r1, #100	@ 0x64
 800ad80:	6978      	ldr	r0, [r7, #20]
 800ad82:	f000 f8e3 	bl	800af4c <SPI_EndRxTxTransaction>
 800ad86:	4603      	mov	r3, r0
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d005      	beq.n	800ad98 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad90:	f043 0220 	orr.w	r2, r3, #32
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ad98:	697b      	ldr	r3, [r7, #20]
 800ad9a:	689b      	ldr	r3, [r3, #8]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d10a      	bne.n	800adb6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ada0:	2300      	movs	r3, #0
 800ada2:	60fb      	str	r3, [r7, #12]
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	68db      	ldr	r3, [r3, #12]
 800adaa:	60fb      	str	r3, [r7, #12]
 800adac:	697b      	ldr	r3, [r7, #20]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	689b      	ldr	r3, [r3, #8]
 800adb2:	60fb      	str	r3, [r7, #12]
 800adb4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800adb6:	697b      	ldr	r3, [r7, #20]
 800adb8:	2200      	movs	r2, #0
 800adba:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800adbc:	697b      	ldr	r3, [r7, #20]
 800adbe:	2201      	movs	r2, #1
 800adc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d003      	beq.n	800add4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800adcc:	6978      	ldr	r0, [r7, #20]
 800adce:	f7ff ffa9 	bl	800ad24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800add2:	e002      	b.n	800adda <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800add4:	6978      	ldr	r0, [r7, #20]
 800add6:	f7fa fa0b 	bl	80051f0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800adda:	3718      	adds	r7, #24
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}

0800ade0 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b084      	sub	sp, #16
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adec:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800adee:	68f8      	ldr	r0, [r7, #12]
 800adf0:	f7ff ff8e 	bl	800ad10 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800adf4:	bf00      	nop
 800adf6:	3710      	adds	r7, #16
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bd80      	pop	{r7, pc}

0800adfc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae08:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	685a      	ldr	r2, [r3, #4]
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f022 0203 	bic.w	r2, r2, #3
 800ae18:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae1e:	f043 0210 	orr.w	r2, r3, #16
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	2201      	movs	r2, #1
 800ae2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ae2e:	68f8      	ldr	r0, [r7, #12]
 800ae30:	f7ff ff78 	bl	800ad24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ae34:	bf00      	nop
 800ae36:	3710      	adds	r7, #16
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}

0800ae3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b088      	sub	sp, #32
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	60f8      	str	r0, [r7, #12]
 800ae44:	60b9      	str	r1, [r7, #8]
 800ae46:	603b      	str	r3, [r7, #0]
 800ae48:	4613      	mov	r3, r2
 800ae4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ae4c:	f7fc fcee 	bl	800782c <HAL_GetTick>
 800ae50:	4602      	mov	r2, r0
 800ae52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae54:	1a9b      	subs	r3, r3, r2
 800ae56:	683a      	ldr	r2, [r7, #0]
 800ae58:	4413      	add	r3, r2
 800ae5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ae5c:	f7fc fce6 	bl	800782c <HAL_GetTick>
 800ae60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ae62:	4b39      	ldr	r3, [pc, #228]	@ (800af48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	015b      	lsls	r3, r3, #5
 800ae68:	0d1b      	lsrs	r3, r3, #20
 800ae6a:	69fa      	ldr	r2, [r7, #28]
 800ae6c:	fb02 f303 	mul.w	r3, r2, r3
 800ae70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ae72:	e054      	b.n	800af1e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae7a:	d050      	beq.n	800af1e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ae7c:	f7fc fcd6 	bl	800782c <HAL_GetTick>
 800ae80:	4602      	mov	r2, r0
 800ae82:	69bb      	ldr	r3, [r7, #24]
 800ae84:	1ad3      	subs	r3, r2, r3
 800ae86:	69fa      	ldr	r2, [r7, #28]
 800ae88:	429a      	cmp	r2, r3
 800ae8a:	d902      	bls.n	800ae92 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ae8c:	69fb      	ldr	r3, [r7, #28]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d13d      	bne.n	800af0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	685a      	ldr	r2, [r3, #4]
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800aea0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	685b      	ldr	r3, [r3, #4]
 800aea6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aeaa:	d111      	bne.n	800aed0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	689b      	ldr	r3, [r3, #8]
 800aeb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aeb4:	d004      	beq.n	800aec0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	689b      	ldr	r3, [r3, #8]
 800aeba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aebe:	d107      	bne.n	800aed0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	681a      	ldr	r2, [r3, #0]
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aece:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aed4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aed8:	d10f      	bne.n	800aefa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	681a      	ldr	r2, [r3, #0]
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800aee8:	601a      	str	r2, [r3, #0]
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	681a      	ldr	r2, [r3, #0]
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800aef8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	2201      	movs	r2, #1
 800aefe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2200      	movs	r2, #0
 800af06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800af0a:	2303      	movs	r3, #3
 800af0c:	e017      	b.n	800af3e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d101      	bne.n	800af18 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800af14:	2300      	movs	r3, #0
 800af16:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	3b01      	subs	r3, #1
 800af1c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	689a      	ldr	r2, [r3, #8]
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	4013      	ands	r3, r2
 800af28:	68ba      	ldr	r2, [r7, #8]
 800af2a:	429a      	cmp	r2, r3
 800af2c:	bf0c      	ite	eq
 800af2e:	2301      	moveq	r3, #1
 800af30:	2300      	movne	r3, #0
 800af32:	b2db      	uxtb	r3, r3
 800af34:	461a      	mov	r2, r3
 800af36:	79fb      	ldrb	r3, [r7, #7]
 800af38:	429a      	cmp	r2, r3
 800af3a:	d19b      	bne.n	800ae74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800af3c:	2300      	movs	r3, #0
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3720      	adds	r7, #32
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
 800af46:	bf00      	nop
 800af48:	2000003c 	.word	0x2000003c

0800af4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b088      	sub	sp, #32
 800af50:	af02      	add	r7, sp, #8
 800af52:	60f8      	str	r0, [r7, #12]
 800af54:	60b9      	str	r1, [r7, #8]
 800af56:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	9300      	str	r3, [sp, #0]
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	2201      	movs	r2, #1
 800af60:	2102      	movs	r1, #2
 800af62:	68f8      	ldr	r0, [r7, #12]
 800af64:	f7ff ff6a 	bl	800ae3c <SPI_WaitFlagStateUntilTimeout>
 800af68:	4603      	mov	r3, r0
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d007      	beq.n	800af7e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af72:	f043 0220 	orr.w	r2, r3, #32
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800af7a:	2303      	movs	r3, #3
 800af7c:	e032      	b.n	800afe4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800af7e:	4b1b      	ldr	r3, [pc, #108]	@ (800afec <SPI_EndRxTxTransaction+0xa0>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	4a1b      	ldr	r2, [pc, #108]	@ (800aff0 <SPI_EndRxTxTransaction+0xa4>)
 800af84:	fba2 2303 	umull	r2, r3, r2, r3
 800af88:	0d5b      	lsrs	r3, r3, #21
 800af8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800af8e:	fb02 f303 	mul.w	r3, r2, r3
 800af92:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	685b      	ldr	r3, [r3, #4]
 800af98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800af9c:	d112      	bne.n	800afc4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	9300      	str	r3, [sp, #0]
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	2200      	movs	r2, #0
 800afa6:	2180      	movs	r1, #128	@ 0x80
 800afa8:	68f8      	ldr	r0, [r7, #12]
 800afaa:	f7ff ff47 	bl	800ae3c <SPI_WaitFlagStateUntilTimeout>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d016      	beq.n	800afe2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afb8:	f043 0220 	orr.w	r2, r3, #32
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800afc0:	2303      	movs	r3, #3
 800afc2:	e00f      	b.n	800afe4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800afc4:	697b      	ldr	r3, [r7, #20]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d00a      	beq.n	800afe0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	3b01      	subs	r3, #1
 800afce:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	689b      	ldr	r3, [r3, #8]
 800afd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800afda:	2b80      	cmp	r3, #128	@ 0x80
 800afdc:	d0f2      	beq.n	800afc4 <SPI_EndRxTxTransaction+0x78>
 800afde:	e000      	b.n	800afe2 <SPI_EndRxTxTransaction+0x96>
        break;
 800afe0:	bf00      	nop
  }

  return HAL_OK;
 800afe2:	2300      	movs	r3, #0
}
 800afe4:	4618      	mov	r0, r3
 800afe6:	3718      	adds	r7, #24
 800afe8:	46bd      	mov	sp, r7
 800afea:	bd80      	pop	{r7, pc}
 800afec:	2000003c 	.word	0x2000003c
 800aff0:	165e9f81 	.word	0x165e9f81

0800aff4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b082      	sub	sp, #8
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d101      	bne.n	800b006 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b002:	2301      	movs	r3, #1
 800b004:	e041      	b.n	800b08a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b00c:	b2db      	uxtb	r3, r3
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d106      	bne.n	800b020 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2200      	movs	r2, #0
 800b016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f7fc f91a 	bl	8007254 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2202      	movs	r2, #2
 800b024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681a      	ldr	r2, [r3, #0]
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	3304      	adds	r3, #4
 800b030:	4619      	mov	r1, r3
 800b032:	4610      	mov	r0, r2
 800b034:	f000 fae6 	bl	800b604 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2201      	movs	r2, #1
 800b03c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	2201      	movs	r2, #1
 800b044:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2201      	movs	r2, #1
 800b04c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	2201      	movs	r2, #1
 800b054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2201      	movs	r2, #1
 800b05c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2201      	movs	r2, #1
 800b064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2201      	movs	r2, #1
 800b06c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2201      	movs	r2, #1
 800b074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2201      	movs	r2, #1
 800b07c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2201      	movs	r2, #1
 800b084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b088:	2300      	movs	r3, #0
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3708      	adds	r7, #8
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}
	...

0800b094 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b094:	b480      	push	{r7}
 800b096:	b085      	sub	sp, #20
 800b098:	af00      	add	r7, sp, #0
 800b09a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b0a2:	b2db      	uxtb	r3, r3
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d001      	beq.n	800b0ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b0a8:	2301      	movs	r3, #1
 800b0aa:	e046      	b.n	800b13a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2202      	movs	r2, #2
 800b0b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	4a23      	ldr	r2, [pc, #140]	@ (800b148 <HAL_TIM_Base_Start+0xb4>)
 800b0ba:	4293      	cmp	r3, r2
 800b0bc:	d022      	beq.n	800b104 <HAL_TIM_Base_Start+0x70>
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b0c6:	d01d      	beq.n	800b104 <HAL_TIM_Base_Start+0x70>
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	4a1f      	ldr	r2, [pc, #124]	@ (800b14c <HAL_TIM_Base_Start+0xb8>)
 800b0ce:	4293      	cmp	r3, r2
 800b0d0:	d018      	beq.n	800b104 <HAL_TIM_Base_Start+0x70>
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	4a1e      	ldr	r2, [pc, #120]	@ (800b150 <HAL_TIM_Base_Start+0xbc>)
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d013      	beq.n	800b104 <HAL_TIM_Base_Start+0x70>
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	4a1c      	ldr	r2, [pc, #112]	@ (800b154 <HAL_TIM_Base_Start+0xc0>)
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	d00e      	beq.n	800b104 <HAL_TIM_Base_Start+0x70>
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	4a1b      	ldr	r2, [pc, #108]	@ (800b158 <HAL_TIM_Base_Start+0xc4>)
 800b0ec:	4293      	cmp	r3, r2
 800b0ee:	d009      	beq.n	800b104 <HAL_TIM_Base_Start+0x70>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	4a19      	ldr	r2, [pc, #100]	@ (800b15c <HAL_TIM_Base_Start+0xc8>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d004      	beq.n	800b104 <HAL_TIM_Base_Start+0x70>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4a18      	ldr	r2, [pc, #96]	@ (800b160 <HAL_TIM_Base_Start+0xcc>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d111      	bne.n	800b128 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	689b      	ldr	r3, [r3, #8]
 800b10a:	f003 0307 	and.w	r3, r3, #7
 800b10e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	2b06      	cmp	r3, #6
 800b114:	d010      	beq.n	800b138 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	681a      	ldr	r2, [r3, #0]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f042 0201 	orr.w	r2, r2, #1
 800b124:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b126:	e007      	b.n	800b138 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	681a      	ldr	r2, [r3, #0]
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f042 0201 	orr.w	r2, r2, #1
 800b136:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b138:	2300      	movs	r3, #0
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3714      	adds	r7, #20
 800b13e:	46bd      	mov	sp, r7
 800b140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b144:	4770      	bx	lr
 800b146:	bf00      	nop
 800b148:	40010000 	.word	0x40010000
 800b14c:	40000400 	.word	0x40000400
 800b150:	40000800 	.word	0x40000800
 800b154:	40000c00 	.word	0x40000c00
 800b158:	40010400 	.word	0x40010400
 800b15c:	40014000 	.word	0x40014000
 800b160:	40001800 	.word	0x40001800

0800b164 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b164:	b480      	push	{r7}
 800b166:	b085      	sub	sp, #20
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b172:	b2db      	uxtb	r3, r3
 800b174:	2b01      	cmp	r3, #1
 800b176:	d001      	beq.n	800b17c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b178:	2301      	movs	r3, #1
 800b17a:	e04e      	b.n	800b21a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	2202      	movs	r2, #2
 800b180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	68da      	ldr	r2, [r3, #12]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f042 0201 	orr.w	r2, r2, #1
 800b192:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	4a23      	ldr	r2, [pc, #140]	@ (800b228 <HAL_TIM_Base_Start_IT+0xc4>)
 800b19a:	4293      	cmp	r3, r2
 800b19c:	d022      	beq.n	800b1e4 <HAL_TIM_Base_Start_IT+0x80>
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1a6:	d01d      	beq.n	800b1e4 <HAL_TIM_Base_Start_IT+0x80>
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	4a1f      	ldr	r2, [pc, #124]	@ (800b22c <HAL_TIM_Base_Start_IT+0xc8>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d018      	beq.n	800b1e4 <HAL_TIM_Base_Start_IT+0x80>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	4a1e      	ldr	r2, [pc, #120]	@ (800b230 <HAL_TIM_Base_Start_IT+0xcc>)
 800b1b8:	4293      	cmp	r3, r2
 800b1ba:	d013      	beq.n	800b1e4 <HAL_TIM_Base_Start_IT+0x80>
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4a1c      	ldr	r2, [pc, #112]	@ (800b234 <HAL_TIM_Base_Start_IT+0xd0>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d00e      	beq.n	800b1e4 <HAL_TIM_Base_Start_IT+0x80>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	4a1b      	ldr	r2, [pc, #108]	@ (800b238 <HAL_TIM_Base_Start_IT+0xd4>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	d009      	beq.n	800b1e4 <HAL_TIM_Base_Start_IT+0x80>
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	4a19      	ldr	r2, [pc, #100]	@ (800b23c <HAL_TIM_Base_Start_IT+0xd8>)
 800b1d6:	4293      	cmp	r3, r2
 800b1d8:	d004      	beq.n	800b1e4 <HAL_TIM_Base_Start_IT+0x80>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	4a18      	ldr	r2, [pc, #96]	@ (800b240 <HAL_TIM_Base_Start_IT+0xdc>)
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	d111      	bne.n	800b208 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	689b      	ldr	r3, [r3, #8]
 800b1ea:	f003 0307 	and.w	r3, r3, #7
 800b1ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	2b06      	cmp	r3, #6
 800b1f4:	d010      	beq.n	800b218 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	681a      	ldr	r2, [r3, #0]
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	f042 0201 	orr.w	r2, r2, #1
 800b204:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b206:	e007      	b.n	800b218 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	681a      	ldr	r2, [r3, #0]
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f042 0201 	orr.w	r2, r2, #1
 800b216:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b218:	2300      	movs	r3, #0
}
 800b21a:	4618      	mov	r0, r3
 800b21c:	3714      	adds	r7, #20
 800b21e:	46bd      	mov	sp, r7
 800b220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b224:	4770      	bx	lr
 800b226:	bf00      	nop
 800b228:	40010000 	.word	0x40010000
 800b22c:	40000400 	.word	0x40000400
 800b230:	40000800 	.word	0x40000800
 800b234:	40000c00 	.word	0x40000c00
 800b238:	40010400 	.word	0x40010400
 800b23c:	40014000 	.word	0x40014000
 800b240:	40001800 	.word	0x40001800

0800b244 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b244:	b580      	push	{r7, lr}
 800b246:	b084      	sub	sp, #16
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	68db      	ldr	r3, [r3, #12]
 800b252:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	691b      	ldr	r3, [r3, #16]
 800b25a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	f003 0302 	and.w	r3, r3, #2
 800b262:	2b00      	cmp	r3, #0
 800b264:	d020      	beq.n	800b2a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	f003 0302 	and.w	r3, r3, #2
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d01b      	beq.n	800b2a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	f06f 0202 	mvn.w	r2, #2
 800b278:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2201      	movs	r2, #1
 800b27e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	699b      	ldr	r3, [r3, #24]
 800b286:	f003 0303 	and.w	r3, r3, #3
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d003      	beq.n	800b296 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f000 f999 	bl	800b5c6 <HAL_TIM_IC_CaptureCallback>
 800b294:	e005      	b.n	800b2a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	f000 f98b 	bl	800b5b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b29c:	6878      	ldr	r0, [r7, #4]
 800b29e:	f000 f99c 	bl	800b5da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	f003 0304 	and.w	r3, r3, #4
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d020      	beq.n	800b2f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	f003 0304 	and.w	r3, r3, #4
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d01b      	beq.n	800b2f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f06f 0204 	mvn.w	r2, #4
 800b2c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2202      	movs	r2, #2
 800b2ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	699b      	ldr	r3, [r3, #24]
 800b2d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d003      	beq.n	800b2e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f000 f973 	bl	800b5c6 <HAL_TIM_IC_CaptureCallback>
 800b2e0:	e005      	b.n	800b2ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b2e2:	6878      	ldr	r0, [r7, #4]
 800b2e4:	f000 f965 	bl	800b5b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f000 f976 	bl	800b5da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b2f4:	68bb      	ldr	r3, [r7, #8]
 800b2f6:	f003 0308 	and.w	r3, r3, #8
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d020      	beq.n	800b340 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	f003 0308 	and.w	r3, r3, #8
 800b304:	2b00      	cmp	r3, #0
 800b306:	d01b      	beq.n	800b340 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f06f 0208 	mvn.w	r2, #8
 800b310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2204      	movs	r2, #4
 800b316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	69db      	ldr	r3, [r3, #28]
 800b31e:	f003 0303 	and.w	r3, r3, #3
 800b322:	2b00      	cmp	r3, #0
 800b324:	d003      	beq.n	800b32e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f000 f94d 	bl	800b5c6 <HAL_TIM_IC_CaptureCallback>
 800b32c:	e005      	b.n	800b33a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b32e:	6878      	ldr	r0, [r7, #4]
 800b330:	f000 f93f 	bl	800b5b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f000 f950 	bl	800b5da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2200      	movs	r2, #0
 800b33e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	f003 0310 	and.w	r3, r3, #16
 800b346:	2b00      	cmp	r3, #0
 800b348:	d020      	beq.n	800b38c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	f003 0310 	and.w	r3, r3, #16
 800b350:	2b00      	cmp	r3, #0
 800b352:	d01b      	beq.n	800b38c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f06f 0210 	mvn.w	r2, #16
 800b35c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2208      	movs	r2, #8
 800b362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	69db      	ldr	r3, [r3, #28]
 800b36a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d003      	beq.n	800b37a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b372:	6878      	ldr	r0, [r7, #4]
 800b374:	f000 f927 	bl	800b5c6 <HAL_TIM_IC_CaptureCallback>
 800b378:	e005      	b.n	800b386 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b37a:	6878      	ldr	r0, [r7, #4]
 800b37c:	f000 f919 	bl	800b5b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f000 f92a 	bl	800b5da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	2200      	movs	r2, #0
 800b38a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	f003 0301 	and.w	r3, r3, #1
 800b392:	2b00      	cmp	r3, #0
 800b394:	d00c      	beq.n	800b3b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	f003 0301 	and.w	r3, r3, #1
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d007      	beq.n	800b3b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f06f 0201 	mvn.w	r2, #1
 800b3a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f7f9 fee6 	bl	800517c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d00c      	beq.n	800b3d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d007      	beq.n	800b3d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800b3cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f000 fae4 	bl	800b99c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d00c      	beq.n	800b3f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d007      	beq.n	800b3f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b3f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b3f2:	6878      	ldr	r0, [r7, #4]
 800b3f4:	f000 f8fb 	bl	800b5ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	f003 0320 	and.w	r3, r3, #32
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d00c      	beq.n	800b41c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	f003 0320 	and.w	r3, r3, #32
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d007      	beq.n	800b41c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	f06f 0220 	mvn.w	r2, #32
 800b414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f000 fab6 	bl	800b988 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b41c:	bf00      	nop
 800b41e:	3710      	adds	r7, #16
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}

0800b424 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b084      	sub	sp, #16
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
 800b42c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b42e:	2300      	movs	r3, #0
 800b430:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b438:	2b01      	cmp	r3, #1
 800b43a:	d101      	bne.n	800b440 <HAL_TIM_ConfigClockSource+0x1c>
 800b43c:	2302      	movs	r3, #2
 800b43e:	e0b4      	b.n	800b5aa <HAL_TIM_ConfigClockSource+0x186>
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2201      	movs	r2, #1
 800b444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2202      	movs	r2, #2
 800b44c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	689b      	ldr	r3, [r3, #8]
 800b456:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b458:	68bb      	ldr	r3, [r7, #8]
 800b45a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b45e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b466:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	68ba      	ldr	r2, [r7, #8]
 800b46e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b478:	d03e      	beq.n	800b4f8 <HAL_TIM_ConfigClockSource+0xd4>
 800b47a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b47e:	f200 8087 	bhi.w	800b590 <HAL_TIM_ConfigClockSource+0x16c>
 800b482:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b486:	f000 8086 	beq.w	800b596 <HAL_TIM_ConfigClockSource+0x172>
 800b48a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b48e:	d87f      	bhi.n	800b590 <HAL_TIM_ConfigClockSource+0x16c>
 800b490:	2b70      	cmp	r3, #112	@ 0x70
 800b492:	d01a      	beq.n	800b4ca <HAL_TIM_ConfigClockSource+0xa6>
 800b494:	2b70      	cmp	r3, #112	@ 0x70
 800b496:	d87b      	bhi.n	800b590 <HAL_TIM_ConfigClockSource+0x16c>
 800b498:	2b60      	cmp	r3, #96	@ 0x60
 800b49a:	d050      	beq.n	800b53e <HAL_TIM_ConfigClockSource+0x11a>
 800b49c:	2b60      	cmp	r3, #96	@ 0x60
 800b49e:	d877      	bhi.n	800b590 <HAL_TIM_ConfigClockSource+0x16c>
 800b4a0:	2b50      	cmp	r3, #80	@ 0x50
 800b4a2:	d03c      	beq.n	800b51e <HAL_TIM_ConfigClockSource+0xfa>
 800b4a4:	2b50      	cmp	r3, #80	@ 0x50
 800b4a6:	d873      	bhi.n	800b590 <HAL_TIM_ConfigClockSource+0x16c>
 800b4a8:	2b40      	cmp	r3, #64	@ 0x40
 800b4aa:	d058      	beq.n	800b55e <HAL_TIM_ConfigClockSource+0x13a>
 800b4ac:	2b40      	cmp	r3, #64	@ 0x40
 800b4ae:	d86f      	bhi.n	800b590 <HAL_TIM_ConfigClockSource+0x16c>
 800b4b0:	2b30      	cmp	r3, #48	@ 0x30
 800b4b2:	d064      	beq.n	800b57e <HAL_TIM_ConfigClockSource+0x15a>
 800b4b4:	2b30      	cmp	r3, #48	@ 0x30
 800b4b6:	d86b      	bhi.n	800b590 <HAL_TIM_ConfigClockSource+0x16c>
 800b4b8:	2b20      	cmp	r3, #32
 800b4ba:	d060      	beq.n	800b57e <HAL_TIM_ConfigClockSource+0x15a>
 800b4bc:	2b20      	cmp	r3, #32
 800b4be:	d867      	bhi.n	800b590 <HAL_TIM_ConfigClockSource+0x16c>
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d05c      	beq.n	800b57e <HAL_TIM_ConfigClockSource+0x15a>
 800b4c4:	2b10      	cmp	r3, #16
 800b4c6:	d05a      	beq.n	800b57e <HAL_TIM_ConfigClockSource+0x15a>
 800b4c8:	e062      	b.n	800b590 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b4da:	f000 f9b9 	bl	800b850 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	689b      	ldr	r3, [r3, #8]
 800b4e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b4ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	68ba      	ldr	r2, [r7, #8]
 800b4f4:	609a      	str	r2, [r3, #8]
      break;
 800b4f6:	e04f      	b.n	800b598 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b508:	f000 f9a2 	bl	800b850 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	689a      	ldr	r2, [r3, #8]
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b51a:	609a      	str	r2, [r3, #8]
      break;
 800b51c:	e03c      	b.n	800b598 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b52a:	461a      	mov	r2, r3
 800b52c:	f000 f916 	bl	800b75c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	2150      	movs	r1, #80	@ 0x50
 800b536:	4618      	mov	r0, r3
 800b538:	f000 f96f 	bl	800b81a <TIM_ITRx_SetConfig>
      break;
 800b53c:	e02c      	b.n	800b598 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b54a:	461a      	mov	r2, r3
 800b54c:	f000 f935 	bl	800b7ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	2160      	movs	r1, #96	@ 0x60
 800b556:	4618      	mov	r0, r3
 800b558:	f000 f95f 	bl	800b81a <TIM_ITRx_SetConfig>
      break;
 800b55c:	e01c      	b.n	800b598 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b56a:	461a      	mov	r2, r3
 800b56c:	f000 f8f6 	bl	800b75c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	2140      	movs	r1, #64	@ 0x40
 800b576:	4618      	mov	r0, r3
 800b578:	f000 f94f 	bl	800b81a <TIM_ITRx_SetConfig>
      break;
 800b57c:	e00c      	b.n	800b598 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681a      	ldr	r2, [r3, #0]
 800b582:	683b      	ldr	r3, [r7, #0]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	4619      	mov	r1, r3
 800b588:	4610      	mov	r0, r2
 800b58a:	f000 f946 	bl	800b81a <TIM_ITRx_SetConfig>
      break;
 800b58e:	e003      	b.n	800b598 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b590:	2301      	movs	r3, #1
 800b592:	73fb      	strb	r3, [r7, #15]
      break;
 800b594:	e000      	b.n	800b598 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b596:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2201      	movs	r2, #1
 800b59c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b5a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	3710      	adds	r7, #16
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}

0800b5b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b5b2:	b480      	push	{r7}
 800b5b4:	b083      	sub	sp, #12
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b5ba:	bf00      	nop
 800b5bc:	370c      	adds	r7, #12
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c4:	4770      	bx	lr

0800b5c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b5c6:	b480      	push	{r7}
 800b5c8:	b083      	sub	sp, #12
 800b5ca:	af00      	add	r7, sp, #0
 800b5cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b5ce:	bf00      	nop
 800b5d0:	370c      	adds	r7, #12
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d8:	4770      	bx	lr

0800b5da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b5da:	b480      	push	{r7}
 800b5dc:	b083      	sub	sp, #12
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b5e2:	bf00      	nop
 800b5e4:	370c      	adds	r7, #12
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ec:	4770      	bx	lr

0800b5ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b5ee:	b480      	push	{r7}
 800b5f0:	b083      	sub	sp, #12
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b5f6:	bf00      	nop
 800b5f8:	370c      	adds	r7, #12
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b600:	4770      	bx	lr
	...

0800b604 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b604:	b480      	push	{r7}
 800b606:	b085      	sub	sp, #20
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
 800b60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	4a46      	ldr	r2, [pc, #280]	@ (800b730 <TIM_Base_SetConfig+0x12c>)
 800b618:	4293      	cmp	r3, r2
 800b61a:	d013      	beq.n	800b644 <TIM_Base_SetConfig+0x40>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b622:	d00f      	beq.n	800b644 <TIM_Base_SetConfig+0x40>
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	4a43      	ldr	r2, [pc, #268]	@ (800b734 <TIM_Base_SetConfig+0x130>)
 800b628:	4293      	cmp	r3, r2
 800b62a:	d00b      	beq.n	800b644 <TIM_Base_SetConfig+0x40>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	4a42      	ldr	r2, [pc, #264]	@ (800b738 <TIM_Base_SetConfig+0x134>)
 800b630:	4293      	cmp	r3, r2
 800b632:	d007      	beq.n	800b644 <TIM_Base_SetConfig+0x40>
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	4a41      	ldr	r2, [pc, #260]	@ (800b73c <TIM_Base_SetConfig+0x138>)
 800b638:	4293      	cmp	r3, r2
 800b63a:	d003      	beq.n	800b644 <TIM_Base_SetConfig+0x40>
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	4a40      	ldr	r2, [pc, #256]	@ (800b740 <TIM_Base_SetConfig+0x13c>)
 800b640:	4293      	cmp	r3, r2
 800b642:	d108      	bne.n	800b656 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b64a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	685b      	ldr	r3, [r3, #4]
 800b650:	68fa      	ldr	r2, [r7, #12]
 800b652:	4313      	orrs	r3, r2
 800b654:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	4a35      	ldr	r2, [pc, #212]	@ (800b730 <TIM_Base_SetConfig+0x12c>)
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d02b      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b664:	d027      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	4a32      	ldr	r2, [pc, #200]	@ (800b734 <TIM_Base_SetConfig+0x130>)
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d023      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	4a31      	ldr	r2, [pc, #196]	@ (800b738 <TIM_Base_SetConfig+0x134>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d01f      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	4a30      	ldr	r2, [pc, #192]	@ (800b73c <TIM_Base_SetConfig+0x138>)
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d01b      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	4a2f      	ldr	r2, [pc, #188]	@ (800b740 <TIM_Base_SetConfig+0x13c>)
 800b682:	4293      	cmp	r3, r2
 800b684:	d017      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	4a2e      	ldr	r2, [pc, #184]	@ (800b744 <TIM_Base_SetConfig+0x140>)
 800b68a:	4293      	cmp	r3, r2
 800b68c:	d013      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	4a2d      	ldr	r2, [pc, #180]	@ (800b748 <TIM_Base_SetConfig+0x144>)
 800b692:	4293      	cmp	r3, r2
 800b694:	d00f      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	4a2c      	ldr	r2, [pc, #176]	@ (800b74c <TIM_Base_SetConfig+0x148>)
 800b69a:	4293      	cmp	r3, r2
 800b69c:	d00b      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	4a2b      	ldr	r2, [pc, #172]	@ (800b750 <TIM_Base_SetConfig+0x14c>)
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d007      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	4a2a      	ldr	r2, [pc, #168]	@ (800b754 <TIM_Base_SetConfig+0x150>)
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d003      	beq.n	800b6b6 <TIM_Base_SetConfig+0xb2>
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	4a29      	ldr	r2, [pc, #164]	@ (800b758 <TIM_Base_SetConfig+0x154>)
 800b6b2:	4293      	cmp	r3, r2
 800b6b4:	d108      	bne.n	800b6c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b6bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	68db      	ldr	r3, [r3, #12]
 800b6c2:	68fa      	ldr	r2, [r7, #12]
 800b6c4:	4313      	orrs	r3, r2
 800b6c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	695b      	ldr	r3, [r3, #20]
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	68fa      	ldr	r2, [r7, #12]
 800b6da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	689a      	ldr	r2, [r3, #8]
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	681a      	ldr	r2, [r3, #0]
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	4a10      	ldr	r2, [pc, #64]	@ (800b730 <TIM_Base_SetConfig+0x12c>)
 800b6f0:	4293      	cmp	r3, r2
 800b6f2:	d003      	beq.n	800b6fc <TIM_Base_SetConfig+0xf8>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	4a12      	ldr	r2, [pc, #72]	@ (800b740 <TIM_Base_SetConfig+0x13c>)
 800b6f8:	4293      	cmp	r3, r2
 800b6fa:	d103      	bne.n	800b704 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	691a      	ldr	r2, [r3, #16]
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2201      	movs	r2, #1
 800b708:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	691b      	ldr	r3, [r3, #16]
 800b70e:	f003 0301 	and.w	r3, r3, #1
 800b712:	2b01      	cmp	r3, #1
 800b714:	d105      	bne.n	800b722 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	691b      	ldr	r3, [r3, #16]
 800b71a:	f023 0201 	bic.w	r2, r3, #1
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	611a      	str	r2, [r3, #16]
  }
}
 800b722:	bf00      	nop
 800b724:	3714      	adds	r7, #20
 800b726:	46bd      	mov	sp, r7
 800b728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72c:	4770      	bx	lr
 800b72e:	bf00      	nop
 800b730:	40010000 	.word	0x40010000
 800b734:	40000400 	.word	0x40000400
 800b738:	40000800 	.word	0x40000800
 800b73c:	40000c00 	.word	0x40000c00
 800b740:	40010400 	.word	0x40010400
 800b744:	40014000 	.word	0x40014000
 800b748:	40014400 	.word	0x40014400
 800b74c:	40014800 	.word	0x40014800
 800b750:	40001800 	.word	0x40001800
 800b754:	40001c00 	.word	0x40001c00
 800b758:	40002000 	.word	0x40002000

0800b75c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b75c:	b480      	push	{r7}
 800b75e:	b087      	sub	sp, #28
 800b760:	af00      	add	r7, sp, #0
 800b762:	60f8      	str	r0, [r7, #12]
 800b764:	60b9      	str	r1, [r7, #8]
 800b766:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	6a1b      	ldr	r3, [r3, #32]
 800b76c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	6a1b      	ldr	r3, [r3, #32]
 800b772:	f023 0201 	bic.w	r2, r3, #1
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	699b      	ldr	r3, [r3, #24]
 800b77e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b786:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	011b      	lsls	r3, r3, #4
 800b78c:	693a      	ldr	r2, [r7, #16]
 800b78e:	4313      	orrs	r3, r2
 800b790:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	f023 030a 	bic.w	r3, r3, #10
 800b798:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b79a:	697a      	ldr	r2, [r7, #20]
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	4313      	orrs	r3, r2
 800b7a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	693a      	ldr	r2, [r7, #16]
 800b7a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	697a      	ldr	r2, [r7, #20]
 800b7ac:	621a      	str	r2, [r3, #32]
}
 800b7ae:	bf00      	nop
 800b7b0:	371c      	adds	r7, #28
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b8:	4770      	bx	lr

0800b7ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b7ba:	b480      	push	{r7}
 800b7bc:	b087      	sub	sp, #28
 800b7be:	af00      	add	r7, sp, #0
 800b7c0:	60f8      	str	r0, [r7, #12]
 800b7c2:	60b9      	str	r1, [r7, #8]
 800b7c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	6a1b      	ldr	r3, [r3, #32]
 800b7ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	6a1b      	ldr	r3, [r3, #32]
 800b7d0:	f023 0210 	bic.w	r2, r3, #16
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	699b      	ldr	r3, [r3, #24]
 800b7dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b7de:	693b      	ldr	r3, [r7, #16]
 800b7e0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b7e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	031b      	lsls	r3, r3, #12
 800b7ea:	693a      	ldr	r2, [r7, #16]
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b7f0:	697b      	ldr	r3, [r7, #20]
 800b7f2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b7f6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	011b      	lsls	r3, r3, #4
 800b7fc:	697a      	ldr	r2, [r7, #20]
 800b7fe:	4313      	orrs	r3, r2
 800b800:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	693a      	ldr	r2, [r7, #16]
 800b806:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	697a      	ldr	r2, [r7, #20]
 800b80c:	621a      	str	r2, [r3, #32]
}
 800b80e:	bf00      	nop
 800b810:	371c      	adds	r7, #28
 800b812:	46bd      	mov	sp, r7
 800b814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b818:	4770      	bx	lr

0800b81a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b81a:	b480      	push	{r7}
 800b81c:	b085      	sub	sp, #20
 800b81e:	af00      	add	r7, sp, #0
 800b820:	6078      	str	r0, [r7, #4]
 800b822:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	689b      	ldr	r3, [r3, #8]
 800b828:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b830:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b832:	683a      	ldr	r2, [r7, #0]
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	4313      	orrs	r3, r2
 800b838:	f043 0307 	orr.w	r3, r3, #7
 800b83c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	68fa      	ldr	r2, [r7, #12]
 800b842:	609a      	str	r2, [r3, #8]
}
 800b844:	bf00      	nop
 800b846:	3714      	adds	r7, #20
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr

0800b850 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b850:	b480      	push	{r7}
 800b852:	b087      	sub	sp, #28
 800b854:	af00      	add	r7, sp, #0
 800b856:	60f8      	str	r0, [r7, #12]
 800b858:	60b9      	str	r1, [r7, #8]
 800b85a:	607a      	str	r2, [r7, #4]
 800b85c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	689b      	ldr	r3, [r3, #8]
 800b862:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b86a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	021a      	lsls	r2, r3, #8
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	431a      	orrs	r2, r3
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	4313      	orrs	r3, r2
 800b878:	697a      	ldr	r2, [r7, #20]
 800b87a:	4313      	orrs	r3, r2
 800b87c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	697a      	ldr	r2, [r7, #20]
 800b882:	609a      	str	r2, [r3, #8]
}
 800b884:	bf00      	nop
 800b886:	371c      	adds	r7, #28
 800b888:	46bd      	mov	sp, r7
 800b88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88e:	4770      	bx	lr

0800b890 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b890:	b480      	push	{r7}
 800b892:	b085      	sub	sp, #20
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
 800b898:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d101      	bne.n	800b8a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b8a4:	2302      	movs	r3, #2
 800b8a6:	e05a      	b.n	800b95e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2201      	movs	r2, #1
 800b8ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2202      	movs	r2, #2
 800b8b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	685b      	ldr	r3, [r3, #4]
 800b8be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	689b      	ldr	r3, [r3, #8]
 800b8c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	68fa      	ldr	r2, [r7, #12]
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	68fa      	ldr	r2, [r7, #12]
 800b8e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4a21      	ldr	r2, [pc, #132]	@ (800b96c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d022      	beq.n	800b932 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8f4:	d01d      	beq.n	800b932 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	4a1d      	ldr	r2, [pc, #116]	@ (800b970 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	d018      	beq.n	800b932 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	4a1b      	ldr	r2, [pc, #108]	@ (800b974 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b906:	4293      	cmp	r3, r2
 800b908:	d013      	beq.n	800b932 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	4a1a      	ldr	r2, [pc, #104]	@ (800b978 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b910:	4293      	cmp	r3, r2
 800b912:	d00e      	beq.n	800b932 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	4a18      	ldr	r2, [pc, #96]	@ (800b97c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b91a:	4293      	cmp	r3, r2
 800b91c:	d009      	beq.n	800b932 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	4a17      	ldr	r2, [pc, #92]	@ (800b980 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b924:	4293      	cmp	r3, r2
 800b926:	d004      	beq.n	800b932 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	4a15      	ldr	r2, [pc, #84]	@ (800b984 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b92e:	4293      	cmp	r3, r2
 800b930:	d10c      	bne.n	800b94c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b938:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	685b      	ldr	r3, [r3, #4]
 800b93e:	68ba      	ldr	r2, [r7, #8]
 800b940:	4313      	orrs	r3, r2
 800b942:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	68ba      	ldr	r2, [r7, #8]
 800b94a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2201      	movs	r2, #1
 800b950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b95c:	2300      	movs	r3, #0
}
 800b95e:	4618      	mov	r0, r3
 800b960:	3714      	adds	r7, #20
 800b962:	46bd      	mov	sp, r7
 800b964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b968:	4770      	bx	lr
 800b96a:	bf00      	nop
 800b96c:	40010000 	.word	0x40010000
 800b970:	40000400 	.word	0x40000400
 800b974:	40000800 	.word	0x40000800
 800b978:	40000c00 	.word	0x40000c00
 800b97c:	40010400 	.word	0x40010400
 800b980:	40014000 	.word	0x40014000
 800b984:	40001800 	.word	0x40001800

0800b988 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b988:	b480      	push	{r7}
 800b98a:	b083      	sub	sp, #12
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b990:	bf00      	nop
 800b992:	370c      	adds	r7, #12
 800b994:	46bd      	mov	sp, r7
 800b996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99a:	4770      	bx	lr

0800b99c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b99c:	b480      	push	{r7}
 800b99e:	b083      	sub	sp, #12
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b9a4:	bf00      	nop
 800b9a6:	370c      	adds	r7, #12
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ae:	4770      	bx	lr

0800b9b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b082      	sub	sp, #8
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d101      	bne.n	800b9c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b9be:	2301      	movs	r3, #1
 800b9c0:	e042      	b.n	800ba48 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b9c8:	b2db      	uxtb	r3, r3
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d106      	bne.n	800b9dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f7fb fcc6 	bl	8007368 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2224      	movs	r2, #36	@ 0x24
 800b9e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	68da      	ldr	r2, [r3, #12]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b9f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f000 fa09 	bl	800be0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	691a      	ldr	r2, [r3, #16]
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ba08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	695a      	ldr	r2, [r3, #20]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ba18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	68da      	ldr	r2, [r3, #12]
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ba28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2220      	movs	r2, #32
 800ba34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2220      	movs	r2, #32
 800ba3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2200      	movs	r2, #0
 800ba44:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800ba46:	2300      	movs	r3, #0
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	3708      	adds	r7, #8
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}

0800ba50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b08a      	sub	sp, #40	@ 0x28
 800ba54:	af02      	add	r7, sp, #8
 800ba56:	60f8      	str	r0, [r7, #12]
 800ba58:	60b9      	str	r1, [r7, #8]
 800ba5a:	603b      	str	r3, [r7, #0]
 800ba5c:	4613      	mov	r3, r2
 800ba5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ba60:	2300      	movs	r3, #0
 800ba62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba6a:	b2db      	uxtb	r3, r3
 800ba6c:	2b20      	cmp	r3, #32
 800ba6e:	d175      	bne.n	800bb5c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ba70:	68bb      	ldr	r3, [r7, #8]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d002      	beq.n	800ba7c <HAL_UART_Transmit+0x2c>
 800ba76:	88fb      	ldrh	r3, [r7, #6]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d101      	bne.n	800ba80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	e06e      	b.n	800bb5e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	2200      	movs	r2, #0
 800ba84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	2221      	movs	r2, #33	@ 0x21
 800ba8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ba8e:	f7fb fecd 	bl	800782c <HAL_GetTick>
 800ba92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	88fa      	ldrh	r2, [r7, #6]
 800ba98:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	88fa      	ldrh	r2, [r7, #6]
 800ba9e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	689b      	ldr	r3, [r3, #8]
 800baa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800baa8:	d108      	bne.n	800babc <HAL_UART_Transmit+0x6c>
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	691b      	ldr	r3, [r3, #16]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d104      	bne.n	800babc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800bab2:	2300      	movs	r3, #0
 800bab4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bab6:	68bb      	ldr	r3, [r7, #8]
 800bab8:	61bb      	str	r3, [r7, #24]
 800baba:	e003      	b.n	800bac4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bac0:	2300      	movs	r3, #0
 800bac2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800bac4:	e02e      	b.n	800bb24 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	9300      	str	r3, [sp, #0]
 800baca:	697b      	ldr	r3, [r7, #20]
 800bacc:	2200      	movs	r2, #0
 800bace:	2180      	movs	r1, #128	@ 0x80
 800bad0:	68f8      	ldr	r0, [r7, #12]
 800bad2:	f000 f8df 	bl	800bc94 <UART_WaitOnFlagUntilTimeout>
 800bad6:	4603      	mov	r3, r0
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d005      	beq.n	800bae8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2220      	movs	r2, #32
 800bae0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800bae4:	2303      	movs	r3, #3
 800bae6:	e03a      	b.n	800bb5e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800bae8:	69fb      	ldr	r3, [r7, #28]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d10b      	bne.n	800bb06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800baee:	69bb      	ldr	r3, [r7, #24]
 800baf0:	881b      	ldrh	r3, [r3, #0]
 800baf2:	461a      	mov	r2, r3
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bafc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800bafe:	69bb      	ldr	r3, [r7, #24]
 800bb00:	3302      	adds	r3, #2
 800bb02:	61bb      	str	r3, [r7, #24]
 800bb04:	e007      	b.n	800bb16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800bb06:	69fb      	ldr	r3, [r7, #28]
 800bb08:	781a      	ldrb	r2, [r3, #0]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800bb10:	69fb      	ldr	r3, [r7, #28]
 800bb12:	3301      	adds	r3, #1
 800bb14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bb1a:	b29b      	uxth	r3, r3
 800bb1c:	3b01      	subs	r3, #1
 800bb1e:	b29a      	uxth	r2, r3
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bb28:	b29b      	uxth	r3, r3
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d1cb      	bne.n	800bac6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	9300      	str	r3, [sp, #0]
 800bb32:	697b      	ldr	r3, [r7, #20]
 800bb34:	2200      	movs	r2, #0
 800bb36:	2140      	movs	r1, #64	@ 0x40
 800bb38:	68f8      	ldr	r0, [r7, #12]
 800bb3a:	f000 f8ab 	bl	800bc94 <UART_WaitOnFlagUntilTimeout>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d005      	beq.n	800bb50 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	2220      	movs	r2, #32
 800bb48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800bb4c:	2303      	movs	r3, #3
 800bb4e:	e006      	b.n	800bb5e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	2220      	movs	r2, #32
 800bb54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	e000      	b.n	800bb5e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800bb5c:	2302      	movs	r3, #2
  }
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3720      	adds	r7, #32
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}

0800bb66 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb66:	b580      	push	{r7, lr}
 800bb68:	b08a      	sub	sp, #40	@ 0x28
 800bb6a:	af02      	add	r7, sp, #8
 800bb6c:	60f8      	str	r0, [r7, #12]
 800bb6e:	60b9      	str	r1, [r7, #8]
 800bb70:	603b      	str	r3, [r7, #0]
 800bb72:	4613      	mov	r3, r2
 800bb74:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800bb76:	2300      	movs	r3, #0
 800bb78:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bb80:	b2db      	uxtb	r3, r3
 800bb82:	2b20      	cmp	r3, #32
 800bb84:	f040 8081 	bne.w	800bc8a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb88:	68bb      	ldr	r3, [r7, #8]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d002      	beq.n	800bb94 <HAL_UART_Receive+0x2e>
 800bb8e:	88fb      	ldrh	r3, [r7, #6]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d101      	bne.n	800bb98 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800bb94:	2301      	movs	r3, #1
 800bb96:	e079      	b.n	800bc8c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	2222      	movs	r2, #34	@ 0x22
 800bba2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	2200      	movs	r2, #0
 800bbaa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bbac:	f7fb fe3e 	bl	800782c <HAL_GetTick>
 800bbb0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	88fa      	ldrh	r2, [r7, #6]
 800bbb6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	88fa      	ldrh	r2, [r7, #6]
 800bbbc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	689b      	ldr	r3, [r3, #8]
 800bbc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbc6:	d108      	bne.n	800bbda <HAL_UART_Receive+0x74>
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	691b      	ldr	r3, [r3, #16]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d104      	bne.n	800bbda <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	61bb      	str	r3, [r7, #24]
 800bbd8:	e003      	b.n	800bbe2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bbde:	2300      	movs	r3, #0
 800bbe0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800bbe2:	e047      	b.n	800bc74 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	9300      	str	r3, [sp, #0]
 800bbe8:	697b      	ldr	r3, [r7, #20]
 800bbea:	2200      	movs	r2, #0
 800bbec:	2120      	movs	r1, #32
 800bbee:	68f8      	ldr	r0, [r7, #12]
 800bbf0:	f000 f850 	bl	800bc94 <UART_WaitOnFlagUntilTimeout>
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d005      	beq.n	800bc06 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	2220      	movs	r2, #32
 800bbfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800bc02:	2303      	movs	r3, #3
 800bc04:	e042      	b.n	800bc8c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800bc06:	69fb      	ldr	r3, [r7, #28]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d10c      	bne.n	800bc26 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	685b      	ldr	r3, [r3, #4]
 800bc12:	b29b      	uxth	r3, r3
 800bc14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc18:	b29a      	uxth	r2, r3
 800bc1a:	69bb      	ldr	r3, [r7, #24]
 800bc1c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800bc1e:	69bb      	ldr	r3, [r7, #24]
 800bc20:	3302      	adds	r3, #2
 800bc22:	61bb      	str	r3, [r7, #24]
 800bc24:	e01f      	b.n	800bc66 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	689b      	ldr	r3, [r3, #8]
 800bc2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc2e:	d007      	beq.n	800bc40 <HAL_UART_Receive+0xda>
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	689b      	ldr	r3, [r3, #8]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d10a      	bne.n	800bc4e <HAL_UART_Receive+0xe8>
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	691b      	ldr	r3, [r3, #16]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d106      	bne.n	800bc4e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	685b      	ldr	r3, [r3, #4]
 800bc46:	b2da      	uxtb	r2, r3
 800bc48:	69fb      	ldr	r3, [r7, #28]
 800bc4a:	701a      	strb	r2, [r3, #0]
 800bc4c:	e008      	b.n	800bc60 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	685b      	ldr	r3, [r3, #4]
 800bc54:	b2db      	uxtb	r3, r3
 800bc56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc5a:	b2da      	uxtb	r2, r3
 800bc5c:	69fb      	ldr	r3, [r7, #28]
 800bc5e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800bc60:	69fb      	ldr	r3, [r7, #28]
 800bc62:	3301      	adds	r3, #1
 800bc64:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bc6a:	b29b      	uxth	r3, r3
 800bc6c:	3b01      	subs	r3, #1
 800bc6e:	b29a      	uxth	r2, r3
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bc78:	b29b      	uxth	r3, r3
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d1b2      	bne.n	800bbe4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	2220      	movs	r2, #32
 800bc82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800bc86:	2300      	movs	r3, #0
 800bc88:	e000      	b.n	800bc8c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800bc8a:	2302      	movs	r3, #2
  }
}
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	3720      	adds	r7, #32
 800bc90:	46bd      	mov	sp, r7
 800bc92:	bd80      	pop	{r7, pc}

0800bc94 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b086      	sub	sp, #24
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	60f8      	str	r0, [r7, #12]
 800bc9c:	60b9      	str	r1, [r7, #8]
 800bc9e:	603b      	str	r3, [r7, #0]
 800bca0:	4613      	mov	r3, r2
 800bca2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bca4:	e03b      	b.n	800bd1e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bca6:	6a3b      	ldr	r3, [r7, #32]
 800bca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcac:	d037      	beq.n	800bd1e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bcae:	f7fb fdbd 	bl	800782c <HAL_GetTick>
 800bcb2:	4602      	mov	r2, r0
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	1ad3      	subs	r3, r2, r3
 800bcb8:	6a3a      	ldr	r2, [r7, #32]
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d302      	bcc.n	800bcc4 <UART_WaitOnFlagUntilTimeout+0x30>
 800bcbe:	6a3b      	ldr	r3, [r7, #32]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d101      	bne.n	800bcc8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bcc4:	2303      	movs	r3, #3
 800bcc6:	e03a      	b.n	800bd3e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	68db      	ldr	r3, [r3, #12]
 800bcce:	f003 0304 	and.w	r3, r3, #4
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d023      	beq.n	800bd1e <UART_WaitOnFlagUntilTimeout+0x8a>
 800bcd6:	68bb      	ldr	r3, [r7, #8]
 800bcd8:	2b80      	cmp	r3, #128	@ 0x80
 800bcda:	d020      	beq.n	800bd1e <UART_WaitOnFlagUntilTimeout+0x8a>
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	2b40      	cmp	r3, #64	@ 0x40
 800bce0:	d01d      	beq.n	800bd1e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	f003 0308 	and.w	r3, r3, #8
 800bcec:	2b08      	cmp	r3, #8
 800bcee:	d116      	bne.n	800bd1e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	617b      	str	r3, [r7, #20]
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	617b      	str	r3, [r7, #20]
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	685b      	ldr	r3, [r3, #4]
 800bd02:	617b      	str	r3, [r7, #20]
 800bd04:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bd06:	68f8      	ldr	r0, [r7, #12]
 800bd08:	f000 f81d 	bl	800bd46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	2208      	movs	r2, #8
 800bd10:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	2200      	movs	r2, #0
 800bd16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	e00f      	b.n	800bd3e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	681a      	ldr	r2, [r3, #0]
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	4013      	ands	r3, r2
 800bd28:	68ba      	ldr	r2, [r7, #8]
 800bd2a:	429a      	cmp	r2, r3
 800bd2c:	bf0c      	ite	eq
 800bd2e:	2301      	moveq	r3, #1
 800bd30:	2300      	movne	r3, #0
 800bd32:	b2db      	uxtb	r3, r3
 800bd34:	461a      	mov	r2, r3
 800bd36:	79fb      	ldrb	r3, [r7, #7]
 800bd38:	429a      	cmp	r2, r3
 800bd3a:	d0b4      	beq.n	800bca6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bd3c:	2300      	movs	r3, #0
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3718      	adds	r7, #24
 800bd42:	46bd      	mov	sp, r7
 800bd44:	bd80      	pop	{r7, pc}

0800bd46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bd46:	b480      	push	{r7}
 800bd48:	b095      	sub	sp, #84	@ 0x54
 800bd4a:	af00      	add	r7, sp, #0
 800bd4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	330c      	adds	r3, #12
 800bd54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd58:	e853 3f00 	ldrex	r3, [r3]
 800bd5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bd5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	330c      	adds	r3, #12
 800bd6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bd6e:	643a      	str	r2, [r7, #64]	@ 0x40
 800bd70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bd74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd76:	e841 2300 	strex	r3, r2, [r1]
 800bd7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bd7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d1e5      	bne.n	800bd4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	3314      	adds	r3, #20
 800bd88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd8a:	6a3b      	ldr	r3, [r7, #32]
 800bd8c:	e853 3f00 	ldrex	r3, [r3]
 800bd90:	61fb      	str	r3, [r7, #28]
   return(result);
 800bd92:	69fb      	ldr	r3, [r7, #28]
 800bd94:	f023 0301 	bic.w	r3, r3, #1
 800bd98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	3314      	adds	r3, #20
 800bda0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bda2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bda4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bda8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdaa:	e841 2300 	strex	r3, r2, [r1]
 800bdae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bdb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d1e5      	bne.n	800bd82 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdba:	2b01      	cmp	r3, #1
 800bdbc:	d119      	bne.n	800bdf2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	330c      	adds	r3, #12
 800bdc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	e853 3f00 	ldrex	r3, [r3]
 800bdcc:	60bb      	str	r3, [r7, #8]
   return(result);
 800bdce:	68bb      	ldr	r3, [r7, #8]
 800bdd0:	f023 0310 	bic.w	r3, r3, #16
 800bdd4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	330c      	adds	r3, #12
 800bddc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdde:	61ba      	str	r2, [r7, #24]
 800bde0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bde2:	6979      	ldr	r1, [r7, #20]
 800bde4:	69ba      	ldr	r2, [r7, #24]
 800bde6:	e841 2300 	strex	r3, r2, [r1]
 800bdea:	613b      	str	r3, [r7, #16]
   return(result);
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d1e5      	bne.n	800bdbe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	2220      	movs	r2, #32
 800bdf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800be00:	bf00      	nop
 800be02:	3754      	adds	r7, #84	@ 0x54
 800be04:	46bd      	mov	sp, r7
 800be06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0a:	4770      	bx	lr

0800be0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800be0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800be10:	b0c0      	sub	sp, #256	@ 0x100
 800be12:	af00      	add	r7, sp, #0
 800be14:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800be18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	691b      	ldr	r3, [r3, #16]
 800be20:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800be24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be28:	68d9      	ldr	r1, [r3, #12]
 800be2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be2e:	681a      	ldr	r2, [r3, #0]
 800be30:	ea40 0301 	orr.w	r3, r0, r1
 800be34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800be36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be3a:	689a      	ldr	r2, [r3, #8]
 800be3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be40:	691b      	ldr	r3, [r3, #16]
 800be42:	431a      	orrs	r2, r3
 800be44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be48:	695b      	ldr	r3, [r3, #20]
 800be4a:	431a      	orrs	r2, r3
 800be4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be50:	69db      	ldr	r3, [r3, #28]
 800be52:	4313      	orrs	r3, r2
 800be54:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800be58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	68db      	ldr	r3, [r3, #12]
 800be60:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800be64:	f021 010c 	bic.w	r1, r1, #12
 800be68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be6c:	681a      	ldr	r2, [r3, #0]
 800be6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800be72:	430b      	orrs	r3, r1
 800be74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800be76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	695b      	ldr	r3, [r3, #20]
 800be7e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800be82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be86:	6999      	ldr	r1, [r3, #24]
 800be88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be8c:	681a      	ldr	r2, [r3, #0]
 800be8e:	ea40 0301 	orr.w	r3, r0, r1
 800be92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800be94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be98:	681a      	ldr	r2, [r3, #0]
 800be9a:	4b8f      	ldr	r3, [pc, #572]	@ (800c0d8 <UART_SetConfig+0x2cc>)
 800be9c:	429a      	cmp	r2, r3
 800be9e:	d005      	beq.n	800beac <UART_SetConfig+0xa0>
 800bea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bea4:	681a      	ldr	r2, [r3, #0]
 800bea6:	4b8d      	ldr	r3, [pc, #564]	@ (800c0dc <UART_SetConfig+0x2d0>)
 800bea8:	429a      	cmp	r2, r3
 800beaa:	d104      	bne.n	800beb6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800beac:	f7fd ff9c 	bl	8009de8 <HAL_RCC_GetPCLK2Freq>
 800beb0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800beb4:	e003      	b.n	800bebe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800beb6:	f7fd ff83 	bl	8009dc0 <HAL_RCC_GetPCLK1Freq>
 800beba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bec2:	69db      	ldr	r3, [r3, #28]
 800bec4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bec8:	f040 810c 	bne.w	800c0e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800becc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bed0:	2200      	movs	r2, #0
 800bed2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800bed6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800beda:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800bede:	4622      	mov	r2, r4
 800bee0:	462b      	mov	r3, r5
 800bee2:	1891      	adds	r1, r2, r2
 800bee4:	65b9      	str	r1, [r7, #88]	@ 0x58
 800bee6:	415b      	adcs	r3, r3
 800bee8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800beea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800beee:	4621      	mov	r1, r4
 800bef0:	eb12 0801 	adds.w	r8, r2, r1
 800bef4:	4629      	mov	r1, r5
 800bef6:	eb43 0901 	adc.w	r9, r3, r1
 800befa:	f04f 0200 	mov.w	r2, #0
 800befe:	f04f 0300 	mov.w	r3, #0
 800bf02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bf06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bf0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bf0e:	4690      	mov	r8, r2
 800bf10:	4699      	mov	r9, r3
 800bf12:	4623      	mov	r3, r4
 800bf14:	eb18 0303 	adds.w	r3, r8, r3
 800bf18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800bf1c:	462b      	mov	r3, r5
 800bf1e:	eb49 0303 	adc.w	r3, r9, r3
 800bf22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800bf26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bf2a:	685b      	ldr	r3, [r3, #4]
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800bf32:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800bf36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800bf3a:	460b      	mov	r3, r1
 800bf3c:	18db      	adds	r3, r3, r3
 800bf3e:	653b      	str	r3, [r7, #80]	@ 0x50
 800bf40:	4613      	mov	r3, r2
 800bf42:	eb42 0303 	adc.w	r3, r2, r3
 800bf46:	657b      	str	r3, [r7, #84]	@ 0x54
 800bf48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800bf4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800bf50:	f7f4 feca 	bl	8000ce8 <__aeabi_uldivmod>
 800bf54:	4602      	mov	r2, r0
 800bf56:	460b      	mov	r3, r1
 800bf58:	4b61      	ldr	r3, [pc, #388]	@ (800c0e0 <UART_SetConfig+0x2d4>)
 800bf5a:	fba3 2302 	umull	r2, r3, r3, r2
 800bf5e:	095b      	lsrs	r3, r3, #5
 800bf60:	011c      	lsls	r4, r3, #4
 800bf62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bf66:	2200      	movs	r2, #0
 800bf68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bf6c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800bf70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800bf74:	4642      	mov	r2, r8
 800bf76:	464b      	mov	r3, r9
 800bf78:	1891      	adds	r1, r2, r2
 800bf7a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800bf7c:	415b      	adcs	r3, r3
 800bf7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800bf84:	4641      	mov	r1, r8
 800bf86:	eb12 0a01 	adds.w	sl, r2, r1
 800bf8a:	4649      	mov	r1, r9
 800bf8c:	eb43 0b01 	adc.w	fp, r3, r1
 800bf90:	f04f 0200 	mov.w	r2, #0
 800bf94:	f04f 0300 	mov.w	r3, #0
 800bf98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bf9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bfa0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bfa4:	4692      	mov	sl, r2
 800bfa6:	469b      	mov	fp, r3
 800bfa8:	4643      	mov	r3, r8
 800bfaa:	eb1a 0303 	adds.w	r3, sl, r3
 800bfae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bfb2:	464b      	mov	r3, r9
 800bfb4:	eb4b 0303 	adc.w	r3, fp, r3
 800bfb8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bfbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bfc0:	685b      	ldr	r3, [r3, #4]
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bfc8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800bfcc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bfd0:	460b      	mov	r3, r1
 800bfd2:	18db      	adds	r3, r3, r3
 800bfd4:	643b      	str	r3, [r7, #64]	@ 0x40
 800bfd6:	4613      	mov	r3, r2
 800bfd8:	eb42 0303 	adc.w	r3, r2, r3
 800bfdc:	647b      	str	r3, [r7, #68]	@ 0x44
 800bfde:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800bfe2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800bfe6:	f7f4 fe7f 	bl	8000ce8 <__aeabi_uldivmod>
 800bfea:	4602      	mov	r2, r0
 800bfec:	460b      	mov	r3, r1
 800bfee:	4611      	mov	r1, r2
 800bff0:	4b3b      	ldr	r3, [pc, #236]	@ (800c0e0 <UART_SetConfig+0x2d4>)
 800bff2:	fba3 2301 	umull	r2, r3, r3, r1
 800bff6:	095b      	lsrs	r3, r3, #5
 800bff8:	2264      	movs	r2, #100	@ 0x64
 800bffa:	fb02 f303 	mul.w	r3, r2, r3
 800bffe:	1acb      	subs	r3, r1, r3
 800c000:	00db      	lsls	r3, r3, #3
 800c002:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800c006:	4b36      	ldr	r3, [pc, #216]	@ (800c0e0 <UART_SetConfig+0x2d4>)
 800c008:	fba3 2302 	umull	r2, r3, r3, r2
 800c00c:	095b      	lsrs	r3, r3, #5
 800c00e:	005b      	lsls	r3, r3, #1
 800c010:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800c014:	441c      	add	r4, r3
 800c016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c01a:	2200      	movs	r2, #0
 800c01c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c020:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800c024:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800c028:	4642      	mov	r2, r8
 800c02a:	464b      	mov	r3, r9
 800c02c:	1891      	adds	r1, r2, r2
 800c02e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c030:	415b      	adcs	r3, r3
 800c032:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c034:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c038:	4641      	mov	r1, r8
 800c03a:	1851      	adds	r1, r2, r1
 800c03c:	6339      	str	r1, [r7, #48]	@ 0x30
 800c03e:	4649      	mov	r1, r9
 800c040:	414b      	adcs	r3, r1
 800c042:	637b      	str	r3, [r7, #52]	@ 0x34
 800c044:	f04f 0200 	mov.w	r2, #0
 800c048:	f04f 0300 	mov.w	r3, #0
 800c04c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800c050:	4659      	mov	r1, fp
 800c052:	00cb      	lsls	r3, r1, #3
 800c054:	4651      	mov	r1, sl
 800c056:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c05a:	4651      	mov	r1, sl
 800c05c:	00ca      	lsls	r2, r1, #3
 800c05e:	4610      	mov	r0, r2
 800c060:	4619      	mov	r1, r3
 800c062:	4603      	mov	r3, r0
 800c064:	4642      	mov	r2, r8
 800c066:	189b      	adds	r3, r3, r2
 800c068:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c06c:	464b      	mov	r3, r9
 800c06e:	460a      	mov	r2, r1
 800c070:	eb42 0303 	adc.w	r3, r2, r3
 800c074:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c07c:	685b      	ldr	r3, [r3, #4]
 800c07e:	2200      	movs	r2, #0
 800c080:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c084:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c088:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c08c:	460b      	mov	r3, r1
 800c08e:	18db      	adds	r3, r3, r3
 800c090:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c092:	4613      	mov	r3, r2
 800c094:	eb42 0303 	adc.w	r3, r2, r3
 800c098:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c09a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c09e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c0a2:	f7f4 fe21 	bl	8000ce8 <__aeabi_uldivmod>
 800c0a6:	4602      	mov	r2, r0
 800c0a8:	460b      	mov	r3, r1
 800c0aa:	4b0d      	ldr	r3, [pc, #52]	@ (800c0e0 <UART_SetConfig+0x2d4>)
 800c0ac:	fba3 1302 	umull	r1, r3, r3, r2
 800c0b0:	095b      	lsrs	r3, r3, #5
 800c0b2:	2164      	movs	r1, #100	@ 0x64
 800c0b4:	fb01 f303 	mul.w	r3, r1, r3
 800c0b8:	1ad3      	subs	r3, r2, r3
 800c0ba:	00db      	lsls	r3, r3, #3
 800c0bc:	3332      	adds	r3, #50	@ 0x32
 800c0be:	4a08      	ldr	r2, [pc, #32]	@ (800c0e0 <UART_SetConfig+0x2d4>)
 800c0c0:	fba2 2303 	umull	r2, r3, r2, r3
 800c0c4:	095b      	lsrs	r3, r3, #5
 800c0c6:	f003 0207 	and.w	r2, r3, #7
 800c0ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	4422      	add	r2, r4
 800c0d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c0d4:	e106      	b.n	800c2e4 <UART_SetConfig+0x4d8>
 800c0d6:	bf00      	nop
 800c0d8:	40011000 	.word	0x40011000
 800c0dc:	40011400 	.word	0x40011400
 800c0e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c0e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c0ee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c0f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c0f6:	4642      	mov	r2, r8
 800c0f8:	464b      	mov	r3, r9
 800c0fa:	1891      	adds	r1, r2, r2
 800c0fc:	6239      	str	r1, [r7, #32]
 800c0fe:	415b      	adcs	r3, r3
 800c100:	627b      	str	r3, [r7, #36]	@ 0x24
 800c102:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c106:	4641      	mov	r1, r8
 800c108:	1854      	adds	r4, r2, r1
 800c10a:	4649      	mov	r1, r9
 800c10c:	eb43 0501 	adc.w	r5, r3, r1
 800c110:	f04f 0200 	mov.w	r2, #0
 800c114:	f04f 0300 	mov.w	r3, #0
 800c118:	00eb      	lsls	r3, r5, #3
 800c11a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c11e:	00e2      	lsls	r2, r4, #3
 800c120:	4614      	mov	r4, r2
 800c122:	461d      	mov	r5, r3
 800c124:	4643      	mov	r3, r8
 800c126:	18e3      	adds	r3, r4, r3
 800c128:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c12c:	464b      	mov	r3, r9
 800c12e:	eb45 0303 	adc.w	r3, r5, r3
 800c132:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c13a:	685b      	ldr	r3, [r3, #4]
 800c13c:	2200      	movs	r2, #0
 800c13e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c142:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c146:	f04f 0200 	mov.w	r2, #0
 800c14a:	f04f 0300 	mov.w	r3, #0
 800c14e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c152:	4629      	mov	r1, r5
 800c154:	008b      	lsls	r3, r1, #2
 800c156:	4621      	mov	r1, r4
 800c158:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c15c:	4621      	mov	r1, r4
 800c15e:	008a      	lsls	r2, r1, #2
 800c160:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c164:	f7f4 fdc0 	bl	8000ce8 <__aeabi_uldivmod>
 800c168:	4602      	mov	r2, r0
 800c16a:	460b      	mov	r3, r1
 800c16c:	4b60      	ldr	r3, [pc, #384]	@ (800c2f0 <UART_SetConfig+0x4e4>)
 800c16e:	fba3 2302 	umull	r2, r3, r3, r2
 800c172:	095b      	lsrs	r3, r3, #5
 800c174:	011c      	lsls	r4, r3, #4
 800c176:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c17a:	2200      	movs	r2, #0
 800c17c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c180:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c184:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800c188:	4642      	mov	r2, r8
 800c18a:	464b      	mov	r3, r9
 800c18c:	1891      	adds	r1, r2, r2
 800c18e:	61b9      	str	r1, [r7, #24]
 800c190:	415b      	adcs	r3, r3
 800c192:	61fb      	str	r3, [r7, #28]
 800c194:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c198:	4641      	mov	r1, r8
 800c19a:	1851      	adds	r1, r2, r1
 800c19c:	6139      	str	r1, [r7, #16]
 800c19e:	4649      	mov	r1, r9
 800c1a0:	414b      	adcs	r3, r1
 800c1a2:	617b      	str	r3, [r7, #20]
 800c1a4:	f04f 0200 	mov.w	r2, #0
 800c1a8:	f04f 0300 	mov.w	r3, #0
 800c1ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c1b0:	4659      	mov	r1, fp
 800c1b2:	00cb      	lsls	r3, r1, #3
 800c1b4:	4651      	mov	r1, sl
 800c1b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c1ba:	4651      	mov	r1, sl
 800c1bc:	00ca      	lsls	r2, r1, #3
 800c1be:	4610      	mov	r0, r2
 800c1c0:	4619      	mov	r1, r3
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	4642      	mov	r2, r8
 800c1c6:	189b      	adds	r3, r3, r2
 800c1c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c1cc:	464b      	mov	r3, r9
 800c1ce:	460a      	mov	r2, r1
 800c1d0:	eb42 0303 	adc.w	r3, r2, r3
 800c1d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c1d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	2200      	movs	r2, #0
 800c1e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c1e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c1e4:	f04f 0200 	mov.w	r2, #0
 800c1e8:	f04f 0300 	mov.w	r3, #0
 800c1ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c1f0:	4649      	mov	r1, r9
 800c1f2:	008b      	lsls	r3, r1, #2
 800c1f4:	4641      	mov	r1, r8
 800c1f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c1fa:	4641      	mov	r1, r8
 800c1fc:	008a      	lsls	r2, r1, #2
 800c1fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c202:	f7f4 fd71 	bl	8000ce8 <__aeabi_uldivmod>
 800c206:	4602      	mov	r2, r0
 800c208:	460b      	mov	r3, r1
 800c20a:	4611      	mov	r1, r2
 800c20c:	4b38      	ldr	r3, [pc, #224]	@ (800c2f0 <UART_SetConfig+0x4e4>)
 800c20e:	fba3 2301 	umull	r2, r3, r3, r1
 800c212:	095b      	lsrs	r3, r3, #5
 800c214:	2264      	movs	r2, #100	@ 0x64
 800c216:	fb02 f303 	mul.w	r3, r2, r3
 800c21a:	1acb      	subs	r3, r1, r3
 800c21c:	011b      	lsls	r3, r3, #4
 800c21e:	3332      	adds	r3, #50	@ 0x32
 800c220:	4a33      	ldr	r2, [pc, #204]	@ (800c2f0 <UART_SetConfig+0x4e4>)
 800c222:	fba2 2303 	umull	r2, r3, r2, r3
 800c226:	095b      	lsrs	r3, r3, #5
 800c228:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c22c:	441c      	add	r4, r3
 800c22e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c232:	2200      	movs	r2, #0
 800c234:	673b      	str	r3, [r7, #112]	@ 0x70
 800c236:	677a      	str	r2, [r7, #116]	@ 0x74
 800c238:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c23c:	4642      	mov	r2, r8
 800c23e:	464b      	mov	r3, r9
 800c240:	1891      	adds	r1, r2, r2
 800c242:	60b9      	str	r1, [r7, #8]
 800c244:	415b      	adcs	r3, r3
 800c246:	60fb      	str	r3, [r7, #12]
 800c248:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c24c:	4641      	mov	r1, r8
 800c24e:	1851      	adds	r1, r2, r1
 800c250:	6039      	str	r1, [r7, #0]
 800c252:	4649      	mov	r1, r9
 800c254:	414b      	adcs	r3, r1
 800c256:	607b      	str	r3, [r7, #4]
 800c258:	f04f 0200 	mov.w	r2, #0
 800c25c:	f04f 0300 	mov.w	r3, #0
 800c260:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c264:	4659      	mov	r1, fp
 800c266:	00cb      	lsls	r3, r1, #3
 800c268:	4651      	mov	r1, sl
 800c26a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c26e:	4651      	mov	r1, sl
 800c270:	00ca      	lsls	r2, r1, #3
 800c272:	4610      	mov	r0, r2
 800c274:	4619      	mov	r1, r3
 800c276:	4603      	mov	r3, r0
 800c278:	4642      	mov	r2, r8
 800c27a:	189b      	adds	r3, r3, r2
 800c27c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c27e:	464b      	mov	r3, r9
 800c280:	460a      	mov	r2, r1
 800c282:	eb42 0303 	adc.w	r3, r2, r3
 800c286:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c28c:	685b      	ldr	r3, [r3, #4]
 800c28e:	2200      	movs	r2, #0
 800c290:	663b      	str	r3, [r7, #96]	@ 0x60
 800c292:	667a      	str	r2, [r7, #100]	@ 0x64
 800c294:	f04f 0200 	mov.w	r2, #0
 800c298:	f04f 0300 	mov.w	r3, #0
 800c29c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c2a0:	4649      	mov	r1, r9
 800c2a2:	008b      	lsls	r3, r1, #2
 800c2a4:	4641      	mov	r1, r8
 800c2a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c2aa:	4641      	mov	r1, r8
 800c2ac:	008a      	lsls	r2, r1, #2
 800c2ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c2b2:	f7f4 fd19 	bl	8000ce8 <__aeabi_uldivmod>
 800c2b6:	4602      	mov	r2, r0
 800c2b8:	460b      	mov	r3, r1
 800c2ba:	4b0d      	ldr	r3, [pc, #52]	@ (800c2f0 <UART_SetConfig+0x4e4>)
 800c2bc:	fba3 1302 	umull	r1, r3, r3, r2
 800c2c0:	095b      	lsrs	r3, r3, #5
 800c2c2:	2164      	movs	r1, #100	@ 0x64
 800c2c4:	fb01 f303 	mul.w	r3, r1, r3
 800c2c8:	1ad3      	subs	r3, r2, r3
 800c2ca:	011b      	lsls	r3, r3, #4
 800c2cc:	3332      	adds	r3, #50	@ 0x32
 800c2ce:	4a08      	ldr	r2, [pc, #32]	@ (800c2f0 <UART_SetConfig+0x4e4>)
 800c2d0:	fba2 2303 	umull	r2, r3, r2, r3
 800c2d4:	095b      	lsrs	r3, r3, #5
 800c2d6:	f003 020f 	and.w	r2, r3, #15
 800c2da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	4422      	add	r2, r4
 800c2e2:	609a      	str	r2, [r3, #8]
}
 800c2e4:	bf00      	nop
 800c2e6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c2f0:	51eb851f 	.word	0x51eb851f

0800c2f4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800c2f4:	b480      	push	{r7}
 800c2f6:	b085      	sub	sp, #20
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c2fe:	2300      	movs	r3, #0
 800c300:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800c302:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c306:	2b84      	cmp	r3, #132	@ 0x84
 800c308:	d005      	beq.n	800c316 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800c30a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	4413      	add	r3, r2
 800c312:	3303      	adds	r3, #3
 800c314:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800c316:	68fb      	ldr	r3, [r7, #12]
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3714      	adds	r7, #20
 800c31c:	46bd      	mov	sp, r7
 800c31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c322:	4770      	bx	lr

0800c324 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800c328:	f001 f984 	bl	800d634 <vTaskStartScheduler>
  
  return osOK;
 800c32c:	2300      	movs	r3, #0
}
 800c32e:	4618      	mov	r0, r3
 800c330:	bd80      	pop	{r7, pc}

0800c332 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c332:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c334:	b089      	sub	sp, #36	@ 0x24
 800c336:	af04      	add	r7, sp, #16
 800c338:	6078      	str	r0, [r7, #4]
 800c33a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	695b      	ldr	r3, [r3, #20]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d020      	beq.n	800c386 <osThreadCreate+0x54>
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	699b      	ldr	r3, [r3, #24]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d01c      	beq.n	800c386 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	685c      	ldr	r4, [r3, #4]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	691e      	ldr	r6, [r3, #16]
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c35e:	4618      	mov	r0, r3
 800c360:	f7ff ffc8 	bl	800c2f4 <makeFreeRtosPriority>
 800c364:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	695b      	ldr	r3, [r3, #20]
 800c36a:	687a      	ldr	r2, [r7, #4]
 800c36c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c36e:	9202      	str	r2, [sp, #8]
 800c370:	9301      	str	r3, [sp, #4]
 800c372:	9100      	str	r1, [sp, #0]
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	4632      	mov	r2, r6
 800c378:	4629      	mov	r1, r5
 800c37a:	4620      	mov	r0, r4
 800c37c:	f000 fee8 	bl	800d150 <xTaskCreateStatic>
 800c380:	4603      	mov	r3, r0
 800c382:	60fb      	str	r3, [r7, #12]
 800c384:	e01c      	b.n	800c3c0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	685c      	ldr	r4, [r3, #4]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c392:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c39a:	4618      	mov	r0, r3
 800c39c:	f7ff ffaa 	bl	800c2f4 <makeFreeRtosPriority>
 800c3a0:	4602      	mov	r2, r0
 800c3a2:	f107 030c 	add.w	r3, r7, #12
 800c3a6:	9301      	str	r3, [sp, #4]
 800c3a8:	9200      	str	r2, [sp, #0]
 800c3aa:	683b      	ldr	r3, [r7, #0]
 800c3ac:	4632      	mov	r2, r6
 800c3ae:	4629      	mov	r1, r5
 800c3b0:	4620      	mov	r0, r4
 800c3b2:	f000 ff2d 	bl	800d210 <xTaskCreate>
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	2b01      	cmp	r3, #1
 800c3ba:	d001      	beq.n	800c3c0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800c3bc:	2300      	movs	r3, #0
 800c3be:	e000      	b.n	800c3c2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	3714      	adds	r7, #20
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c3ca <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800c3ca:	b580      	push	{r7, lr}
 800c3cc:	b084      	sub	sp, #16
 800c3ce:	af00      	add	r7, sp, #0
 800c3d0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d001      	beq.n	800c3e0 <osDelay+0x16>
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	e000      	b.n	800c3e2 <osDelay+0x18>
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	f001 f8f0 	bl	800d5c8 <vTaskDelay>
  
  return osOK;
 800c3e8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	3710      	adds	r7, #16
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}

0800c3f2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c3f2:	b480      	push	{r7}
 800c3f4:	b083      	sub	sp, #12
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	f103 0208 	add.w	r2, r3, #8
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f04f 32ff 	mov.w	r2, #4294967295
 800c40a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	f103 0208 	add.w	r2, r3, #8
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	f103 0208 	add.w	r2, r3, #8
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2200      	movs	r2, #0
 800c424:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c426:	bf00      	nop
 800c428:	370c      	adds	r7, #12
 800c42a:	46bd      	mov	sp, r7
 800c42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c430:	4770      	bx	lr

0800c432 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c432:	b480      	push	{r7}
 800c434:	b083      	sub	sp, #12
 800c436:	af00      	add	r7, sp, #0
 800c438:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	2200      	movs	r2, #0
 800c43e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c440:	bf00      	nop
 800c442:	370c      	adds	r7, #12
 800c444:	46bd      	mov	sp, r7
 800c446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44a:	4770      	bx	lr

0800c44c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c44c:	b480      	push	{r7}
 800c44e:	b085      	sub	sp, #20
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
 800c454:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	685b      	ldr	r3, [r3, #4]
 800c45a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	68fa      	ldr	r2, [r7, #12]
 800c460:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	689a      	ldr	r2, [r3, #8]
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	689b      	ldr	r3, [r3, #8]
 800c46e:	683a      	ldr	r2, [r7, #0]
 800c470:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	683a      	ldr	r2, [r7, #0]
 800c476:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	687a      	ldr	r2, [r7, #4]
 800c47c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	1c5a      	adds	r2, r3, #1
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	601a      	str	r2, [r3, #0]
}
 800c488:	bf00      	nop
 800c48a:	3714      	adds	r7, #20
 800c48c:	46bd      	mov	sp, r7
 800c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c492:	4770      	bx	lr

0800c494 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c494:	b480      	push	{r7}
 800c496:	b085      	sub	sp, #20
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
 800c49c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c4a4:	68bb      	ldr	r3, [r7, #8]
 800c4a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4aa:	d103      	bne.n	800c4b4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	691b      	ldr	r3, [r3, #16]
 800c4b0:	60fb      	str	r3, [r7, #12]
 800c4b2:	e00c      	b.n	800c4ce <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	3308      	adds	r3, #8
 800c4b8:	60fb      	str	r3, [r7, #12]
 800c4ba:	e002      	b.n	800c4c2 <vListInsert+0x2e>
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	685b      	ldr	r3, [r3, #4]
 800c4c0:	60fb      	str	r3, [r7, #12]
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	685b      	ldr	r3, [r3, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	68ba      	ldr	r2, [r7, #8]
 800c4ca:	429a      	cmp	r2, r3
 800c4cc:	d2f6      	bcs.n	800c4bc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	685a      	ldr	r2, [r3, #4]
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	685b      	ldr	r3, [r3, #4]
 800c4da:	683a      	ldr	r2, [r7, #0]
 800c4dc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	68fa      	ldr	r2, [r7, #12]
 800c4e2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	683a      	ldr	r2, [r7, #0]
 800c4e8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	687a      	ldr	r2, [r7, #4]
 800c4ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	1c5a      	adds	r2, r3, #1
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	601a      	str	r2, [r3, #0]
}
 800c4fa:	bf00      	nop
 800c4fc:	3714      	adds	r7, #20
 800c4fe:	46bd      	mov	sp, r7
 800c500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c504:	4770      	bx	lr

0800c506 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c506:	b480      	push	{r7}
 800c508:	b085      	sub	sp, #20
 800c50a:	af00      	add	r7, sp, #0
 800c50c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	691b      	ldr	r3, [r3, #16]
 800c512:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	685b      	ldr	r3, [r3, #4]
 800c518:	687a      	ldr	r2, [r7, #4]
 800c51a:	6892      	ldr	r2, [r2, #8]
 800c51c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	689b      	ldr	r3, [r3, #8]
 800c522:	687a      	ldr	r2, [r7, #4]
 800c524:	6852      	ldr	r2, [r2, #4]
 800c526:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	685b      	ldr	r3, [r3, #4]
 800c52c:	687a      	ldr	r2, [r7, #4]
 800c52e:	429a      	cmp	r2, r3
 800c530:	d103      	bne.n	800c53a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	689a      	ldr	r2, [r3, #8]
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2200      	movs	r2, #0
 800c53e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	1e5a      	subs	r2, r3, #1
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	681b      	ldr	r3, [r3, #0]
}
 800c54e:	4618      	mov	r0, r3
 800c550:	3714      	adds	r7, #20
 800c552:	46bd      	mov	sp, r7
 800c554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c558:	4770      	bx	lr
	...

0800c55c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b084      	sub	sp, #16
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
 800c564:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d10b      	bne.n	800c588 <xQueueGenericReset+0x2c>
	__asm volatile
 800c570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c574:	f383 8811 	msr	BASEPRI, r3
 800c578:	f3bf 8f6f 	isb	sy
 800c57c:	f3bf 8f4f 	dsb	sy
 800c580:	60bb      	str	r3, [r7, #8]
}
 800c582:	bf00      	nop
 800c584:	bf00      	nop
 800c586:	e7fd      	b.n	800c584 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c588:	f002 fa4e 	bl	800ea28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	681a      	ldr	r2, [r3, #0]
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c594:	68f9      	ldr	r1, [r7, #12]
 800c596:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c598:	fb01 f303 	mul.w	r3, r1, r3
 800c59c:	441a      	add	r2, r3
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	681a      	ldr	r2, [r3, #0]
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	681a      	ldr	r2, [r3, #0]
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c5b8:	3b01      	subs	r3, #1
 800c5ba:	68f9      	ldr	r1, [r7, #12]
 800c5bc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c5be:	fb01 f303 	mul.w	r3, r1, r3
 800c5c2:	441a      	add	r2, r3
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	22ff      	movs	r2, #255	@ 0xff
 800c5cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	22ff      	movs	r2, #255	@ 0xff
 800c5d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c5d8:	683b      	ldr	r3, [r7, #0]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d114      	bne.n	800c608 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	691b      	ldr	r3, [r3, #16]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d01a      	beq.n	800c61c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	3310      	adds	r3, #16
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f001 fab0 	bl	800db50 <xTaskRemoveFromEventList>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d012      	beq.n	800c61c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c5f6:	4b0d      	ldr	r3, [pc, #52]	@ (800c62c <xQueueGenericReset+0xd0>)
 800c5f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c5fc:	601a      	str	r2, [r3, #0]
 800c5fe:	f3bf 8f4f 	dsb	sy
 800c602:	f3bf 8f6f 	isb	sy
 800c606:	e009      	b.n	800c61c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	3310      	adds	r3, #16
 800c60c:	4618      	mov	r0, r3
 800c60e:	f7ff fef0 	bl	800c3f2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	3324      	adds	r3, #36	@ 0x24
 800c616:	4618      	mov	r0, r3
 800c618:	f7ff feeb 	bl	800c3f2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c61c:	f002 fa36 	bl	800ea8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c620:	2301      	movs	r3, #1
}
 800c622:	4618      	mov	r0, r3
 800c624:	3710      	adds	r7, #16
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}
 800c62a:	bf00      	nop
 800c62c:	e000ed04 	.word	0xe000ed04

0800c630 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c630:	b580      	push	{r7, lr}
 800c632:	b08a      	sub	sp, #40	@ 0x28
 800c634:	af02      	add	r7, sp, #8
 800c636:	60f8      	str	r0, [r7, #12]
 800c638:	60b9      	str	r1, [r7, #8]
 800c63a:	4613      	mov	r3, r2
 800c63c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d10b      	bne.n	800c65c <xQueueGenericCreate+0x2c>
	__asm volatile
 800c644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c648:	f383 8811 	msr	BASEPRI, r3
 800c64c:	f3bf 8f6f 	isb	sy
 800c650:	f3bf 8f4f 	dsb	sy
 800c654:	613b      	str	r3, [r7, #16]
}
 800c656:	bf00      	nop
 800c658:	bf00      	nop
 800c65a:	e7fd      	b.n	800c658 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	68ba      	ldr	r2, [r7, #8]
 800c660:	fb02 f303 	mul.w	r3, r2, r3
 800c664:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c666:	69fb      	ldr	r3, [r7, #28]
 800c668:	3350      	adds	r3, #80	@ 0x50
 800c66a:	4618      	mov	r0, r3
 800c66c:	f002 fafe 	bl	800ec6c <pvPortMalloc>
 800c670:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c672:	69bb      	ldr	r3, [r7, #24]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d011      	beq.n	800c69c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c678:	69bb      	ldr	r3, [r7, #24]
 800c67a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	3350      	adds	r3, #80	@ 0x50
 800c680:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c682:	69bb      	ldr	r3, [r7, #24]
 800c684:	2200      	movs	r2, #0
 800c686:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c68a:	79fa      	ldrb	r2, [r7, #7]
 800c68c:	69bb      	ldr	r3, [r7, #24]
 800c68e:	9300      	str	r3, [sp, #0]
 800c690:	4613      	mov	r3, r2
 800c692:	697a      	ldr	r2, [r7, #20]
 800c694:	68b9      	ldr	r1, [r7, #8]
 800c696:	68f8      	ldr	r0, [r7, #12]
 800c698:	f000 f805 	bl	800c6a6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c69c:	69bb      	ldr	r3, [r7, #24]
	}
 800c69e:	4618      	mov	r0, r3
 800c6a0:	3720      	adds	r7, #32
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}

0800c6a6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c6a6:	b580      	push	{r7, lr}
 800c6a8:	b084      	sub	sp, #16
 800c6aa:	af00      	add	r7, sp, #0
 800c6ac:	60f8      	str	r0, [r7, #12]
 800c6ae:	60b9      	str	r1, [r7, #8]
 800c6b0:	607a      	str	r2, [r7, #4]
 800c6b2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c6b4:	68bb      	ldr	r3, [r7, #8]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d103      	bne.n	800c6c2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c6ba:	69bb      	ldr	r3, [r7, #24]
 800c6bc:	69ba      	ldr	r2, [r7, #24]
 800c6be:	601a      	str	r2, [r3, #0]
 800c6c0:	e002      	b.n	800c6c8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c6c2:	69bb      	ldr	r3, [r7, #24]
 800c6c4:	687a      	ldr	r2, [r7, #4]
 800c6c6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c6c8:	69bb      	ldr	r3, [r7, #24]
 800c6ca:	68fa      	ldr	r2, [r7, #12]
 800c6cc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c6ce:	69bb      	ldr	r3, [r7, #24]
 800c6d0:	68ba      	ldr	r2, [r7, #8]
 800c6d2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c6d4:	2101      	movs	r1, #1
 800c6d6:	69b8      	ldr	r0, [r7, #24]
 800c6d8:	f7ff ff40 	bl	800c55c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c6dc:	69bb      	ldr	r3, [r7, #24]
 800c6de:	78fa      	ldrb	r2, [r7, #3]
 800c6e0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c6e4:	bf00      	nop
 800c6e6:	3710      	adds	r7, #16
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}

0800c6ec <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b082      	sub	sp, #8
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d00e      	beq.n	800c718 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2200      	movs	r2, #0
 800c704:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	2200      	movs	r2, #0
 800c70a:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c70c:	2300      	movs	r3, #0
 800c70e:	2200      	movs	r2, #0
 800c710:	2100      	movs	r1, #0
 800c712:	6878      	ldr	r0, [r7, #4]
 800c714:	f000 f81c 	bl	800c750 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c718:	bf00      	nop
 800c71a:	3708      	adds	r7, #8
 800c71c:	46bd      	mov	sp, r7
 800c71e:	bd80      	pop	{r7, pc}

0800c720 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c720:	b580      	push	{r7, lr}
 800c722:	b086      	sub	sp, #24
 800c724:	af00      	add	r7, sp, #0
 800c726:	4603      	mov	r3, r0
 800c728:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c72a:	2301      	movs	r3, #1
 800c72c:	617b      	str	r3, [r7, #20]
 800c72e:	2300      	movs	r3, #0
 800c730:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c732:	79fb      	ldrb	r3, [r7, #7]
 800c734:	461a      	mov	r2, r3
 800c736:	6939      	ldr	r1, [r7, #16]
 800c738:	6978      	ldr	r0, [r7, #20]
 800c73a:	f7ff ff79 	bl	800c630 <xQueueGenericCreate>
 800c73e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c740:	68f8      	ldr	r0, [r7, #12]
 800c742:	f7ff ffd3 	bl	800c6ec <prvInitialiseMutex>

		return xNewQueue;
 800c746:	68fb      	ldr	r3, [r7, #12]
	}
 800c748:	4618      	mov	r0, r3
 800c74a:	3718      	adds	r7, #24
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}

0800c750 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b08e      	sub	sp, #56	@ 0x38
 800c754:	af00      	add	r7, sp, #0
 800c756:	60f8      	str	r0, [r7, #12]
 800c758:	60b9      	str	r1, [r7, #8]
 800c75a:	607a      	str	r2, [r7, #4]
 800c75c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c75e:	2300      	movs	r3, #0
 800c760:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d10b      	bne.n	800c784 <xQueueGenericSend+0x34>
	__asm volatile
 800c76c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c770:	f383 8811 	msr	BASEPRI, r3
 800c774:	f3bf 8f6f 	isb	sy
 800c778:	f3bf 8f4f 	dsb	sy
 800c77c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c77e:	bf00      	nop
 800c780:	bf00      	nop
 800c782:	e7fd      	b.n	800c780 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d103      	bne.n	800c792 <xQueueGenericSend+0x42>
 800c78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c78c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d101      	bne.n	800c796 <xQueueGenericSend+0x46>
 800c792:	2301      	movs	r3, #1
 800c794:	e000      	b.n	800c798 <xQueueGenericSend+0x48>
 800c796:	2300      	movs	r3, #0
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d10b      	bne.n	800c7b4 <xQueueGenericSend+0x64>
	__asm volatile
 800c79c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7a0:	f383 8811 	msr	BASEPRI, r3
 800c7a4:	f3bf 8f6f 	isb	sy
 800c7a8:	f3bf 8f4f 	dsb	sy
 800c7ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c7ae:	bf00      	nop
 800c7b0:	bf00      	nop
 800c7b2:	e7fd      	b.n	800c7b0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	2b02      	cmp	r3, #2
 800c7b8:	d103      	bne.n	800c7c2 <xQueueGenericSend+0x72>
 800c7ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7be:	2b01      	cmp	r3, #1
 800c7c0:	d101      	bne.n	800c7c6 <xQueueGenericSend+0x76>
 800c7c2:	2301      	movs	r3, #1
 800c7c4:	e000      	b.n	800c7c8 <xQueueGenericSend+0x78>
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d10b      	bne.n	800c7e4 <xQueueGenericSend+0x94>
	__asm volatile
 800c7cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7d0:	f383 8811 	msr	BASEPRI, r3
 800c7d4:	f3bf 8f6f 	isb	sy
 800c7d8:	f3bf 8f4f 	dsb	sy
 800c7dc:	623b      	str	r3, [r7, #32]
}
 800c7de:	bf00      	nop
 800c7e0:	bf00      	nop
 800c7e2:	e7fd      	b.n	800c7e0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c7e4:	f001 fbc4 	bl	800df70 <xTaskGetSchedulerState>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d102      	bne.n	800c7f4 <xQueueGenericSend+0xa4>
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d101      	bne.n	800c7f8 <xQueueGenericSend+0xa8>
 800c7f4:	2301      	movs	r3, #1
 800c7f6:	e000      	b.n	800c7fa <xQueueGenericSend+0xaa>
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d10b      	bne.n	800c816 <xQueueGenericSend+0xc6>
	__asm volatile
 800c7fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c802:	f383 8811 	msr	BASEPRI, r3
 800c806:	f3bf 8f6f 	isb	sy
 800c80a:	f3bf 8f4f 	dsb	sy
 800c80e:	61fb      	str	r3, [r7, #28]
}
 800c810:	bf00      	nop
 800c812:	bf00      	nop
 800c814:	e7fd      	b.n	800c812 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c816:	f002 f907 	bl	800ea28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c81a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c81c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c81e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c822:	429a      	cmp	r2, r3
 800c824:	d302      	bcc.n	800c82c <xQueueGenericSend+0xdc>
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	2b02      	cmp	r3, #2
 800c82a:	d129      	bne.n	800c880 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c82c:	683a      	ldr	r2, [r7, #0]
 800c82e:	68b9      	ldr	r1, [r7, #8]
 800c830:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c832:	f000 fb7d 	bl	800cf30 <prvCopyDataToQueue>
 800c836:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c83a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d010      	beq.n	800c862 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c842:	3324      	adds	r3, #36	@ 0x24
 800c844:	4618      	mov	r0, r3
 800c846:	f001 f983 	bl	800db50 <xTaskRemoveFromEventList>
 800c84a:	4603      	mov	r3, r0
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d013      	beq.n	800c878 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c850:	4b3f      	ldr	r3, [pc, #252]	@ (800c950 <xQueueGenericSend+0x200>)
 800c852:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c856:	601a      	str	r2, [r3, #0]
 800c858:	f3bf 8f4f 	dsb	sy
 800c85c:	f3bf 8f6f 	isb	sy
 800c860:	e00a      	b.n	800c878 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c864:	2b00      	cmp	r3, #0
 800c866:	d007      	beq.n	800c878 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c868:	4b39      	ldr	r3, [pc, #228]	@ (800c950 <xQueueGenericSend+0x200>)
 800c86a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c86e:	601a      	str	r2, [r3, #0]
 800c870:	f3bf 8f4f 	dsb	sy
 800c874:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c878:	f002 f908 	bl	800ea8c <vPortExitCritical>
				return pdPASS;
 800c87c:	2301      	movs	r3, #1
 800c87e:	e063      	b.n	800c948 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d103      	bne.n	800c88e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c886:	f002 f901 	bl	800ea8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c88a:	2300      	movs	r3, #0
 800c88c:	e05c      	b.n	800c948 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c88e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c890:	2b00      	cmp	r3, #0
 800c892:	d106      	bne.n	800c8a2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c894:	f107 0314 	add.w	r3, r7, #20
 800c898:	4618      	mov	r0, r3
 800c89a:	f001 f9bd 	bl	800dc18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c89e:	2301      	movs	r3, #1
 800c8a0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c8a2:	f002 f8f3 	bl	800ea8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c8a6:	f000 ff2f 	bl	800d708 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c8aa:	f002 f8bd 	bl	800ea28 <vPortEnterCritical>
 800c8ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c8b4:	b25b      	sxtb	r3, r3
 800c8b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8ba:	d103      	bne.n	800c8c4 <xQueueGenericSend+0x174>
 800c8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8be:	2200      	movs	r2, #0
 800c8c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c8ca:	b25b      	sxtb	r3, r3
 800c8cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8d0:	d103      	bne.n	800c8da <xQueueGenericSend+0x18a>
 800c8d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c8da:	f002 f8d7 	bl	800ea8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c8de:	1d3a      	adds	r2, r7, #4
 800c8e0:	f107 0314 	add.w	r3, r7, #20
 800c8e4:	4611      	mov	r1, r2
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	f001 f9ac 	bl	800dc44 <xTaskCheckForTimeOut>
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d124      	bne.n	800c93c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c8f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c8f4:	f000 fc14 	bl	800d120 <prvIsQueueFull>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d018      	beq.n	800c930 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c8fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c900:	3310      	adds	r3, #16
 800c902:	687a      	ldr	r2, [r7, #4]
 800c904:	4611      	mov	r1, r2
 800c906:	4618      	mov	r0, r3
 800c908:	f001 f8fc 	bl	800db04 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c90c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c90e:	f000 fb9f 	bl	800d050 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c912:	f000 ff07 	bl	800d724 <xTaskResumeAll>
 800c916:	4603      	mov	r3, r0
 800c918:	2b00      	cmp	r3, #0
 800c91a:	f47f af7c 	bne.w	800c816 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c91e:	4b0c      	ldr	r3, [pc, #48]	@ (800c950 <xQueueGenericSend+0x200>)
 800c920:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c924:	601a      	str	r2, [r3, #0]
 800c926:	f3bf 8f4f 	dsb	sy
 800c92a:	f3bf 8f6f 	isb	sy
 800c92e:	e772      	b.n	800c816 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c930:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c932:	f000 fb8d 	bl	800d050 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c936:	f000 fef5 	bl	800d724 <xTaskResumeAll>
 800c93a:	e76c      	b.n	800c816 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c93c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c93e:	f000 fb87 	bl	800d050 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c942:	f000 feef 	bl	800d724 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c946:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c948:	4618      	mov	r0, r3
 800c94a:	3738      	adds	r7, #56	@ 0x38
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}
 800c950:	e000ed04 	.word	0xe000ed04

0800c954 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b08c      	sub	sp, #48	@ 0x30
 800c958:	af00      	add	r7, sp, #0
 800c95a:	60f8      	str	r0, [r7, #12]
 800c95c:	60b9      	str	r1, [r7, #8]
 800c95e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c960:	2300      	movs	r3, #0
 800c962:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d10b      	bne.n	800c986 <xQueueReceive+0x32>
	__asm volatile
 800c96e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c972:	f383 8811 	msr	BASEPRI, r3
 800c976:	f3bf 8f6f 	isb	sy
 800c97a:	f3bf 8f4f 	dsb	sy
 800c97e:	623b      	str	r3, [r7, #32]
}
 800c980:	bf00      	nop
 800c982:	bf00      	nop
 800c984:	e7fd      	b.n	800c982 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d103      	bne.n	800c994 <xQueueReceive+0x40>
 800c98c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c98e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c990:	2b00      	cmp	r3, #0
 800c992:	d101      	bne.n	800c998 <xQueueReceive+0x44>
 800c994:	2301      	movs	r3, #1
 800c996:	e000      	b.n	800c99a <xQueueReceive+0x46>
 800c998:	2300      	movs	r3, #0
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d10b      	bne.n	800c9b6 <xQueueReceive+0x62>
	__asm volatile
 800c99e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9a2:	f383 8811 	msr	BASEPRI, r3
 800c9a6:	f3bf 8f6f 	isb	sy
 800c9aa:	f3bf 8f4f 	dsb	sy
 800c9ae:	61fb      	str	r3, [r7, #28]
}
 800c9b0:	bf00      	nop
 800c9b2:	bf00      	nop
 800c9b4:	e7fd      	b.n	800c9b2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c9b6:	f001 fadb 	bl	800df70 <xTaskGetSchedulerState>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d102      	bne.n	800c9c6 <xQueueReceive+0x72>
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d101      	bne.n	800c9ca <xQueueReceive+0x76>
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	e000      	b.n	800c9cc <xQueueReceive+0x78>
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d10b      	bne.n	800c9e8 <xQueueReceive+0x94>
	__asm volatile
 800c9d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9d4:	f383 8811 	msr	BASEPRI, r3
 800c9d8:	f3bf 8f6f 	isb	sy
 800c9dc:	f3bf 8f4f 	dsb	sy
 800c9e0:	61bb      	str	r3, [r7, #24]
}
 800c9e2:	bf00      	nop
 800c9e4:	bf00      	nop
 800c9e6:	e7fd      	b.n	800c9e4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c9e8:	f002 f81e 	bl	800ea28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c9ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9f0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c9f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d01f      	beq.n	800ca38 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c9f8:	68b9      	ldr	r1, [r7, #8]
 800c9fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c9fc:	f000 fb02 	bl	800d004 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ca00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca02:	1e5a      	subs	r2, r3, #1
 800ca04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca06:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca0a:	691b      	ldr	r3, [r3, #16]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d00f      	beq.n	800ca30 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca12:	3310      	adds	r3, #16
 800ca14:	4618      	mov	r0, r3
 800ca16:	f001 f89b 	bl	800db50 <xTaskRemoveFromEventList>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d007      	beq.n	800ca30 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ca20:	4b3c      	ldr	r3, [pc, #240]	@ (800cb14 <xQueueReceive+0x1c0>)
 800ca22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca26:	601a      	str	r2, [r3, #0]
 800ca28:	f3bf 8f4f 	dsb	sy
 800ca2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ca30:	f002 f82c 	bl	800ea8c <vPortExitCritical>
				return pdPASS;
 800ca34:	2301      	movs	r3, #1
 800ca36:	e069      	b.n	800cb0c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d103      	bne.n	800ca46 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ca3e:	f002 f825 	bl	800ea8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ca42:	2300      	movs	r3, #0
 800ca44:	e062      	b.n	800cb0c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ca46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d106      	bne.n	800ca5a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ca4c:	f107 0310 	add.w	r3, r7, #16
 800ca50:	4618      	mov	r0, r3
 800ca52:	f001 f8e1 	bl	800dc18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ca56:	2301      	movs	r3, #1
 800ca58:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ca5a:	f002 f817 	bl	800ea8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ca5e:	f000 fe53 	bl	800d708 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ca62:	f001 ffe1 	bl	800ea28 <vPortEnterCritical>
 800ca66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ca6c:	b25b      	sxtb	r3, r3
 800ca6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca72:	d103      	bne.n	800ca7c <xQueueReceive+0x128>
 800ca74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca76:	2200      	movs	r2, #0
 800ca78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ca7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ca82:	b25b      	sxtb	r3, r3
 800ca84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca88:	d103      	bne.n	800ca92 <xQueueReceive+0x13e>
 800ca8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ca92:	f001 fffb 	bl	800ea8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ca96:	1d3a      	adds	r2, r7, #4
 800ca98:	f107 0310 	add.w	r3, r7, #16
 800ca9c:	4611      	mov	r1, r2
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f001 f8d0 	bl	800dc44 <xTaskCheckForTimeOut>
 800caa4:	4603      	mov	r3, r0
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d123      	bne.n	800caf2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800caaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800caac:	f000 fb22 	bl	800d0f4 <prvIsQueueEmpty>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d017      	beq.n	800cae6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cab8:	3324      	adds	r3, #36	@ 0x24
 800caba:	687a      	ldr	r2, [r7, #4]
 800cabc:	4611      	mov	r1, r2
 800cabe:	4618      	mov	r0, r3
 800cac0:	f001 f820 	bl	800db04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cac4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cac6:	f000 fac3 	bl	800d050 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800caca:	f000 fe2b 	bl	800d724 <xTaskResumeAll>
 800cace:	4603      	mov	r3, r0
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d189      	bne.n	800c9e8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800cad4:	4b0f      	ldr	r3, [pc, #60]	@ (800cb14 <xQueueReceive+0x1c0>)
 800cad6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cada:	601a      	str	r2, [r3, #0]
 800cadc:	f3bf 8f4f 	dsb	sy
 800cae0:	f3bf 8f6f 	isb	sy
 800cae4:	e780      	b.n	800c9e8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800cae6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cae8:	f000 fab2 	bl	800d050 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800caec:	f000 fe1a 	bl	800d724 <xTaskResumeAll>
 800caf0:	e77a      	b.n	800c9e8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800caf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800caf4:	f000 faac 	bl	800d050 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800caf8:	f000 fe14 	bl	800d724 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cafc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cafe:	f000 faf9 	bl	800d0f4 <prvIsQueueEmpty>
 800cb02:	4603      	mov	r3, r0
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	f43f af6f 	beq.w	800c9e8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cb0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3730      	adds	r7, #48	@ 0x30
 800cb10:	46bd      	mov	sp, r7
 800cb12:	bd80      	pop	{r7, pc}
 800cb14:	e000ed04 	.word	0xe000ed04

0800cb18 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b08e      	sub	sp, #56	@ 0x38
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
 800cb20:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800cb22:	2300      	movs	r3, #0
 800cb24:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cb2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d10b      	bne.n	800cb4c <xQueueSemaphoreTake+0x34>
	__asm volatile
 800cb34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb38:	f383 8811 	msr	BASEPRI, r3
 800cb3c:	f3bf 8f6f 	isb	sy
 800cb40:	f3bf 8f4f 	dsb	sy
 800cb44:	623b      	str	r3, [r7, #32]
}
 800cb46:	bf00      	nop
 800cb48:	bf00      	nop
 800cb4a:	e7fd      	b.n	800cb48 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cb4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d00b      	beq.n	800cb6c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800cb54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb58:	f383 8811 	msr	BASEPRI, r3
 800cb5c:	f3bf 8f6f 	isb	sy
 800cb60:	f3bf 8f4f 	dsb	sy
 800cb64:	61fb      	str	r3, [r7, #28]
}
 800cb66:	bf00      	nop
 800cb68:	bf00      	nop
 800cb6a:	e7fd      	b.n	800cb68 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cb6c:	f001 fa00 	bl	800df70 <xTaskGetSchedulerState>
 800cb70:	4603      	mov	r3, r0
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d102      	bne.n	800cb7c <xQueueSemaphoreTake+0x64>
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d101      	bne.n	800cb80 <xQueueSemaphoreTake+0x68>
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	e000      	b.n	800cb82 <xQueueSemaphoreTake+0x6a>
 800cb80:	2300      	movs	r3, #0
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d10b      	bne.n	800cb9e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800cb86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb8a:	f383 8811 	msr	BASEPRI, r3
 800cb8e:	f3bf 8f6f 	isb	sy
 800cb92:	f3bf 8f4f 	dsb	sy
 800cb96:	61bb      	str	r3, [r7, #24]
}
 800cb98:	bf00      	nop
 800cb9a:	bf00      	nop
 800cb9c:	e7fd      	b.n	800cb9a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cb9e:	f001 ff43 	bl	800ea28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800cba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cba6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800cba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d024      	beq.n	800cbf8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800cbae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbb0:	1e5a      	subs	r2, r3, #1
 800cbb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbb4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cbb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d104      	bne.n	800cbc8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800cbbe:	f001 fb83 	bl	800e2c8 <pvTaskIncrementMutexHeldCount>
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbc6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cbc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbca:	691b      	ldr	r3, [r3, #16]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d00f      	beq.n	800cbf0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cbd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbd2:	3310      	adds	r3, #16
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f000 ffbb 	bl	800db50 <xTaskRemoveFromEventList>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d007      	beq.n	800cbf0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cbe0:	4b54      	ldr	r3, [pc, #336]	@ (800cd34 <xQueueSemaphoreTake+0x21c>)
 800cbe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cbe6:	601a      	str	r2, [r3, #0]
 800cbe8:	f3bf 8f4f 	dsb	sy
 800cbec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cbf0:	f001 ff4c 	bl	800ea8c <vPortExitCritical>
				return pdPASS;
 800cbf4:	2301      	movs	r3, #1
 800cbf6:	e098      	b.n	800cd2a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cbf8:	683b      	ldr	r3, [r7, #0]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d112      	bne.n	800cc24 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800cbfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d00b      	beq.n	800cc1c <xQueueSemaphoreTake+0x104>
	__asm volatile
 800cc04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc08:	f383 8811 	msr	BASEPRI, r3
 800cc0c:	f3bf 8f6f 	isb	sy
 800cc10:	f3bf 8f4f 	dsb	sy
 800cc14:	617b      	str	r3, [r7, #20]
}
 800cc16:	bf00      	nop
 800cc18:	bf00      	nop
 800cc1a:	e7fd      	b.n	800cc18 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800cc1c:	f001 ff36 	bl	800ea8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cc20:	2300      	movs	r3, #0
 800cc22:	e082      	b.n	800cd2a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cc24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d106      	bne.n	800cc38 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cc2a:	f107 030c 	add.w	r3, r7, #12
 800cc2e:	4618      	mov	r0, r3
 800cc30:	f000 fff2 	bl	800dc18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cc34:	2301      	movs	r3, #1
 800cc36:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cc38:	f001 ff28 	bl	800ea8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cc3c:	f000 fd64 	bl	800d708 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cc40:	f001 fef2 	bl	800ea28 <vPortEnterCritical>
 800cc44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cc4a:	b25b      	sxtb	r3, r3
 800cc4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc50:	d103      	bne.n	800cc5a <xQueueSemaphoreTake+0x142>
 800cc52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc54:	2200      	movs	r2, #0
 800cc56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cc60:	b25b      	sxtb	r3, r3
 800cc62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc66:	d103      	bne.n	800cc70 <xQueueSemaphoreTake+0x158>
 800cc68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cc70:	f001 ff0c 	bl	800ea8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cc74:	463a      	mov	r2, r7
 800cc76:	f107 030c 	add.w	r3, r7, #12
 800cc7a:	4611      	mov	r1, r2
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	f000 ffe1 	bl	800dc44 <xTaskCheckForTimeOut>
 800cc82:	4603      	mov	r3, r0
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d132      	bne.n	800ccee <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cc88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cc8a:	f000 fa33 	bl	800d0f4 <prvIsQueueEmpty>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d026      	beq.n	800cce2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cc94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d109      	bne.n	800ccb0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800cc9c:	f001 fec4 	bl	800ea28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cca2:	689b      	ldr	r3, [r3, #8]
 800cca4:	4618      	mov	r0, r3
 800cca6:	f001 f981 	bl	800dfac <xTaskPriorityInherit>
 800ccaa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800ccac:	f001 feee 	bl	800ea8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ccb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccb2:	3324      	adds	r3, #36	@ 0x24
 800ccb4:	683a      	ldr	r2, [r7, #0]
 800ccb6:	4611      	mov	r1, r2
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f000 ff23 	bl	800db04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ccbe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ccc0:	f000 f9c6 	bl	800d050 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ccc4:	f000 fd2e 	bl	800d724 <xTaskResumeAll>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	f47f af67 	bne.w	800cb9e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800ccd0:	4b18      	ldr	r3, [pc, #96]	@ (800cd34 <xQueueSemaphoreTake+0x21c>)
 800ccd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccd6:	601a      	str	r2, [r3, #0]
 800ccd8:	f3bf 8f4f 	dsb	sy
 800ccdc:	f3bf 8f6f 	isb	sy
 800cce0:	e75d      	b.n	800cb9e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800cce2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cce4:	f000 f9b4 	bl	800d050 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cce8:	f000 fd1c 	bl	800d724 <xTaskResumeAll>
 800ccec:	e757      	b.n	800cb9e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ccee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ccf0:	f000 f9ae 	bl	800d050 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ccf4:	f000 fd16 	bl	800d724 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ccf8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ccfa:	f000 f9fb 	bl	800d0f4 <prvIsQueueEmpty>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	f43f af4c 	beq.w	800cb9e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800cd06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d00d      	beq.n	800cd28 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800cd0c:	f001 fe8c 	bl	800ea28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800cd10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cd12:	f000 f8f5 	bl	800cf00 <prvGetDisinheritPriorityAfterTimeout>
 800cd16:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800cd18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd1a:	689b      	ldr	r3, [r3, #8]
 800cd1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cd1e:	4618      	mov	r0, r3
 800cd20:	f001 fa42 	bl	800e1a8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800cd24:	f001 feb2 	bl	800ea8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cd28:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	3738      	adds	r7, #56	@ 0x38
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	e000ed04 	.word	0xe000ed04

0800cd38 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b08e      	sub	sp, #56	@ 0x38
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	60f8      	str	r0, [r7, #12]
 800cd40:	60b9      	str	r1, [r7, #8]
 800cd42:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800cd44:	2300      	movs	r3, #0
 800cd46:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cd4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d10b      	bne.n	800cd6a <xQueuePeek+0x32>
	__asm volatile
 800cd52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd56:	f383 8811 	msr	BASEPRI, r3
 800cd5a:	f3bf 8f6f 	isb	sy
 800cd5e:	f3bf 8f4f 	dsb	sy
 800cd62:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cd64:	bf00      	nop
 800cd66:	bf00      	nop
 800cd68:	e7fd      	b.n	800cd66 <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cd6a:	68bb      	ldr	r3, [r7, #8]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d103      	bne.n	800cd78 <xQueuePeek+0x40>
 800cd70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d101      	bne.n	800cd7c <xQueuePeek+0x44>
 800cd78:	2301      	movs	r3, #1
 800cd7a:	e000      	b.n	800cd7e <xQueuePeek+0x46>
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d10b      	bne.n	800cd9a <xQueuePeek+0x62>
	__asm volatile
 800cd82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd86:	f383 8811 	msr	BASEPRI, r3
 800cd8a:	f3bf 8f6f 	isb	sy
 800cd8e:	f3bf 8f4f 	dsb	sy
 800cd92:	623b      	str	r3, [r7, #32]
}
 800cd94:	bf00      	nop
 800cd96:	bf00      	nop
 800cd98:	e7fd      	b.n	800cd96 <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cd9a:	f001 f8e9 	bl	800df70 <xTaskGetSchedulerState>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d102      	bne.n	800cdaa <xQueuePeek+0x72>
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d101      	bne.n	800cdae <xQueuePeek+0x76>
 800cdaa:	2301      	movs	r3, #1
 800cdac:	e000      	b.n	800cdb0 <xQueuePeek+0x78>
 800cdae:	2300      	movs	r3, #0
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d10b      	bne.n	800cdcc <xQueuePeek+0x94>
	__asm volatile
 800cdb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdb8:	f383 8811 	msr	BASEPRI, r3
 800cdbc:	f3bf 8f6f 	isb	sy
 800cdc0:	f3bf 8f4f 	dsb	sy
 800cdc4:	61fb      	str	r3, [r7, #28]
}
 800cdc6:	bf00      	nop
 800cdc8:	bf00      	nop
 800cdca:	e7fd      	b.n	800cdc8 <xQueuePeek+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cdcc:	f001 fe2c 	bl	800ea28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cdd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdd4:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cdd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d021      	beq.n	800ce20 <xQueuePeek+0xe8>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 800cddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdde:	68db      	ldr	r3, [r3, #12]
 800cde0:	62bb      	str	r3, [r7, #40]	@ 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cde2:	68b9      	ldr	r1, [r7, #8]
 800cde4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cde6:	f000 f90d 	bl	800d004 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 800cdea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cdee:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cdf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d00f      	beq.n	800ce18 <xQueuePeek+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cdf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdfa:	3324      	adds	r3, #36	@ 0x24
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	f000 fea7 	bl	800db50 <xTaskRemoveFromEventList>
 800ce02:	4603      	mov	r3, r0
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d007      	beq.n	800ce18 <xQueuePeek+0xe0>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
 800ce08:	4b3c      	ldr	r3, [pc, #240]	@ (800cefc <xQueuePeek+0x1c4>)
 800ce0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ce0e:	601a      	str	r2, [r3, #0]
 800ce10:	f3bf 8f4f 	dsb	sy
 800ce14:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ce18:	f001 fe38 	bl	800ea8c <vPortExitCritical>
				return pdPASS;
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	e069      	b.n	800cef4 <xQueuePeek+0x1bc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d103      	bne.n	800ce2e <xQueuePeek+0xf6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ce26:	f001 fe31 	bl	800ea8c <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	e062      	b.n	800cef4 <xQueuePeek+0x1bc>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ce2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d106      	bne.n	800ce42 <xQueuePeek+0x10a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ce34:	f107 0314 	add.w	r3, r7, #20
 800ce38:	4618      	mov	r0, r3
 800ce3a:	f000 feed 	bl	800dc18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ce3e:	2301      	movs	r3, #1
 800ce40:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ce42:	f001 fe23 	bl	800ea8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ce46:	f000 fc5f 	bl	800d708 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ce4a:	f001 fded 	bl	800ea28 <vPortEnterCritical>
 800ce4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ce54:	b25b      	sxtb	r3, r3
 800ce56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce5a:	d103      	bne.n	800ce64 <xQueuePeek+0x12c>
 800ce5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce5e:	2200      	movs	r2, #0
 800ce60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ce64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ce6a:	b25b      	sxtb	r3, r3
 800ce6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce70:	d103      	bne.n	800ce7a <xQueuePeek+0x142>
 800ce72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce74:	2200      	movs	r2, #0
 800ce76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ce7a:	f001 fe07 	bl	800ea8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ce7e:	1d3a      	adds	r2, r7, #4
 800ce80:	f107 0314 	add.w	r3, r7, #20
 800ce84:	4611      	mov	r1, r2
 800ce86:	4618      	mov	r0, r3
 800ce88:	f000 fedc 	bl	800dc44 <xTaskCheckForTimeOut>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d123      	bne.n	800ceda <xQueuePeek+0x1a2>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ce92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ce94:	f000 f92e 	bl	800d0f4 <prvIsQueueEmpty>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d017      	beq.n	800cece <xQueuePeek+0x196>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ce9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cea0:	3324      	adds	r3, #36	@ 0x24
 800cea2:	687a      	ldr	r2, [r7, #4]
 800cea4:	4611      	mov	r1, r2
 800cea6:	4618      	mov	r0, r3
 800cea8:	f000 fe2c 	bl	800db04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ceac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ceae:	f000 f8cf 	bl	800d050 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ceb2:	f000 fc37 	bl	800d724 <xTaskResumeAll>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d187      	bne.n	800cdcc <xQueuePeek+0x94>
				{
					portYIELD_WITHIN_API();
 800cebc:	4b0f      	ldr	r3, [pc, #60]	@ (800cefc <xQueuePeek+0x1c4>)
 800cebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cec2:	601a      	str	r2, [r3, #0]
 800cec4:	f3bf 8f4f 	dsb	sy
 800cec8:	f3bf 8f6f 	isb	sy
 800cecc:	e77e      	b.n	800cdcc <xQueuePeek+0x94>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
 800cece:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ced0:	f000 f8be 	bl	800d050 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ced4:	f000 fc26 	bl	800d724 <xTaskResumeAll>
 800ced8:	e778      	b.n	800cdcc <xQueuePeek+0x94>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
 800ceda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cedc:	f000 f8b8 	bl	800d050 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cee0:	f000 fc20 	bl	800d724 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cee4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cee6:	f000 f905 	bl	800d0f4 <prvIsQueueEmpty>
 800ceea:	4603      	mov	r3, r0
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	f43f af6d 	beq.w	800cdcc <xQueuePeek+0x94>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cef2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	3738      	adds	r7, #56	@ 0x38
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}
 800cefc:	e000ed04 	.word	0xe000ed04

0800cf00 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800cf00:	b480      	push	{r7}
 800cf02:	b085      	sub	sp, #20
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d006      	beq.n	800cf1e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	f1c3 0307 	rsb	r3, r3, #7
 800cf1a:	60fb      	str	r3, [r7, #12]
 800cf1c:	e001      	b.n	800cf22 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800cf22:	68fb      	ldr	r3, [r7, #12]
	}
 800cf24:	4618      	mov	r0, r3
 800cf26:	3714      	adds	r7, #20
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2e:	4770      	bx	lr

0800cf30 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b086      	sub	sp, #24
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	60f8      	str	r0, [r7, #12]
 800cf38:	60b9      	str	r1, [r7, #8]
 800cf3a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf44:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d10d      	bne.n	800cf6a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d14d      	bne.n	800cff2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	689b      	ldr	r3, [r3, #8]
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	f001 f89c 	bl	800e098 <xTaskPriorityDisinherit>
 800cf60:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	2200      	movs	r2, #0
 800cf66:	609a      	str	r2, [r3, #8]
 800cf68:	e043      	b.n	800cff2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d119      	bne.n	800cfa4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	6858      	ldr	r0, [r3, #4]
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf78:	461a      	mov	r2, r3
 800cf7a:	68b9      	ldr	r1, [r7, #8]
 800cf7c:	f003 fcdf 	bl	801093e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	685a      	ldr	r2, [r3, #4]
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf88:	441a      	add	r2, r3
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	685a      	ldr	r2, [r3, #4]
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	689b      	ldr	r3, [r3, #8]
 800cf96:	429a      	cmp	r2, r3
 800cf98:	d32b      	bcc.n	800cff2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	681a      	ldr	r2, [r3, #0]
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	605a      	str	r2, [r3, #4]
 800cfa2:	e026      	b.n	800cff2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	68d8      	ldr	r0, [r3, #12]
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfac:	461a      	mov	r2, r3
 800cfae:	68b9      	ldr	r1, [r7, #8]
 800cfb0:	f003 fcc5 	bl	801093e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	68da      	ldr	r2, [r3, #12]
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfbc:	425b      	negs	r3, r3
 800cfbe:	441a      	add	r2, r3
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	68da      	ldr	r2, [r3, #12]
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	429a      	cmp	r2, r3
 800cfce:	d207      	bcs.n	800cfe0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	689a      	ldr	r2, [r3, #8]
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfd8:	425b      	negs	r3, r3
 800cfda:	441a      	add	r2, r3
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2b02      	cmp	r3, #2
 800cfe4:	d105      	bne.n	800cff2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cfe6:	693b      	ldr	r3, [r7, #16]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d002      	beq.n	800cff2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cfec:	693b      	ldr	r3, [r7, #16]
 800cfee:	3b01      	subs	r3, #1
 800cff0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cff2:	693b      	ldr	r3, [r7, #16]
 800cff4:	1c5a      	adds	r2, r3, #1
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800cffa:	697b      	ldr	r3, [r7, #20]
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3718      	adds	r7, #24
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}

0800d004 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b082      	sub	sp, #8
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
 800d00c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d012:	2b00      	cmp	r3, #0
 800d014:	d018      	beq.n	800d048 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	68da      	ldr	r2, [r3, #12]
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d01e:	441a      	add	r2, r3
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	68da      	ldr	r2, [r3, #12]
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	689b      	ldr	r3, [r3, #8]
 800d02c:	429a      	cmp	r2, r3
 800d02e:	d303      	bcc.n	800d038 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681a      	ldr	r2, [r3, #0]
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	68d9      	ldr	r1, [r3, #12]
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d040:	461a      	mov	r2, r3
 800d042:	6838      	ldr	r0, [r7, #0]
 800d044:	f003 fc7b 	bl	801093e <memcpy>
	}
}
 800d048:	bf00      	nop
 800d04a:	3708      	adds	r7, #8
 800d04c:	46bd      	mov	sp, r7
 800d04e:	bd80      	pop	{r7, pc}

0800d050 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b084      	sub	sp, #16
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d058:	f001 fce6 	bl	800ea28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d062:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d064:	e011      	b.n	800d08a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d012      	beq.n	800d094 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	3324      	adds	r3, #36	@ 0x24
 800d072:	4618      	mov	r0, r3
 800d074:	f000 fd6c 	bl	800db50 <xTaskRemoveFromEventList>
 800d078:	4603      	mov	r3, r0
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d001      	beq.n	800d082 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d07e:	f000 fe45 	bl	800dd0c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d082:	7bfb      	ldrb	r3, [r7, #15]
 800d084:	3b01      	subs	r3, #1
 800d086:	b2db      	uxtb	r3, r3
 800d088:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d08a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	dce9      	bgt.n	800d066 <prvUnlockQueue+0x16>
 800d092:	e000      	b.n	800d096 <prvUnlockQueue+0x46>
					break;
 800d094:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	22ff      	movs	r2, #255	@ 0xff
 800d09a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d09e:	f001 fcf5 	bl	800ea8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d0a2:	f001 fcc1 	bl	800ea28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d0ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d0ae:	e011      	b.n	800d0d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	691b      	ldr	r3, [r3, #16]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d012      	beq.n	800d0de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	3310      	adds	r3, #16
 800d0bc:	4618      	mov	r0, r3
 800d0be:	f000 fd47 	bl	800db50 <xTaskRemoveFromEventList>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d001      	beq.n	800d0cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d0c8:	f000 fe20 	bl	800dd0c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d0cc:	7bbb      	ldrb	r3, [r7, #14]
 800d0ce:	3b01      	subs	r3, #1
 800d0d0:	b2db      	uxtb	r3, r3
 800d0d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d0d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	dce9      	bgt.n	800d0b0 <prvUnlockQueue+0x60>
 800d0dc:	e000      	b.n	800d0e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d0de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	22ff      	movs	r2, #255	@ 0xff
 800d0e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d0e8:	f001 fcd0 	bl	800ea8c <vPortExitCritical>
}
 800d0ec:	bf00      	nop
 800d0ee:	3710      	adds	r7, #16
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}

0800d0f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b084      	sub	sp, #16
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d0fc:	f001 fc94 	bl	800ea28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d104:	2b00      	cmp	r3, #0
 800d106:	d102      	bne.n	800d10e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d108:	2301      	movs	r3, #1
 800d10a:	60fb      	str	r3, [r7, #12]
 800d10c:	e001      	b.n	800d112 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d10e:	2300      	movs	r3, #0
 800d110:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d112:	f001 fcbb 	bl	800ea8c <vPortExitCritical>

	return xReturn;
 800d116:	68fb      	ldr	r3, [r7, #12]
}
 800d118:	4618      	mov	r0, r3
 800d11a:	3710      	adds	r7, #16
 800d11c:	46bd      	mov	sp, r7
 800d11e:	bd80      	pop	{r7, pc}

0800d120 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b084      	sub	sp, #16
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d128:	f001 fc7e 	bl	800ea28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d134:	429a      	cmp	r2, r3
 800d136:	d102      	bne.n	800d13e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d138:	2301      	movs	r3, #1
 800d13a:	60fb      	str	r3, [r7, #12]
 800d13c:	e001      	b.n	800d142 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d13e:	2300      	movs	r3, #0
 800d140:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d142:	f001 fca3 	bl	800ea8c <vPortExitCritical>

	return xReturn;
 800d146:	68fb      	ldr	r3, [r7, #12]
}
 800d148:	4618      	mov	r0, r3
 800d14a:	3710      	adds	r7, #16
 800d14c:	46bd      	mov	sp, r7
 800d14e:	bd80      	pop	{r7, pc}

0800d150 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d150:	b580      	push	{r7, lr}
 800d152:	b08e      	sub	sp, #56	@ 0x38
 800d154:	af04      	add	r7, sp, #16
 800d156:	60f8      	str	r0, [r7, #12]
 800d158:	60b9      	str	r1, [r7, #8]
 800d15a:	607a      	str	r2, [r7, #4]
 800d15c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d15e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d160:	2b00      	cmp	r3, #0
 800d162:	d10b      	bne.n	800d17c <xTaskCreateStatic+0x2c>
	__asm volatile
 800d164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d168:	f383 8811 	msr	BASEPRI, r3
 800d16c:	f3bf 8f6f 	isb	sy
 800d170:	f3bf 8f4f 	dsb	sy
 800d174:	623b      	str	r3, [r7, #32]
}
 800d176:	bf00      	nop
 800d178:	bf00      	nop
 800d17a:	e7fd      	b.n	800d178 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d17c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d10b      	bne.n	800d19a <xTaskCreateStatic+0x4a>
	__asm volatile
 800d182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d186:	f383 8811 	msr	BASEPRI, r3
 800d18a:	f3bf 8f6f 	isb	sy
 800d18e:	f3bf 8f4f 	dsb	sy
 800d192:	61fb      	str	r3, [r7, #28]
}
 800d194:	bf00      	nop
 800d196:	bf00      	nop
 800d198:	e7fd      	b.n	800d196 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d19a:	23a8      	movs	r3, #168	@ 0xa8
 800d19c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d19e:	693b      	ldr	r3, [r7, #16]
 800d1a0:	2ba8      	cmp	r3, #168	@ 0xa8
 800d1a2:	d00b      	beq.n	800d1bc <xTaskCreateStatic+0x6c>
	__asm volatile
 800d1a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1a8:	f383 8811 	msr	BASEPRI, r3
 800d1ac:	f3bf 8f6f 	isb	sy
 800d1b0:	f3bf 8f4f 	dsb	sy
 800d1b4:	61bb      	str	r3, [r7, #24]
}
 800d1b6:	bf00      	nop
 800d1b8:	bf00      	nop
 800d1ba:	e7fd      	b.n	800d1b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d1bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d1be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d01e      	beq.n	800d202 <xTaskCreateStatic+0xb2>
 800d1c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d01b      	beq.n	800d202 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d1d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d1d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d6:	2202      	movs	r2, #2
 800d1d8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d1dc:	2300      	movs	r3, #0
 800d1de:	9303      	str	r3, [sp, #12]
 800d1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e2:	9302      	str	r3, [sp, #8]
 800d1e4:	f107 0314 	add.w	r3, r7, #20
 800d1e8:	9301      	str	r3, [sp, #4]
 800d1ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1ec:	9300      	str	r3, [sp, #0]
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	687a      	ldr	r2, [r7, #4]
 800d1f2:	68b9      	ldr	r1, [r7, #8]
 800d1f4:	68f8      	ldr	r0, [r7, #12]
 800d1f6:	f000 f851 	bl	800d29c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d1fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d1fc:	f000 f8f6 	bl	800d3ec <prvAddNewTaskToReadyList>
 800d200:	e001      	b.n	800d206 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d202:	2300      	movs	r3, #0
 800d204:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d206:	697b      	ldr	r3, [r7, #20]
	}
 800d208:	4618      	mov	r0, r3
 800d20a:	3728      	adds	r7, #40	@ 0x28
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd80      	pop	{r7, pc}

0800d210 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d210:	b580      	push	{r7, lr}
 800d212:	b08c      	sub	sp, #48	@ 0x30
 800d214:	af04      	add	r7, sp, #16
 800d216:	60f8      	str	r0, [r7, #12]
 800d218:	60b9      	str	r1, [r7, #8]
 800d21a:	603b      	str	r3, [r7, #0]
 800d21c:	4613      	mov	r3, r2
 800d21e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d220:	88fb      	ldrh	r3, [r7, #6]
 800d222:	009b      	lsls	r3, r3, #2
 800d224:	4618      	mov	r0, r3
 800d226:	f001 fd21 	bl	800ec6c <pvPortMalloc>
 800d22a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d22c:	697b      	ldr	r3, [r7, #20]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d00e      	beq.n	800d250 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d232:	20a8      	movs	r0, #168	@ 0xa8
 800d234:	f001 fd1a 	bl	800ec6c <pvPortMalloc>
 800d238:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d23a:	69fb      	ldr	r3, [r7, #28]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d003      	beq.n	800d248 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d240:	69fb      	ldr	r3, [r7, #28]
 800d242:	697a      	ldr	r2, [r7, #20]
 800d244:	631a      	str	r2, [r3, #48]	@ 0x30
 800d246:	e005      	b.n	800d254 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d248:	6978      	ldr	r0, [r7, #20]
 800d24a:	f001 fddd 	bl	800ee08 <vPortFree>
 800d24e:	e001      	b.n	800d254 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d250:	2300      	movs	r3, #0
 800d252:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d254:	69fb      	ldr	r3, [r7, #28]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d017      	beq.n	800d28a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d25a:	69fb      	ldr	r3, [r7, #28]
 800d25c:	2200      	movs	r2, #0
 800d25e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d262:	88fa      	ldrh	r2, [r7, #6]
 800d264:	2300      	movs	r3, #0
 800d266:	9303      	str	r3, [sp, #12]
 800d268:	69fb      	ldr	r3, [r7, #28]
 800d26a:	9302      	str	r3, [sp, #8]
 800d26c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d26e:	9301      	str	r3, [sp, #4]
 800d270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d272:	9300      	str	r3, [sp, #0]
 800d274:	683b      	ldr	r3, [r7, #0]
 800d276:	68b9      	ldr	r1, [r7, #8]
 800d278:	68f8      	ldr	r0, [r7, #12]
 800d27a:	f000 f80f 	bl	800d29c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d27e:	69f8      	ldr	r0, [r7, #28]
 800d280:	f000 f8b4 	bl	800d3ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d284:	2301      	movs	r3, #1
 800d286:	61bb      	str	r3, [r7, #24]
 800d288:	e002      	b.n	800d290 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d28a:	f04f 33ff 	mov.w	r3, #4294967295
 800d28e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d290:	69bb      	ldr	r3, [r7, #24]
	}
 800d292:	4618      	mov	r0, r3
 800d294:	3720      	adds	r7, #32
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}
	...

0800d29c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b088      	sub	sp, #32
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	60f8      	str	r0, [r7, #12]
 800d2a4:	60b9      	str	r1, [r7, #8]
 800d2a6:	607a      	str	r2, [r7, #4]
 800d2a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d2aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	009b      	lsls	r3, r3, #2
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	21a5      	movs	r1, #165	@ 0xa5
 800d2b6:	f003 f9fb 	bl	80106b0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d2ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d2c4:	3b01      	subs	r3, #1
 800d2c6:	009b      	lsls	r3, r3, #2
 800d2c8:	4413      	add	r3, r2
 800d2ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d2cc:	69bb      	ldr	r3, [r7, #24]
 800d2ce:	f023 0307 	bic.w	r3, r3, #7
 800d2d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d2d4:	69bb      	ldr	r3, [r7, #24]
 800d2d6:	f003 0307 	and.w	r3, r3, #7
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d00b      	beq.n	800d2f6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2e2:	f383 8811 	msr	BASEPRI, r3
 800d2e6:	f3bf 8f6f 	isb	sy
 800d2ea:	f3bf 8f4f 	dsb	sy
 800d2ee:	617b      	str	r3, [r7, #20]
}
 800d2f0:	bf00      	nop
 800d2f2:	bf00      	nop
 800d2f4:	e7fd      	b.n	800d2f2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d2f6:	68bb      	ldr	r3, [r7, #8]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d01f      	beq.n	800d33c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	61fb      	str	r3, [r7, #28]
 800d300:	e012      	b.n	800d328 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d302:	68ba      	ldr	r2, [r7, #8]
 800d304:	69fb      	ldr	r3, [r7, #28]
 800d306:	4413      	add	r3, r2
 800d308:	7819      	ldrb	r1, [r3, #0]
 800d30a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d30c:	69fb      	ldr	r3, [r7, #28]
 800d30e:	4413      	add	r3, r2
 800d310:	3334      	adds	r3, #52	@ 0x34
 800d312:	460a      	mov	r2, r1
 800d314:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d316:	68ba      	ldr	r2, [r7, #8]
 800d318:	69fb      	ldr	r3, [r7, #28]
 800d31a:	4413      	add	r3, r2
 800d31c:	781b      	ldrb	r3, [r3, #0]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d006      	beq.n	800d330 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d322:	69fb      	ldr	r3, [r7, #28]
 800d324:	3301      	adds	r3, #1
 800d326:	61fb      	str	r3, [r7, #28]
 800d328:	69fb      	ldr	r3, [r7, #28]
 800d32a:	2b0f      	cmp	r3, #15
 800d32c:	d9e9      	bls.n	800d302 <prvInitialiseNewTask+0x66>
 800d32e:	e000      	b.n	800d332 <prvInitialiseNewTask+0x96>
			{
				break;
 800d330:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d334:	2200      	movs	r2, #0
 800d336:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d33a:	e003      	b.n	800d344 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d33c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d33e:	2200      	movs	r2, #0
 800d340:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d346:	2b06      	cmp	r3, #6
 800d348:	d901      	bls.n	800d34e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d34a:	2306      	movs	r3, #6
 800d34c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d350:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d352:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d356:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d358:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d35a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d35c:	2200      	movs	r2, #0
 800d35e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d362:	3304      	adds	r3, #4
 800d364:	4618      	mov	r0, r3
 800d366:	f7ff f864 	bl	800c432 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d36a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d36c:	3318      	adds	r3, #24
 800d36e:	4618      	mov	r0, r3
 800d370:	f7ff f85f 	bl	800c432 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d376:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d378:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d37a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d37c:	f1c3 0207 	rsb	r2, r3, #7
 800d380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d382:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d386:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d388:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d38a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d38c:	2200      	movs	r2, #0
 800d38e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d394:	2200      	movs	r2, #0
 800d396:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d39c:	3354      	adds	r3, #84	@ 0x54
 800d39e:	224c      	movs	r2, #76	@ 0x4c
 800d3a0:	2100      	movs	r1, #0
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	f003 f984 	bl	80106b0 <memset>
 800d3a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3aa:	4a0d      	ldr	r2, [pc, #52]	@ (800d3e0 <prvInitialiseNewTask+0x144>)
 800d3ac:	659a      	str	r2, [r3, #88]	@ 0x58
 800d3ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3b0:	4a0c      	ldr	r2, [pc, #48]	@ (800d3e4 <prvInitialiseNewTask+0x148>)
 800d3b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800d3b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3b6:	4a0c      	ldr	r2, [pc, #48]	@ (800d3e8 <prvInitialiseNewTask+0x14c>)
 800d3b8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d3ba:	683a      	ldr	r2, [r7, #0]
 800d3bc:	68f9      	ldr	r1, [r7, #12]
 800d3be:	69b8      	ldr	r0, [r7, #24]
 800d3c0:	f001 fa00 	bl	800e7c4 <pxPortInitialiseStack>
 800d3c4:	4602      	mov	r2, r0
 800d3c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d3ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d002      	beq.n	800d3d6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d3d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d3d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d3d6:	bf00      	nop
 800d3d8:	3720      	adds	r7, #32
 800d3da:	46bd      	mov	sp, r7
 800d3dc:	bd80      	pop	{r7, pc}
 800d3de:	bf00      	nop
 800d3e0:	20007044 	.word	0x20007044
 800d3e4:	200070ac 	.word	0x200070ac
 800d3e8:	20007114 	.word	0x20007114

0800d3ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b082      	sub	sp, #8
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d3f4:	f001 fb18 	bl	800ea28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d3f8:	4b2c      	ldr	r3, [pc, #176]	@ (800d4ac <prvAddNewTaskToReadyList+0xc0>)
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	3301      	adds	r3, #1
 800d3fe:	4a2b      	ldr	r2, [pc, #172]	@ (800d4ac <prvAddNewTaskToReadyList+0xc0>)
 800d400:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d402:	4b2b      	ldr	r3, [pc, #172]	@ (800d4b0 <prvAddNewTaskToReadyList+0xc4>)
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d109      	bne.n	800d41e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d40a:	4a29      	ldr	r2, [pc, #164]	@ (800d4b0 <prvAddNewTaskToReadyList+0xc4>)
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d410:	4b26      	ldr	r3, [pc, #152]	@ (800d4ac <prvAddNewTaskToReadyList+0xc0>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	2b01      	cmp	r3, #1
 800d416:	d110      	bne.n	800d43a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d418:	f000 fc9e 	bl	800dd58 <prvInitialiseTaskLists>
 800d41c:	e00d      	b.n	800d43a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d41e:	4b25      	ldr	r3, [pc, #148]	@ (800d4b4 <prvAddNewTaskToReadyList+0xc8>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d109      	bne.n	800d43a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d426:	4b22      	ldr	r3, [pc, #136]	@ (800d4b0 <prvAddNewTaskToReadyList+0xc4>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d430:	429a      	cmp	r2, r3
 800d432:	d802      	bhi.n	800d43a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d434:	4a1e      	ldr	r2, [pc, #120]	@ (800d4b0 <prvAddNewTaskToReadyList+0xc4>)
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d43a:	4b1f      	ldr	r3, [pc, #124]	@ (800d4b8 <prvAddNewTaskToReadyList+0xcc>)
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	3301      	adds	r3, #1
 800d440:	4a1d      	ldr	r2, [pc, #116]	@ (800d4b8 <prvAddNewTaskToReadyList+0xcc>)
 800d442:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d444:	4b1c      	ldr	r3, [pc, #112]	@ (800d4b8 <prvAddNewTaskToReadyList+0xcc>)
 800d446:	681a      	ldr	r2, [r3, #0]
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d450:	2201      	movs	r2, #1
 800d452:	409a      	lsls	r2, r3
 800d454:	4b19      	ldr	r3, [pc, #100]	@ (800d4bc <prvAddNewTaskToReadyList+0xd0>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	4313      	orrs	r3, r2
 800d45a:	4a18      	ldr	r2, [pc, #96]	@ (800d4bc <prvAddNewTaskToReadyList+0xd0>)
 800d45c:	6013      	str	r3, [r2, #0]
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d462:	4613      	mov	r3, r2
 800d464:	009b      	lsls	r3, r3, #2
 800d466:	4413      	add	r3, r2
 800d468:	009b      	lsls	r3, r3, #2
 800d46a:	4a15      	ldr	r2, [pc, #84]	@ (800d4c0 <prvAddNewTaskToReadyList+0xd4>)
 800d46c:	441a      	add	r2, r3
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	3304      	adds	r3, #4
 800d472:	4619      	mov	r1, r3
 800d474:	4610      	mov	r0, r2
 800d476:	f7fe ffe9 	bl	800c44c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d47a:	f001 fb07 	bl	800ea8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d47e:	4b0d      	ldr	r3, [pc, #52]	@ (800d4b4 <prvAddNewTaskToReadyList+0xc8>)
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d00e      	beq.n	800d4a4 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d486:	4b0a      	ldr	r3, [pc, #40]	@ (800d4b0 <prvAddNewTaskToReadyList+0xc4>)
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d490:	429a      	cmp	r2, r3
 800d492:	d207      	bcs.n	800d4a4 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d494:	4b0b      	ldr	r3, [pc, #44]	@ (800d4c4 <prvAddNewTaskToReadyList+0xd8>)
 800d496:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d49a:	601a      	str	r2, [r3, #0]
 800d49c:	f3bf 8f4f 	dsb	sy
 800d4a0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d4a4:	bf00      	nop
 800d4a6:	3708      	adds	r7, #8
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	bd80      	pop	{r7, pc}
 800d4ac:	20001224 	.word	0x20001224
 800d4b0:	20001124 	.word	0x20001124
 800d4b4:	20001230 	.word	0x20001230
 800d4b8:	20001240 	.word	0x20001240
 800d4bc:	2000122c 	.word	0x2000122c
 800d4c0:	20001128 	.word	0x20001128
 800d4c4:	e000ed04 	.word	0xe000ed04

0800d4c8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b08a      	sub	sp, #40	@ 0x28
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
 800d4d0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d10b      	bne.n	800d4f4 <vTaskDelayUntil+0x2c>
	__asm volatile
 800d4dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4e0:	f383 8811 	msr	BASEPRI, r3
 800d4e4:	f3bf 8f6f 	isb	sy
 800d4e8:	f3bf 8f4f 	dsb	sy
 800d4ec:	617b      	str	r3, [r7, #20]
}
 800d4ee:	bf00      	nop
 800d4f0:	bf00      	nop
 800d4f2:	e7fd      	b.n	800d4f0 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d10b      	bne.n	800d512 <vTaskDelayUntil+0x4a>
	__asm volatile
 800d4fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4fe:	f383 8811 	msr	BASEPRI, r3
 800d502:	f3bf 8f6f 	isb	sy
 800d506:	f3bf 8f4f 	dsb	sy
 800d50a:	613b      	str	r3, [r7, #16]
}
 800d50c:	bf00      	nop
 800d50e:	bf00      	nop
 800d510:	e7fd      	b.n	800d50e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800d512:	4b2a      	ldr	r3, [pc, #168]	@ (800d5bc <vTaskDelayUntil+0xf4>)
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d00b      	beq.n	800d532 <vTaskDelayUntil+0x6a>
	__asm volatile
 800d51a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d51e:	f383 8811 	msr	BASEPRI, r3
 800d522:	f3bf 8f6f 	isb	sy
 800d526:	f3bf 8f4f 	dsb	sy
 800d52a:	60fb      	str	r3, [r7, #12]
}
 800d52c:	bf00      	nop
 800d52e:	bf00      	nop
 800d530:	e7fd      	b.n	800d52e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800d532:	f000 f8e9 	bl	800d708 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800d536:	4b22      	ldr	r3, [pc, #136]	@ (800d5c0 <vTaskDelayUntil+0xf8>)
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	683a      	ldr	r2, [r7, #0]
 800d542:	4413      	add	r3, r2
 800d544:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	6a3a      	ldr	r2, [r7, #32]
 800d54c:	429a      	cmp	r2, r3
 800d54e:	d20b      	bcs.n	800d568 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	69fa      	ldr	r2, [r7, #28]
 800d556:	429a      	cmp	r2, r3
 800d558:	d211      	bcs.n	800d57e <vTaskDelayUntil+0xb6>
 800d55a:	69fa      	ldr	r2, [r7, #28]
 800d55c:	6a3b      	ldr	r3, [r7, #32]
 800d55e:	429a      	cmp	r2, r3
 800d560:	d90d      	bls.n	800d57e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800d562:	2301      	movs	r3, #1
 800d564:	627b      	str	r3, [r7, #36]	@ 0x24
 800d566:	e00a      	b.n	800d57e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	69fa      	ldr	r2, [r7, #28]
 800d56e:	429a      	cmp	r2, r3
 800d570:	d303      	bcc.n	800d57a <vTaskDelayUntil+0xb2>
 800d572:	69fa      	ldr	r2, [r7, #28]
 800d574:	6a3b      	ldr	r3, [r7, #32]
 800d576:	429a      	cmp	r2, r3
 800d578:	d901      	bls.n	800d57e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800d57a:	2301      	movs	r3, #1
 800d57c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	69fa      	ldr	r2, [r7, #28]
 800d582:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800d584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d586:	2b00      	cmp	r3, #0
 800d588:	d006      	beq.n	800d598 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800d58a:	69fa      	ldr	r2, [r7, #28]
 800d58c:	6a3b      	ldr	r3, [r7, #32]
 800d58e:	1ad3      	subs	r3, r2, r3
 800d590:	2100      	movs	r1, #0
 800d592:	4618      	mov	r0, r3
 800d594:	f001 f8b0 	bl	800e6f8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800d598:	f000 f8c4 	bl	800d724 <xTaskResumeAll>
 800d59c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d59e:	69bb      	ldr	r3, [r7, #24]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d107      	bne.n	800d5b4 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800d5a4:	4b07      	ldr	r3, [pc, #28]	@ (800d5c4 <vTaskDelayUntil+0xfc>)
 800d5a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d5aa:	601a      	str	r2, [r3, #0]
 800d5ac:	f3bf 8f4f 	dsb	sy
 800d5b0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d5b4:	bf00      	nop
 800d5b6:	3728      	adds	r7, #40	@ 0x28
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	bd80      	pop	{r7, pc}
 800d5bc:	2000124c 	.word	0x2000124c
 800d5c0:	20001228 	.word	0x20001228
 800d5c4:	e000ed04 	.word	0xe000ed04

0800d5c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b084      	sub	sp, #16
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d018      	beq.n	800d60c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d5da:	4b14      	ldr	r3, [pc, #80]	@ (800d62c <vTaskDelay+0x64>)
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d00b      	beq.n	800d5fa <vTaskDelay+0x32>
	__asm volatile
 800d5e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5e6:	f383 8811 	msr	BASEPRI, r3
 800d5ea:	f3bf 8f6f 	isb	sy
 800d5ee:	f3bf 8f4f 	dsb	sy
 800d5f2:	60bb      	str	r3, [r7, #8]
}
 800d5f4:	bf00      	nop
 800d5f6:	bf00      	nop
 800d5f8:	e7fd      	b.n	800d5f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d5fa:	f000 f885 	bl	800d708 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d5fe:	2100      	movs	r1, #0
 800d600:	6878      	ldr	r0, [r7, #4]
 800d602:	f001 f879 	bl	800e6f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d606:	f000 f88d 	bl	800d724 <xTaskResumeAll>
 800d60a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d107      	bne.n	800d622 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800d612:	4b07      	ldr	r3, [pc, #28]	@ (800d630 <vTaskDelay+0x68>)
 800d614:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d618:	601a      	str	r2, [r3, #0]
 800d61a:	f3bf 8f4f 	dsb	sy
 800d61e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d622:	bf00      	nop
 800d624:	3710      	adds	r7, #16
 800d626:	46bd      	mov	sp, r7
 800d628:	bd80      	pop	{r7, pc}
 800d62a:	bf00      	nop
 800d62c:	2000124c 	.word	0x2000124c
 800d630:	e000ed04 	.word	0xe000ed04

0800d634 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b08a      	sub	sp, #40	@ 0x28
 800d638:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d63a:	2300      	movs	r3, #0
 800d63c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d63e:	2300      	movs	r3, #0
 800d640:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d642:	463a      	mov	r2, r7
 800d644:	1d39      	adds	r1, r7, #4
 800d646:	f107 0308 	add.w	r3, r7, #8
 800d64a:	4618      	mov	r0, r3
 800d64c:	f7f6 fed2 	bl	80043f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d650:	6839      	ldr	r1, [r7, #0]
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	68ba      	ldr	r2, [r7, #8]
 800d656:	9202      	str	r2, [sp, #8]
 800d658:	9301      	str	r3, [sp, #4]
 800d65a:	2300      	movs	r3, #0
 800d65c:	9300      	str	r3, [sp, #0]
 800d65e:	2300      	movs	r3, #0
 800d660:	460a      	mov	r2, r1
 800d662:	4921      	ldr	r1, [pc, #132]	@ (800d6e8 <vTaskStartScheduler+0xb4>)
 800d664:	4821      	ldr	r0, [pc, #132]	@ (800d6ec <vTaskStartScheduler+0xb8>)
 800d666:	f7ff fd73 	bl	800d150 <xTaskCreateStatic>
 800d66a:	4603      	mov	r3, r0
 800d66c:	4a20      	ldr	r2, [pc, #128]	@ (800d6f0 <vTaskStartScheduler+0xbc>)
 800d66e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d670:	4b1f      	ldr	r3, [pc, #124]	@ (800d6f0 <vTaskStartScheduler+0xbc>)
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d002      	beq.n	800d67e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d678:	2301      	movs	r3, #1
 800d67a:	617b      	str	r3, [r7, #20]
 800d67c:	e001      	b.n	800d682 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d67e:	2300      	movs	r3, #0
 800d680:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d682:	697b      	ldr	r3, [r7, #20]
 800d684:	2b01      	cmp	r3, #1
 800d686:	d11b      	bne.n	800d6c0 <vTaskStartScheduler+0x8c>
	__asm volatile
 800d688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d68c:	f383 8811 	msr	BASEPRI, r3
 800d690:	f3bf 8f6f 	isb	sy
 800d694:	f3bf 8f4f 	dsb	sy
 800d698:	613b      	str	r3, [r7, #16]
}
 800d69a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d69c:	4b15      	ldr	r3, [pc, #84]	@ (800d6f4 <vTaskStartScheduler+0xc0>)
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	3354      	adds	r3, #84	@ 0x54
 800d6a2:	4a15      	ldr	r2, [pc, #84]	@ (800d6f8 <vTaskStartScheduler+0xc4>)
 800d6a4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d6a6:	4b15      	ldr	r3, [pc, #84]	@ (800d6fc <vTaskStartScheduler+0xc8>)
 800d6a8:	f04f 32ff 	mov.w	r2, #4294967295
 800d6ac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d6ae:	4b14      	ldr	r3, [pc, #80]	@ (800d700 <vTaskStartScheduler+0xcc>)
 800d6b0:	2201      	movs	r2, #1
 800d6b2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d6b4:	4b13      	ldr	r3, [pc, #76]	@ (800d704 <vTaskStartScheduler+0xd0>)
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d6ba:	f001 f911 	bl	800e8e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d6be:	e00f      	b.n	800d6e0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d6c0:	697b      	ldr	r3, [r7, #20]
 800d6c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6c6:	d10b      	bne.n	800d6e0 <vTaskStartScheduler+0xac>
	__asm volatile
 800d6c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6cc:	f383 8811 	msr	BASEPRI, r3
 800d6d0:	f3bf 8f6f 	isb	sy
 800d6d4:	f3bf 8f4f 	dsb	sy
 800d6d8:	60fb      	str	r3, [r7, #12]
}
 800d6da:	bf00      	nop
 800d6dc:	bf00      	nop
 800d6de:	e7fd      	b.n	800d6dc <vTaskStartScheduler+0xa8>
}
 800d6e0:	bf00      	nop
 800d6e2:	3718      	adds	r7, #24
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	bd80      	pop	{r7, pc}
 800d6e8:	08012fe0 	.word	0x08012fe0
 800d6ec:	0800dd25 	.word	0x0800dd25
 800d6f0:	20001248 	.word	0x20001248
 800d6f4:	20001124 	.word	0x20001124
 800d6f8:	20000058 	.word	0x20000058
 800d6fc:	20001244 	.word	0x20001244
 800d700:	20001230 	.word	0x20001230
 800d704:	20001228 	.word	0x20001228

0800d708 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d708:	b480      	push	{r7}
 800d70a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d70c:	4b04      	ldr	r3, [pc, #16]	@ (800d720 <vTaskSuspendAll+0x18>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	3301      	adds	r3, #1
 800d712:	4a03      	ldr	r2, [pc, #12]	@ (800d720 <vTaskSuspendAll+0x18>)
 800d714:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d716:	bf00      	nop
 800d718:	46bd      	mov	sp, r7
 800d71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71e:	4770      	bx	lr
 800d720:	2000124c 	.word	0x2000124c

0800d724 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b084      	sub	sp, #16
 800d728:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d72a:	2300      	movs	r3, #0
 800d72c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d72e:	2300      	movs	r3, #0
 800d730:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d732:	4b42      	ldr	r3, [pc, #264]	@ (800d83c <xTaskResumeAll+0x118>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d10b      	bne.n	800d752 <xTaskResumeAll+0x2e>
	__asm volatile
 800d73a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d73e:	f383 8811 	msr	BASEPRI, r3
 800d742:	f3bf 8f6f 	isb	sy
 800d746:	f3bf 8f4f 	dsb	sy
 800d74a:	603b      	str	r3, [r7, #0]
}
 800d74c:	bf00      	nop
 800d74e:	bf00      	nop
 800d750:	e7fd      	b.n	800d74e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d752:	f001 f969 	bl	800ea28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d756:	4b39      	ldr	r3, [pc, #228]	@ (800d83c <xTaskResumeAll+0x118>)
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	3b01      	subs	r3, #1
 800d75c:	4a37      	ldr	r2, [pc, #220]	@ (800d83c <xTaskResumeAll+0x118>)
 800d75e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d760:	4b36      	ldr	r3, [pc, #216]	@ (800d83c <xTaskResumeAll+0x118>)
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d161      	bne.n	800d82c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d768:	4b35      	ldr	r3, [pc, #212]	@ (800d840 <xTaskResumeAll+0x11c>)
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d05d      	beq.n	800d82c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d770:	e02e      	b.n	800d7d0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d772:	4b34      	ldr	r3, [pc, #208]	@ (800d844 <xTaskResumeAll+0x120>)
 800d774:	68db      	ldr	r3, [r3, #12]
 800d776:	68db      	ldr	r3, [r3, #12]
 800d778:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	3318      	adds	r3, #24
 800d77e:	4618      	mov	r0, r3
 800d780:	f7fe fec1 	bl	800c506 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	3304      	adds	r3, #4
 800d788:	4618      	mov	r0, r3
 800d78a:	f7fe febc 	bl	800c506 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d792:	2201      	movs	r2, #1
 800d794:	409a      	lsls	r2, r3
 800d796:	4b2c      	ldr	r3, [pc, #176]	@ (800d848 <xTaskResumeAll+0x124>)
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	4313      	orrs	r3, r2
 800d79c:	4a2a      	ldr	r2, [pc, #168]	@ (800d848 <xTaskResumeAll+0x124>)
 800d79e:	6013      	str	r3, [r2, #0]
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7a4:	4613      	mov	r3, r2
 800d7a6:	009b      	lsls	r3, r3, #2
 800d7a8:	4413      	add	r3, r2
 800d7aa:	009b      	lsls	r3, r3, #2
 800d7ac:	4a27      	ldr	r2, [pc, #156]	@ (800d84c <xTaskResumeAll+0x128>)
 800d7ae:	441a      	add	r2, r3
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	3304      	adds	r3, #4
 800d7b4:	4619      	mov	r1, r3
 800d7b6:	4610      	mov	r0, r2
 800d7b8:	f7fe fe48 	bl	800c44c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7c0:	4b23      	ldr	r3, [pc, #140]	@ (800d850 <xTaskResumeAll+0x12c>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7c6:	429a      	cmp	r2, r3
 800d7c8:	d302      	bcc.n	800d7d0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800d7ca:	4b22      	ldr	r3, [pc, #136]	@ (800d854 <xTaskResumeAll+0x130>)
 800d7cc:	2201      	movs	r2, #1
 800d7ce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d7d0:	4b1c      	ldr	r3, [pc, #112]	@ (800d844 <xTaskResumeAll+0x120>)
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d1cc      	bne.n	800d772 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d001      	beq.n	800d7e2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d7de:	f000 fb97 	bl	800df10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d7e2:	4b1d      	ldr	r3, [pc, #116]	@ (800d858 <xTaskResumeAll+0x134>)
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d010      	beq.n	800d810 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d7ee:	f000 f847 	bl	800d880 <xTaskIncrementTick>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d002      	beq.n	800d7fe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800d7f8:	4b16      	ldr	r3, [pc, #88]	@ (800d854 <xTaskResumeAll+0x130>)
 800d7fa:	2201      	movs	r2, #1
 800d7fc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	3b01      	subs	r3, #1
 800d802:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d1f1      	bne.n	800d7ee <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800d80a:	4b13      	ldr	r3, [pc, #76]	@ (800d858 <xTaskResumeAll+0x134>)
 800d80c:	2200      	movs	r2, #0
 800d80e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d810:	4b10      	ldr	r3, [pc, #64]	@ (800d854 <xTaskResumeAll+0x130>)
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d009      	beq.n	800d82c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d818:	2301      	movs	r3, #1
 800d81a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d81c:	4b0f      	ldr	r3, [pc, #60]	@ (800d85c <xTaskResumeAll+0x138>)
 800d81e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d822:	601a      	str	r2, [r3, #0]
 800d824:	f3bf 8f4f 	dsb	sy
 800d828:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d82c:	f001 f92e 	bl	800ea8c <vPortExitCritical>

	return xAlreadyYielded;
 800d830:	68bb      	ldr	r3, [r7, #8]
}
 800d832:	4618      	mov	r0, r3
 800d834:	3710      	adds	r7, #16
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}
 800d83a:	bf00      	nop
 800d83c:	2000124c 	.word	0x2000124c
 800d840:	20001224 	.word	0x20001224
 800d844:	200011e4 	.word	0x200011e4
 800d848:	2000122c 	.word	0x2000122c
 800d84c:	20001128 	.word	0x20001128
 800d850:	20001124 	.word	0x20001124
 800d854:	20001238 	.word	0x20001238
 800d858:	20001234 	.word	0x20001234
 800d85c:	e000ed04 	.word	0xe000ed04

0800d860 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d860:	b480      	push	{r7}
 800d862:	b083      	sub	sp, #12
 800d864:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d866:	4b05      	ldr	r3, [pc, #20]	@ (800d87c <xTaskGetTickCount+0x1c>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d86c:	687b      	ldr	r3, [r7, #4]
}
 800d86e:	4618      	mov	r0, r3
 800d870:	370c      	adds	r7, #12
 800d872:	46bd      	mov	sp, r7
 800d874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d878:	4770      	bx	lr
 800d87a:	bf00      	nop
 800d87c:	20001228 	.word	0x20001228

0800d880 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b086      	sub	sp, #24
 800d884:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d886:	2300      	movs	r3, #0
 800d888:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d88a:	4b4f      	ldr	r3, [pc, #316]	@ (800d9c8 <xTaskIncrementTick+0x148>)
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	f040 808f 	bne.w	800d9b2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d894:	4b4d      	ldr	r3, [pc, #308]	@ (800d9cc <xTaskIncrementTick+0x14c>)
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	3301      	adds	r3, #1
 800d89a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d89c:	4a4b      	ldr	r2, [pc, #300]	@ (800d9cc <xTaskIncrementTick+0x14c>)
 800d89e:	693b      	ldr	r3, [r7, #16]
 800d8a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d8a2:	693b      	ldr	r3, [r7, #16]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d121      	bne.n	800d8ec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800d8a8:	4b49      	ldr	r3, [pc, #292]	@ (800d9d0 <xTaskIncrementTick+0x150>)
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d00b      	beq.n	800d8ca <xTaskIncrementTick+0x4a>
	__asm volatile
 800d8b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8b6:	f383 8811 	msr	BASEPRI, r3
 800d8ba:	f3bf 8f6f 	isb	sy
 800d8be:	f3bf 8f4f 	dsb	sy
 800d8c2:	603b      	str	r3, [r7, #0]
}
 800d8c4:	bf00      	nop
 800d8c6:	bf00      	nop
 800d8c8:	e7fd      	b.n	800d8c6 <xTaskIncrementTick+0x46>
 800d8ca:	4b41      	ldr	r3, [pc, #260]	@ (800d9d0 <xTaskIncrementTick+0x150>)
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	60fb      	str	r3, [r7, #12]
 800d8d0:	4b40      	ldr	r3, [pc, #256]	@ (800d9d4 <xTaskIncrementTick+0x154>)
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	4a3e      	ldr	r2, [pc, #248]	@ (800d9d0 <xTaskIncrementTick+0x150>)
 800d8d6:	6013      	str	r3, [r2, #0]
 800d8d8:	4a3e      	ldr	r2, [pc, #248]	@ (800d9d4 <xTaskIncrementTick+0x154>)
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	6013      	str	r3, [r2, #0]
 800d8de:	4b3e      	ldr	r3, [pc, #248]	@ (800d9d8 <xTaskIncrementTick+0x158>)
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	3301      	adds	r3, #1
 800d8e4:	4a3c      	ldr	r2, [pc, #240]	@ (800d9d8 <xTaskIncrementTick+0x158>)
 800d8e6:	6013      	str	r3, [r2, #0]
 800d8e8:	f000 fb12 	bl	800df10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d8ec:	4b3b      	ldr	r3, [pc, #236]	@ (800d9dc <xTaskIncrementTick+0x15c>)
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	693a      	ldr	r2, [r7, #16]
 800d8f2:	429a      	cmp	r2, r3
 800d8f4:	d348      	bcc.n	800d988 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d8f6:	4b36      	ldr	r3, [pc, #216]	@ (800d9d0 <xTaskIncrementTick+0x150>)
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d104      	bne.n	800d90a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d900:	4b36      	ldr	r3, [pc, #216]	@ (800d9dc <xTaskIncrementTick+0x15c>)
 800d902:	f04f 32ff 	mov.w	r2, #4294967295
 800d906:	601a      	str	r2, [r3, #0]
					break;
 800d908:	e03e      	b.n	800d988 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d90a:	4b31      	ldr	r3, [pc, #196]	@ (800d9d0 <xTaskIncrementTick+0x150>)
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	68db      	ldr	r3, [r3, #12]
 800d910:	68db      	ldr	r3, [r3, #12]
 800d912:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d914:	68bb      	ldr	r3, [r7, #8]
 800d916:	685b      	ldr	r3, [r3, #4]
 800d918:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d91a:	693a      	ldr	r2, [r7, #16]
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	429a      	cmp	r2, r3
 800d920:	d203      	bcs.n	800d92a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d922:	4a2e      	ldr	r2, [pc, #184]	@ (800d9dc <xTaskIncrementTick+0x15c>)
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d928:	e02e      	b.n	800d988 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d92a:	68bb      	ldr	r3, [r7, #8]
 800d92c:	3304      	adds	r3, #4
 800d92e:	4618      	mov	r0, r3
 800d930:	f7fe fde9 	bl	800c506 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d934:	68bb      	ldr	r3, [r7, #8]
 800d936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d004      	beq.n	800d946 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d93c:	68bb      	ldr	r3, [r7, #8]
 800d93e:	3318      	adds	r3, #24
 800d940:	4618      	mov	r0, r3
 800d942:	f7fe fde0 	bl	800c506 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d946:	68bb      	ldr	r3, [r7, #8]
 800d948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d94a:	2201      	movs	r2, #1
 800d94c:	409a      	lsls	r2, r3
 800d94e:	4b24      	ldr	r3, [pc, #144]	@ (800d9e0 <xTaskIncrementTick+0x160>)
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	4313      	orrs	r3, r2
 800d954:	4a22      	ldr	r2, [pc, #136]	@ (800d9e0 <xTaskIncrementTick+0x160>)
 800d956:	6013      	str	r3, [r2, #0]
 800d958:	68bb      	ldr	r3, [r7, #8]
 800d95a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d95c:	4613      	mov	r3, r2
 800d95e:	009b      	lsls	r3, r3, #2
 800d960:	4413      	add	r3, r2
 800d962:	009b      	lsls	r3, r3, #2
 800d964:	4a1f      	ldr	r2, [pc, #124]	@ (800d9e4 <xTaskIncrementTick+0x164>)
 800d966:	441a      	add	r2, r3
 800d968:	68bb      	ldr	r3, [r7, #8]
 800d96a:	3304      	adds	r3, #4
 800d96c:	4619      	mov	r1, r3
 800d96e:	4610      	mov	r0, r2
 800d970:	f7fe fd6c 	bl	800c44c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d974:	68bb      	ldr	r3, [r7, #8]
 800d976:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d978:	4b1b      	ldr	r3, [pc, #108]	@ (800d9e8 <xTaskIncrementTick+0x168>)
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d97e:	429a      	cmp	r2, r3
 800d980:	d3b9      	bcc.n	800d8f6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d982:	2301      	movs	r3, #1
 800d984:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d986:	e7b6      	b.n	800d8f6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d988:	4b17      	ldr	r3, [pc, #92]	@ (800d9e8 <xTaskIncrementTick+0x168>)
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d98e:	4915      	ldr	r1, [pc, #84]	@ (800d9e4 <xTaskIncrementTick+0x164>)
 800d990:	4613      	mov	r3, r2
 800d992:	009b      	lsls	r3, r3, #2
 800d994:	4413      	add	r3, r2
 800d996:	009b      	lsls	r3, r3, #2
 800d998:	440b      	add	r3, r1
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	2b01      	cmp	r3, #1
 800d99e:	d901      	bls.n	800d9a4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800d9a0:	2301      	movs	r3, #1
 800d9a2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d9a4:	4b11      	ldr	r3, [pc, #68]	@ (800d9ec <xTaskIncrementTick+0x16c>)
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d007      	beq.n	800d9bc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800d9ac:	2301      	movs	r3, #1
 800d9ae:	617b      	str	r3, [r7, #20]
 800d9b0:	e004      	b.n	800d9bc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d9b2:	4b0f      	ldr	r3, [pc, #60]	@ (800d9f0 <xTaskIncrementTick+0x170>)
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	3301      	adds	r3, #1
 800d9b8:	4a0d      	ldr	r2, [pc, #52]	@ (800d9f0 <xTaskIncrementTick+0x170>)
 800d9ba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d9bc:	697b      	ldr	r3, [r7, #20]
}
 800d9be:	4618      	mov	r0, r3
 800d9c0:	3718      	adds	r7, #24
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	bd80      	pop	{r7, pc}
 800d9c6:	bf00      	nop
 800d9c8:	2000124c 	.word	0x2000124c
 800d9cc:	20001228 	.word	0x20001228
 800d9d0:	200011dc 	.word	0x200011dc
 800d9d4:	200011e0 	.word	0x200011e0
 800d9d8:	2000123c 	.word	0x2000123c
 800d9dc:	20001244 	.word	0x20001244
 800d9e0:	2000122c 	.word	0x2000122c
 800d9e4:	20001128 	.word	0x20001128
 800d9e8:	20001124 	.word	0x20001124
 800d9ec:	20001238 	.word	0x20001238
 800d9f0:	20001234 	.word	0x20001234

0800d9f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b088      	sub	sp, #32
 800d9f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d9fa:	4b3c      	ldr	r3, [pc, #240]	@ (800daec <vTaskSwitchContext+0xf8>)
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d003      	beq.n	800da0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800da02:	4b3b      	ldr	r3, [pc, #236]	@ (800daf0 <vTaskSwitchContext+0xfc>)
 800da04:	2201      	movs	r2, #1
 800da06:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800da08:	e06c      	b.n	800dae4 <vTaskSwitchContext+0xf0>
		xYieldPending = pdFALSE;
 800da0a:	4b39      	ldr	r3, [pc, #228]	@ (800daf0 <vTaskSwitchContext+0xfc>)
 800da0c:	2200      	movs	r2, #0
 800da0e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800da10:	4b38      	ldr	r3, [pc, #224]	@ (800daf4 <vTaskSwitchContext+0x100>)
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da16:	61fb      	str	r3, [r7, #28]
 800da18:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800da1c:	61bb      	str	r3, [r7, #24]
 800da1e:	69fb      	ldr	r3, [r7, #28]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	69ba      	ldr	r2, [r7, #24]
 800da24:	429a      	cmp	r2, r3
 800da26:	d111      	bne.n	800da4c <vTaskSwitchContext+0x58>
 800da28:	69fb      	ldr	r3, [r7, #28]
 800da2a:	3304      	adds	r3, #4
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	69ba      	ldr	r2, [r7, #24]
 800da30:	429a      	cmp	r2, r3
 800da32:	d10b      	bne.n	800da4c <vTaskSwitchContext+0x58>
 800da34:	69fb      	ldr	r3, [r7, #28]
 800da36:	3308      	adds	r3, #8
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	69ba      	ldr	r2, [r7, #24]
 800da3c:	429a      	cmp	r2, r3
 800da3e:	d105      	bne.n	800da4c <vTaskSwitchContext+0x58>
 800da40:	69fb      	ldr	r3, [r7, #28]
 800da42:	330c      	adds	r3, #12
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	69ba      	ldr	r2, [r7, #24]
 800da48:	429a      	cmp	r2, r3
 800da4a:	d008      	beq.n	800da5e <vTaskSwitchContext+0x6a>
 800da4c:	4b29      	ldr	r3, [pc, #164]	@ (800daf4 <vTaskSwitchContext+0x100>)
 800da4e:	681a      	ldr	r2, [r3, #0]
 800da50:	4b28      	ldr	r3, [pc, #160]	@ (800daf4 <vTaskSwitchContext+0x100>)
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	3334      	adds	r3, #52	@ 0x34
 800da56:	4619      	mov	r1, r3
 800da58:	4610      	mov	r0, r2
 800da5a:	f7f7 fbf5 	bl	8005248 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da5e:	4b26      	ldr	r3, [pc, #152]	@ (800daf8 <vTaskSwitchContext+0x104>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	fab3 f383 	clz	r3, r3
 800da6a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800da6c:	7afb      	ldrb	r3, [r7, #11]
 800da6e:	f1c3 031f 	rsb	r3, r3, #31
 800da72:	617b      	str	r3, [r7, #20]
 800da74:	4921      	ldr	r1, [pc, #132]	@ (800dafc <vTaskSwitchContext+0x108>)
 800da76:	697a      	ldr	r2, [r7, #20]
 800da78:	4613      	mov	r3, r2
 800da7a:	009b      	lsls	r3, r3, #2
 800da7c:	4413      	add	r3, r2
 800da7e:	009b      	lsls	r3, r3, #2
 800da80:	440b      	add	r3, r1
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d10b      	bne.n	800daa0 <vTaskSwitchContext+0xac>
	__asm volatile
 800da88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da8c:	f383 8811 	msr	BASEPRI, r3
 800da90:	f3bf 8f6f 	isb	sy
 800da94:	f3bf 8f4f 	dsb	sy
 800da98:	607b      	str	r3, [r7, #4]
}
 800da9a:	bf00      	nop
 800da9c:	bf00      	nop
 800da9e:	e7fd      	b.n	800da9c <vTaskSwitchContext+0xa8>
 800daa0:	697a      	ldr	r2, [r7, #20]
 800daa2:	4613      	mov	r3, r2
 800daa4:	009b      	lsls	r3, r3, #2
 800daa6:	4413      	add	r3, r2
 800daa8:	009b      	lsls	r3, r3, #2
 800daaa:	4a14      	ldr	r2, [pc, #80]	@ (800dafc <vTaskSwitchContext+0x108>)
 800daac:	4413      	add	r3, r2
 800daae:	613b      	str	r3, [r7, #16]
 800dab0:	693b      	ldr	r3, [r7, #16]
 800dab2:	685b      	ldr	r3, [r3, #4]
 800dab4:	685a      	ldr	r2, [r3, #4]
 800dab6:	693b      	ldr	r3, [r7, #16]
 800dab8:	605a      	str	r2, [r3, #4]
 800daba:	693b      	ldr	r3, [r7, #16]
 800dabc:	685a      	ldr	r2, [r3, #4]
 800dabe:	693b      	ldr	r3, [r7, #16]
 800dac0:	3308      	adds	r3, #8
 800dac2:	429a      	cmp	r2, r3
 800dac4:	d104      	bne.n	800dad0 <vTaskSwitchContext+0xdc>
 800dac6:	693b      	ldr	r3, [r7, #16]
 800dac8:	685b      	ldr	r3, [r3, #4]
 800daca:	685a      	ldr	r2, [r3, #4]
 800dacc:	693b      	ldr	r3, [r7, #16]
 800dace:	605a      	str	r2, [r3, #4]
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	685b      	ldr	r3, [r3, #4]
 800dad4:	68db      	ldr	r3, [r3, #12]
 800dad6:	4a07      	ldr	r2, [pc, #28]	@ (800daf4 <vTaskSwitchContext+0x100>)
 800dad8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dada:	4b06      	ldr	r3, [pc, #24]	@ (800daf4 <vTaskSwitchContext+0x100>)
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	3354      	adds	r3, #84	@ 0x54
 800dae0:	4a07      	ldr	r2, [pc, #28]	@ (800db00 <vTaskSwitchContext+0x10c>)
 800dae2:	6013      	str	r3, [r2, #0]
}
 800dae4:	bf00      	nop
 800dae6:	3720      	adds	r7, #32
 800dae8:	46bd      	mov	sp, r7
 800daea:	bd80      	pop	{r7, pc}
 800daec:	2000124c 	.word	0x2000124c
 800daf0:	20001238 	.word	0x20001238
 800daf4:	20001124 	.word	0x20001124
 800daf8:	2000122c 	.word	0x2000122c
 800dafc:	20001128 	.word	0x20001128
 800db00:	20000058 	.word	0x20000058

0800db04 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b084      	sub	sp, #16
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
 800db0c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d10b      	bne.n	800db2c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800db14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db18:	f383 8811 	msr	BASEPRI, r3
 800db1c:	f3bf 8f6f 	isb	sy
 800db20:	f3bf 8f4f 	dsb	sy
 800db24:	60fb      	str	r3, [r7, #12]
}
 800db26:	bf00      	nop
 800db28:	bf00      	nop
 800db2a:	e7fd      	b.n	800db28 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800db2c:	4b07      	ldr	r3, [pc, #28]	@ (800db4c <vTaskPlaceOnEventList+0x48>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	3318      	adds	r3, #24
 800db32:	4619      	mov	r1, r3
 800db34:	6878      	ldr	r0, [r7, #4]
 800db36:	f7fe fcad 	bl	800c494 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800db3a:	2101      	movs	r1, #1
 800db3c:	6838      	ldr	r0, [r7, #0]
 800db3e:	f000 fddb 	bl	800e6f8 <prvAddCurrentTaskToDelayedList>
}
 800db42:	bf00      	nop
 800db44:	3710      	adds	r7, #16
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}
 800db4a:	bf00      	nop
 800db4c:	20001124 	.word	0x20001124

0800db50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b086      	sub	sp, #24
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	68db      	ldr	r3, [r3, #12]
 800db5c:	68db      	ldr	r3, [r3, #12]
 800db5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800db60:	693b      	ldr	r3, [r7, #16]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d10b      	bne.n	800db7e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800db66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db6a:	f383 8811 	msr	BASEPRI, r3
 800db6e:	f3bf 8f6f 	isb	sy
 800db72:	f3bf 8f4f 	dsb	sy
 800db76:	60fb      	str	r3, [r7, #12]
}
 800db78:	bf00      	nop
 800db7a:	bf00      	nop
 800db7c:	e7fd      	b.n	800db7a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800db7e:	693b      	ldr	r3, [r7, #16]
 800db80:	3318      	adds	r3, #24
 800db82:	4618      	mov	r0, r3
 800db84:	f7fe fcbf 	bl	800c506 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800db88:	4b1d      	ldr	r3, [pc, #116]	@ (800dc00 <xTaskRemoveFromEventList+0xb0>)
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d11c      	bne.n	800dbca <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800db90:	693b      	ldr	r3, [r7, #16]
 800db92:	3304      	adds	r3, #4
 800db94:	4618      	mov	r0, r3
 800db96:	f7fe fcb6 	bl	800c506 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800db9a:	693b      	ldr	r3, [r7, #16]
 800db9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db9e:	2201      	movs	r2, #1
 800dba0:	409a      	lsls	r2, r3
 800dba2:	4b18      	ldr	r3, [pc, #96]	@ (800dc04 <xTaskRemoveFromEventList+0xb4>)
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	4313      	orrs	r3, r2
 800dba8:	4a16      	ldr	r2, [pc, #88]	@ (800dc04 <xTaskRemoveFromEventList+0xb4>)
 800dbaa:	6013      	str	r3, [r2, #0]
 800dbac:	693b      	ldr	r3, [r7, #16]
 800dbae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbb0:	4613      	mov	r3, r2
 800dbb2:	009b      	lsls	r3, r3, #2
 800dbb4:	4413      	add	r3, r2
 800dbb6:	009b      	lsls	r3, r3, #2
 800dbb8:	4a13      	ldr	r2, [pc, #76]	@ (800dc08 <xTaskRemoveFromEventList+0xb8>)
 800dbba:	441a      	add	r2, r3
 800dbbc:	693b      	ldr	r3, [r7, #16]
 800dbbe:	3304      	adds	r3, #4
 800dbc0:	4619      	mov	r1, r3
 800dbc2:	4610      	mov	r0, r2
 800dbc4:	f7fe fc42 	bl	800c44c <vListInsertEnd>
 800dbc8:	e005      	b.n	800dbd6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800dbca:	693b      	ldr	r3, [r7, #16]
 800dbcc:	3318      	adds	r3, #24
 800dbce:	4619      	mov	r1, r3
 800dbd0:	480e      	ldr	r0, [pc, #56]	@ (800dc0c <xTaskRemoveFromEventList+0xbc>)
 800dbd2:	f7fe fc3b 	bl	800c44c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800dbd6:	693b      	ldr	r3, [r7, #16]
 800dbd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbda:	4b0d      	ldr	r3, [pc, #52]	@ (800dc10 <xTaskRemoveFromEventList+0xc0>)
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbe0:	429a      	cmp	r2, r3
 800dbe2:	d905      	bls.n	800dbf0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800dbe4:	2301      	movs	r3, #1
 800dbe6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800dbe8:	4b0a      	ldr	r3, [pc, #40]	@ (800dc14 <xTaskRemoveFromEventList+0xc4>)
 800dbea:	2201      	movs	r2, #1
 800dbec:	601a      	str	r2, [r3, #0]
 800dbee:	e001      	b.n	800dbf4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800dbf4:	697b      	ldr	r3, [r7, #20]
}
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	3718      	adds	r7, #24
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	bd80      	pop	{r7, pc}
 800dbfe:	bf00      	nop
 800dc00:	2000124c 	.word	0x2000124c
 800dc04:	2000122c 	.word	0x2000122c
 800dc08:	20001128 	.word	0x20001128
 800dc0c:	200011e4 	.word	0x200011e4
 800dc10:	20001124 	.word	0x20001124
 800dc14:	20001238 	.word	0x20001238

0800dc18 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800dc18:	b480      	push	{r7}
 800dc1a:	b083      	sub	sp, #12
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800dc20:	4b06      	ldr	r3, [pc, #24]	@ (800dc3c <vTaskInternalSetTimeOutState+0x24>)
 800dc22:	681a      	ldr	r2, [r3, #0]
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800dc28:	4b05      	ldr	r3, [pc, #20]	@ (800dc40 <vTaskInternalSetTimeOutState+0x28>)
 800dc2a:	681a      	ldr	r2, [r3, #0]
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	605a      	str	r2, [r3, #4]
}
 800dc30:	bf00      	nop
 800dc32:	370c      	adds	r7, #12
 800dc34:	46bd      	mov	sp, r7
 800dc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3a:	4770      	bx	lr
 800dc3c:	2000123c 	.word	0x2000123c
 800dc40:	20001228 	.word	0x20001228

0800dc44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b088      	sub	sp, #32
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
 800dc4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d10b      	bne.n	800dc6c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800dc54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc58:	f383 8811 	msr	BASEPRI, r3
 800dc5c:	f3bf 8f6f 	isb	sy
 800dc60:	f3bf 8f4f 	dsb	sy
 800dc64:	613b      	str	r3, [r7, #16]
}
 800dc66:	bf00      	nop
 800dc68:	bf00      	nop
 800dc6a:	e7fd      	b.n	800dc68 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d10b      	bne.n	800dc8a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800dc72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc76:	f383 8811 	msr	BASEPRI, r3
 800dc7a:	f3bf 8f6f 	isb	sy
 800dc7e:	f3bf 8f4f 	dsb	sy
 800dc82:	60fb      	str	r3, [r7, #12]
}
 800dc84:	bf00      	nop
 800dc86:	bf00      	nop
 800dc88:	e7fd      	b.n	800dc86 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800dc8a:	f000 fecd 	bl	800ea28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800dc8e:	4b1d      	ldr	r3, [pc, #116]	@ (800dd04 <xTaskCheckForTimeOut+0xc0>)
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	685b      	ldr	r3, [r3, #4]
 800dc98:	69ba      	ldr	r2, [r7, #24]
 800dc9a:	1ad3      	subs	r3, r2, r3
 800dc9c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800dc9e:	683b      	ldr	r3, [r7, #0]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dca6:	d102      	bne.n	800dcae <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	61fb      	str	r3, [r7, #28]
 800dcac:	e023      	b.n	800dcf6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681a      	ldr	r2, [r3, #0]
 800dcb2:	4b15      	ldr	r3, [pc, #84]	@ (800dd08 <xTaskCheckForTimeOut+0xc4>)
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	429a      	cmp	r2, r3
 800dcb8:	d007      	beq.n	800dcca <xTaskCheckForTimeOut+0x86>
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	685b      	ldr	r3, [r3, #4]
 800dcbe:	69ba      	ldr	r2, [r7, #24]
 800dcc0:	429a      	cmp	r2, r3
 800dcc2:	d302      	bcc.n	800dcca <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800dcc4:	2301      	movs	r3, #1
 800dcc6:	61fb      	str	r3, [r7, #28]
 800dcc8:	e015      	b.n	800dcf6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	697a      	ldr	r2, [r7, #20]
 800dcd0:	429a      	cmp	r2, r3
 800dcd2:	d20b      	bcs.n	800dcec <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800dcd4:	683b      	ldr	r3, [r7, #0]
 800dcd6:	681a      	ldr	r2, [r3, #0]
 800dcd8:	697b      	ldr	r3, [r7, #20]
 800dcda:	1ad2      	subs	r2, r2, r3
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800dce0:	6878      	ldr	r0, [r7, #4]
 800dce2:	f7ff ff99 	bl	800dc18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800dce6:	2300      	movs	r3, #0
 800dce8:	61fb      	str	r3, [r7, #28]
 800dcea:	e004      	b.n	800dcf6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	2200      	movs	r2, #0
 800dcf0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800dcf2:	2301      	movs	r3, #1
 800dcf4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800dcf6:	f000 fec9 	bl	800ea8c <vPortExitCritical>

	return xReturn;
 800dcfa:	69fb      	ldr	r3, [r7, #28]
}
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	3720      	adds	r7, #32
 800dd00:	46bd      	mov	sp, r7
 800dd02:	bd80      	pop	{r7, pc}
 800dd04:	20001228 	.word	0x20001228
 800dd08:	2000123c 	.word	0x2000123c

0800dd0c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800dd0c:	b480      	push	{r7}
 800dd0e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800dd10:	4b03      	ldr	r3, [pc, #12]	@ (800dd20 <vTaskMissedYield+0x14>)
 800dd12:	2201      	movs	r2, #1
 800dd14:	601a      	str	r2, [r3, #0]
}
 800dd16:	bf00      	nop
 800dd18:	46bd      	mov	sp, r7
 800dd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1e:	4770      	bx	lr
 800dd20:	20001238 	.word	0x20001238

0800dd24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800dd24:	b580      	push	{r7, lr}
 800dd26:	b082      	sub	sp, #8
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800dd2c:	f000 f854 	bl	800ddd8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800dd30:	4b07      	ldr	r3, [pc, #28]	@ (800dd50 <prvIdleTask+0x2c>)
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	2b01      	cmp	r3, #1
 800dd36:	d907      	bls.n	800dd48 <prvIdleTask+0x24>
			{
				taskYIELD();
 800dd38:	4b06      	ldr	r3, [pc, #24]	@ (800dd54 <prvIdleTask+0x30>)
 800dd3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd3e:	601a      	str	r2, [r3, #0]
 800dd40:	f3bf 8f4f 	dsb	sy
 800dd44:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800dd48:	f7f7 fa8c 	bl	8005264 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800dd4c:	e7ee      	b.n	800dd2c <prvIdleTask+0x8>
 800dd4e:	bf00      	nop
 800dd50:	20001128 	.word	0x20001128
 800dd54:	e000ed04 	.word	0xe000ed04

0800dd58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b082      	sub	sp, #8
 800dd5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dd5e:	2300      	movs	r3, #0
 800dd60:	607b      	str	r3, [r7, #4]
 800dd62:	e00c      	b.n	800dd7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800dd64:	687a      	ldr	r2, [r7, #4]
 800dd66:	4613      	mov	r3, r2
 800dd68:	009b      	lsls	r3, r3, #2
 800dd6a:	4413      	add	r3, r2
 800dd6c:	009b      	lsls	r3, r3, #2
 800dd6e:	4a12      	ldr	r2, [pc, #72]	@ (800ddb8 <prvInitialiseTaskLists+0x60>)
 800dd70:	4413      	add	r3, r2
 800dd72:	4618      	mov	r0, r3
 800dd74:	f7fe fb3d 	bl	800c3f2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	3301      	adds	r3, #1
 800dd7c:	607b      	str	r3, [r7, #4]
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2b06      	cmp	r3, #6
 800dd82:	d9ef      	bls.n	800dd64 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800dd84:	480d      	ldr	r0, [pc, #52]	@ (800ddbc <prvInitialiseTaskLists+0x64>)
 800dd86:	f7fe fb34 	bl	800c3f2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800dd8a:	480d      	ldr	r0, [pc, #52]	@ (800ddc0 <prvInitialiseTaskLists+0x68>)
 800dd8c:	f7fe fb31 	bl	800c3f2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800dd90:	480c      	ldr	r0, [pc, #48]	@ (800ddc4 <prvInitialiseTaskLists+0x6c>)
 800dd92:	f7fe fb2e 	bl	800c3f2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800dd96:	480c      	ldr	r0, [pc, #48]	@ (800ddc8 <prvInitialiseTaskLists+0x70>)
 800dd98:	f7fe fb2b 	bl	800c3f2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dd9c:	480b      	ldr	r0, [pc, #44]	@ (800ddcc <prvInitialiseTaskLists+0x74>)
 800dd9e:	f7fe fb28 	bl	800c3f2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800dda2:	4b0b      	ldr	r3, [pc, #44]	@ (800ddd0 <prvInitialiseTaskLists+0x78>)
 800dda4:	4a05      	ldr	r2, [pc, #20]	@ (800ddbc <prvInitialiseTaskLists+0x64>)
 800dda6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dda8:	4b0a      	ldr	r3, [pc, #40]	@ (800ddd4 <prvInitialiseTaskLists+0x7c>)
 800ddaa:	4a05      	ldr	r2, [pc, #20]	@ (800ddc0 <prvInitialiseTaskLists+0x68>)
 800ddac:	601a      	str	r2, [r3, #0]
}
 800ddae:	bf00      	nop
 800ddb0:	3708      	adds	r7, #8
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bd80      	pop	{r7, pc}
 800ddb6:	bf00      	nop
 800ddb8:	20001128 	.word	0x20001128
 800ddbc:	200011b4 	.word	0x200011b4
 800ddc0:	200011c8 	.word	0x200011c8
 800ddc4:	200011e4 	.word	0x200011e4
 800ddc8:	200011f8 	.word	0x200011f8
 800ddcc:	20001210 	.word	0x20001210
 800ddd0:	200011dc 	.word	0x200011dc
 800ddd4:	200011e0 	.word	0x200011e0

0800ddd8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	b082      	sub	sp, #8
 800dddc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ddde:	e019      	b.n	800de14 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800dde0:	f000 fe22 	bl	800ea28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dde4:	4b10      	ldr	r3, [pc, #64]	@ (800de28 <prvCheckTasksWaitingTermination+0x50>)
 800dde6:	68db      	ldr	r3, [r3, #12]
 800dde8:	68db      	ldr	r3, [r3, #12]
 800ddea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	3304      	adds	r3, #4
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	f7fe fb88 	bl	800c506 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ddf6:	4b0d      	ldr	r3, [pc, #52]	@ (800de2c <prvCheckTasksWaitingTermination+0x54>)
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	3b01      	subs	r3, #1
 800ddfc:	4a0b      	ldr	r2, [pc, #44]	@ (800de2c <prvCheckTasksWaitingTermination+0x54>)
 800ddfe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800de00:	4b0b      	ldr	r3, [pc, #44]	@ (800de30 <prvCheckTasksWaitingTermination+0x58>)
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	3b01      	subs	r3, #1
 800de06:	4a0a      	ldr	r2, [pc, #40]	@ (800de30 <prvCheckTasksWaitingTermination+0x58>)
 800de08:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800de0a:	f000 fe3f 	bl	800ea8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f000 f848 	bl	800dea4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800de14:	4b06      	ldr	r3, [pc, #24]	@ (800de30 <prvCheckTasksWaitingTermination+0x58>)
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d1e1      	bne.n	800dde0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800de1c:	bf00      	nop
 800de1e:	bf00      	nop
 800de20:	3708      	adds	r7, #8
 800de22:	46bd      	mov	sp, r7
 800de24:	bd80      	pop	{r7, pc}
 800de26:	bf00      	nop
 800de28:	200011f8 	.word	0x200011f8
 800de2c:	20001224 	.word	0x20001224
 800de30:	2000120c 	.word	0x2000120c

0800de34 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800de34:	b480      	push	{r7}
 800de36:	b085      	sub	sp, #20
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800de3c:	2300      	movs	r3, #0
 800de3e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800de40:	e005      	b.n	800de4e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	3301      	adds	r3, #1
 800de46:	607b      	str	r3, [r7, #4]
			ulCount++;
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	3301      	adds	r3, #1
 800de4c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	781b      	ldrb	r3, [r3, #0]
 800de52:	2ba5      	cmp	r3, #165	@ 0xa5
 800de54:	d0f5      	beq.n	800de42 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	089b      	lsrs	r3, r3, #2
 800de5a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	b29b      	uxth	r3, r3
	}
 800de60:	4618      	mov	r0, r3
 800de62:	3714      	adds	r7, #20
 800de64:	46bd      	mov	sp, r7
 800de66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6a:	4770      	bx	lr

0800de6c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b086      	sub	sp, #24
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	2b00      	cmp	r3, #0
 800de78:	d102      	bne.n	800de80 <uxTaskGetStackHighWaterMark+0x14>
 800de7a:	4b09      	ldr	r3, [pc, #36]	@ (800dea0 <uxTaskGetStackHighWaterMark+0x34>)
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	e000      	b.n	800de82 <uxTaskGetStackHighWaterMark+0x16>
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800de84:	697b      	ldr	r3, [r7, #20]
 800de86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de88:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800de8a:	6938      	ldr	r0, [r7, #16]
 800de8c:	f7ff ffd2 	bl	800de34 <prvTaskCheckFreeStackSpace>
 800de90:	4603      	mov	r3, r0
 800de92:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800de94:	68fb      	ldr	r3, [r7, #12]
	}
 800de96:	4618      	mov	r0, r3
 800de98:	3718      	adds	r7, #24
 800de9a:	46bd      	mov	sp, r7
 800de9c:	bd80      	pop	{r7, pc}
 800de9e:	bf00      	nop
 800dea0:	20001124 	.word	0x20001124

0800dea4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b084      	sub	sp, #16
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	3354      	adds	r3, #84	@ 0x54
 800deb0:	4618      	mov	r0, r3
 800deb2:	f002 fc5f 	bl	8010774 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800debc:	2b00      	cmp	r3, #0
 800debe:	d108      	bne.n	800ded2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dec4:	4618      	mov	r0, r3
 800dec6:	f000 ff9f 	bl	800ee08 <vPortFree>
				vPortFree( pxTCB );
 800deca:	6878      	ldr	r0, [r7, #4]
 800decc:	f000 ff9c 	bl	800ee08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ded0:	e019      	b.n	800df06 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ded8:	2b01      	cmp	r3, #1
 800deda:	d103      	bne.n	800dee4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800dedc:	6878      	ldr	r0, [r7, #4]
 800dede:	f000 ff93 	bl	800ee08 <vPortFree>
	}
 800dee2:	e010      	b.n	800df06 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800deea:	2b02      	cmp	r3, #2
 800deec:	d00b      	beq.n	800df06 <prvDeleteTCB+0x62>
	__asm volatile
 800deee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800def2:	f383 8811 	msr	BASEPRI, r3
 800def6:	f3bf 8f6f 	isb	sy
 800defa:	f3bf 8f4f 	dsb	sy
 800defe:	60fb      	str	r3, [r7, #12]
}
 800df00:	bf00      	nop
 800df02:	bf00      	nop
 800df04:	e7fd      	b.n	800df02 <prvDeleteTCB+0x5e>
	}
 800df06:	bf00      	nop
 800df08:	3710      	adds	r7, #16
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}
	...

0800df10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800df10:	b480      	push	{r7}
 800df12:	b083      	sub	sp, #12
 800df14:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800df16:	4b0c      	ldr	r3, [pc, #48]	@ (800df48 <prvResetNextTaskUnblockTime+0x38>)
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d104      	bne.n	800df2a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800df20:	4b0a      	ldr	r3, [pc, #40]	@ (800df4c <prvResetNextTaskUnblockTime+0x3c>)
 800df22:	f04f 32ff 	mov.w	r2, #4294967295
 800df26:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800df28:	e008      	b.n	800df3c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df2a:	4b07      	ldr	r3, [pc, #28]	@ (800df48 <prvResetNextTaskUnblockTime+0x38>)
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	68db      	ldr	r3, [r3, #12]
 800df30:	68db      	ldr	r3, [r3, #12]
 800df32:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	685b      	ldr	r3, [r3, #4]
 800df38:	4a04      	ldr	r2, [pc, #16]	@ (800df4c <prvResetNextTaskUnblockTime+0x3c>)
 800df3a:	6013      	str	r3, [r2, #0]
}
 800df3c:	bf00      	nop
 800df3e:	370c      	adds	r7, #12
 800df40:	46bd      	mov	sp, r7
 800df42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df46:	4770      	bx	lr
 800df48:	200011dc 	.word	0x200011dc
 800df4c:	20001244 	.word	0x20001244

0800df50 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800df50:	b480      	push	{r7}
 800df52:	b083      	sub	sp, #12
 800df54:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800df56:	4b05      	ldr	r3, [pc, #20]	@ (800df6c <xTaskGetCurrentTaskHandle+0x1c>)
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800df5c:	687b      	ldr	r3, [r7, #4]
	}
 800df5e:	4618      	mov	r0, r3
 800df60:	370c      	adds	r7, #12
 800df62:	46bd      	mov	sp, r7
 800df64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df68:	4770      	bx	lr
 800df6a:	bf00      	nop
 800df6c:	20001124 	.word	0x20001124

0800df70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800df70:	b480      	push	{r7}
 800df72:	b083      	sub	sp, #12
 800df74:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800df76:	4b0b      	ldr	r3, [pc, #44]	@ (800dfa4 <xTaskGetSchedulerState+0x34>)
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d102      	bne.n	800df84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800df7e:	2301      	movs	r3, #1
 800df80:	607b      	str	r3, [r7, #4]
 800df82:	e008      	b.n	800df96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800df84:	4b08      	ldr	r3, [pc, #32]	@ (800dfa8 <xTaskGetSchedulerState+0x38>)
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d102      	bne.n	800df92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800df8c:	2302      	movs	r3, #2
 800df8e:	607b      	str	r3, [r7, #4]
 800df90:	e001      	b.n	800df96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800df92:	2300      	movs	r3, #0
 800df94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800df96:	687b      	ldr	r3, [r7, #4]
	}
 800df98:	4618      	mov	r0, r3
 800df9a:	370c      	adds	r7, #12
 800df9c:	46bd      	mov	sp, r7
 800df9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa2:	4770      	bx	lr
 800dfa4:	20001230 	.word	0x20001230
 800dfa8:	2000124c 	.word	0x2000124c

0800dfac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800dfac:	b580      	push	{r7, lr}
 800dfae:	b084      	sub	sp, #16
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800dfb8:	2300      	movs	r3, #0
 800dfba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d05e      	beq.n	800e080 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800dfc2:	68bb      	ldr	r3, [r7, #8]
 800dfc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dfc6:	4b31      	ldr	r3, [pc, #196]	@ (800e08c <xTaskPriorityInherit+0xe0>)
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfcc:	429a      	cmp	r2, r3
 800dfce:	d24e      	bcs.n	800e06e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	699b      	ldr	r3, [r3, #24]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	db06      	blt.n	800dfe6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dfd8:	4b2c      	ldr	r3, [pc, #176]	@ (800e08c <xTaskPriorityInherit+0xe0>)
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfde:	f1c3 0207 	rsb	r2, r3, #7
 800dfe2:	68bb      	ldr	r3, [r7, #8]
 800dfe4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800dfe6:	68bb      	ldr	r3, [r7, #8]
 800dfe8:	6959      	ldr	r1, [r3, #20]
 800dfea:	68bb      	ldr	r3, [r7, #8]
 800dfec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dfee:	4613      	mov	r3, r2
 800dff0:	009b      	lsls	r3, r3, #2
 800dff2:	4413      	add	r3, r2
 800dff4:	009b      	lsls	r3, r3, #2
 800dff6:	4a26      	ldr	r2, [pc, #152]	@ (800e090 <xTaskPriorityInherit+0xe4>)
 800dff8:	4413      	add	r3, r2
 800dffa:	4299      	cmp	r1, r3
 800dffc:	d12f      	bne.n	800e05e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dffe:	68bb      	ldr	r3, [r7, #8]
 800e000:	3304      	adds	r3, #4
 800e002:	4618      	mov	r0, r3
 800e004:	f7fe fa7f 	bl	800c506 <uxListRemove>
 800e008:	4603      	mov	r3, r0
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d10a      	bne.n	800e024 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800e00e:	68bb      	ldr	r3, [r7, #8]
 800e010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e012:	2201      	movs	r2, #1
 800e014:	fa02 f303 	lsl.w	r3, r2, r3
 800e018:	43da      	mvns	r2, r3
 800e01a:	4b1e      	ldr	r3, [pc, #120]	@ (800e094 <xTaskPriorityInherit+0xe8>)
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	4013      	ands	r3, r2
 800e020:	4a1c      	ldr	r2, [pc, #112]	@ (800e094 <xTaskPriorityInherit+0xe8>)
 800e022:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e024:	4b19      	ldr	r3, [pc, #100]	@ (800e08c <xTaskPriorityInherit+0xe0>)
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e02a:	68bb      	ldr	r3, [r7, #8]
 800e02c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e02e:	68bb      	ldr	r3, [r7, #8]
 800e030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e032:	2201      	movs	r2, #1
 800e034:	409a      	lsls	r2, r3
 800e036:	4b17      	ldr	r3, [pc, #92]	@ (800e094 <xTaskPriorityInherit+0xe8>)
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	4313      	orrs	r3, r2
 800e03c:	4a15      	ldr	r2, [pc, #84]	@ (800e094 <xTaskPriorityInherit+0xe8>)
 800e03e:	6013      	str	r3, [r2, #0]
 800e040:	68bb      	ldr	r3, [r7, #8]
 800e042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e044:	4613      	mov	r3, r2
 800e046:	009b      	lsls	r3, r3, #2
 800e048:	4413      	add	r3, r2
 800e04a:	009b      	lsls	r3, r3, #2
 800e04c:	4a10      	ldr	r2, [pc, #64]	@ (800e090 <xTaskPriorityInherit+0xe4>)
 800e04e:	441a      	add	r2, r3
 800e050:	68bb      	ldr	r3, [r7, #8]
 800e052:	3304      	adds	r3, #4
 800e054:	4619      	mov	r1, r3
 800e056:	4610      	mov	r0, r2
 800e058:	f7fe f9f8 	bl	800c44c <vListInsertEnd>
 800e05c:	e004      	b.n	800e068 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e05e:	4b0b      	ldr	r3, [pc, #44]	@ (800e08c <xTaskPriorityInherit+0xe0>)
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e064:	68bb      	ldr	r3, [r7, #8]
 800e066:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e068:	2301      	movs	r3, #1
 800e06a:	60fb      	str	r3, [r7, #12]
 800e06c:	e008      	b.n	800e080 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e06e:	68bb      	ldr	r3, [r7, #8]
 800e070:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e072:	4b06      	ldr	r3, [pc, #24]	@ (800e08c <xTaskPriorityInherit+0xe0>)
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e078:	429a      	cmp	r2, r3
 800e07a:	d201      	bcs.n	800e080 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e07c:	2301      	movs	r3, #1
 800e07e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e080:	68fb      	ldr	r3, [r7, #12]
	}
 800e082:	4618      	mov	r0, r3
 800e084:	3710      	adds	r7, #16
 800e086:	46bd      	mov	sp, r7
 800e088:	bd80      	pop	{r7, pc}
 800e08a:	bf00      	nop
 800e08c:	20001124 	.word	0x20001124
 800e090:	20001128 	.word	0x20001128
 800e094:	2000122c 	.word	0x2000122c

0800e098 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b086      	sub	sp, #24
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d070      	beq.n	800e190 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e0ae:	4b3b      	ldr	r3, [pc, #236]	@ (800e19c <xTaskPriorityDisinherit+0x104>)
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	693a      	ldr	r2, [r7, #16]
 800e0b4:	429a      	cmp	r2, r3
 800e0b6:	d00b      	beq.n	800e0d0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e0b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0bc:	f383 8811 	msr	BASEPRI, r3
 800e0c0:	f3bf 8f6f 	isb	sy
 800e0c4:	f3bf 8f4f 	dsb	sy
 800e0c8:	60fb      	str	r3, [r7, #12]
}
 800e0ca:	bf00      	nop
 800e0cc:	bf00      	nop
 800e0ce:	e7fd      	b.n	800e0cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e0d0:	693b      	ldr	r3, [r7, #16]
 800e0d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d10b      	bne.n	800e0f0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e0d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0dc:	f383 8811 	msr	BASEPRI, r3
 800e0e0:	f3bf 8f6f 	isb	sy
 800e0e4:	f3bf 8f4f 	dsb	sy
 800e0e8:	60bb      	str	r3, [r7, #8]
}
 800e0ea:	bf00      	nop
 800e0ec:	bf00      	nop
 800e0ee:	e7fd      	b.n	800e0ec <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e0f0:	693b      	ldr	r3, [r7, #16]
 800e0f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e0f4:	1e5a      	subs	r2, r3, #1
 800e0f6:	693b      	ldr	r3, [r7, #16]
 800e0f8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e0fa:	693b      	ldr	r3, [r7, #16]
 800e0fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0fe:	693b      	ldr	r3, [r7, #16]
 800e100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e102:	429a      	cmp	r2, r3
 800e104:	d044      	beq.n	800e190 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e106:	693b      	ldr	r3, [r7, #16]
 800e108:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d140      	bne.n	800e190 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e10e:	693b      	ldr	r3, [r7, #16]
 800e110:	3304      	adds	r3, #4
 800e112:	4618      	mov	r0, r3
 800e114:	f7fe f9f7 	bl	800c506 <uxListRemove>
 800e118:	4603      	mov	r3, r0
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d115      	bne.n	800e14a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e11e:	693b      	ldr	r3, [r7, #16]
 800e120:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e122:	491f      	ldr	r1, [pc, #124]	@ (800e1a0 <xTaskPriorityDisinherit+0x108>)
 800e124:	4613      	mov	r3, r2
 800e126:	009b      	lsls	r3, r3, #2
 800e128:	4413      	add	r3, r2
 800e12a:	009b      	lsls	r3, r3, #2
 800e12c:	440b      	add	r3, r1
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d10a      	bne.n	800e14a <xTaskPriorityDisinherit+0xb2>
 800e134:	693b      	ldr	r3, [r7, #16]
 800e136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e138:	2201      	movs	r2, #1
 800e13a:	fa02 f303 	lsl.w	r3, r2, r3
 800e13e:	43da      	mvns	r2, r3
 800e140:	4b18      	ldr	r3, [pc, #96]	@ (800e1a4 <xTaskPriorityDisinherit+0x10c>)
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	4013      	ands	r3, r2
 800e146:	4a17      	ldr	r2, [pc, #92]	@ (800e1a4 <xTaskPriorityDisinherit+0x10c>)
 800e148:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e14a:	693b      	ldr	r3, [r7, #16]
 800e14c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e14e:	693b      	ldr	r3, [r7, #16]
 800e150:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e152:	693b      	ldr	r3, [r7, #16]
 800e154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e156:	f1c3 0207 	rsb	r2, r3, #7
 800e15a:	693b      	ldr	r3, [r7, #16]
 800e15c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e15e:	693b      	ldr	r3, [r7, #16]
 800e160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e162:	2201      	movs	r2, #1
 800e164:	409a      	lsls	r2, r3
 800e166:	4b0f      	ldr	r3, [pc, #60]	@ (800e1a4 <xTaskPriorityDisinherit+0x10c>)
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	4313      	orrs	r3, r2
 800e16c:	4a0d      	ldr	r2, [pc, #52]	@ (800e1a4 <xTaskPriorityDisinherit+0x10c>)
 800e16e:	6013      	str	r3, [r2, #0]
 800e170:	693b      	ldr	r3, [r7, #16]
 800e172:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e174:	4613      	mov	r3, r2
 800e176:	009b      	lsls	r3, r3, #2
 800e178:	4413      	add	r3, r2
 800e17a:	009b      	lsls	r3, r3, #2
 800e17c:	4a08      	ldr	r2, [pc, #32]	@ (800e1a0 <xTaskPriorityDisinherit+0x108>)
 800e17e:	441a      	add	r2, r3
 800e180:	693b      	ldr	r3, [r7, #16]
 800e182:	3304      	adds	r3, #4
 800e184:	4619      	mov	r1, r3
 800e186:	4610      	mov	r0, r2
 800e188:	f7fe f960 	bl	800c44c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e18c:	2301      	movs	r3, #1
 800e18e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e190:	697b      	ldr	r3, [r7, #20]
	}
 800e192:	4618      	mov	r0, r3
 800e194:	3718      	adds	r7, #24
 800e196:	46bd      	mov	sp, r7
 800e198:	bd80      	pop	{r7, pc}
 800e19a:	bf00      	nop
 800e19c:	20001124 	.word	0x20001124
 800e1a0:	20001128 	.word	0x20001128
 800e1a4:	2000122c 	.word	0x2000122c

0800e1a8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b088      	sub	sp, #32
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	6078      	str	r0, [r7, #4]
 800e1b0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e1b6:	2301      	movs	r3, #1
 800e1b8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d079      	beq.n	800e2b4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e1c0:	69bb      	ldr	r3, [r7, #24]
 800e1c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d10b      	bne.n	800e1e0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800e1c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1cc:	f383 8811 	msr	BASEPRI, r3
 800e1d0:	f3bf 8f6f 	isb	sy
 800e1d4:	f3bf 8f4f 	dsb	sy
 800e1d8:	60fb      	str	r3, [r7, #12]
}
 800e1da:	bf00      	nop
 800e1dc:	bf00      	nop
 800e1de:	e7fd      	b.n	800e1dc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e1e0:	69bb      	ldr	r3, [r7, #24]
 800e1e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1e4:	683a      	ldr	r2, [r7, #0]
 800e1e6:	429a      	cmp	r2, r3
 800e1e8:	d902      	bls.n	800e1f0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	61fb      	str	r3, [r7, #28]
 800e1ee:	e002      	b.n	800e1f6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e1f0:	69bb      	ldr	r3, [r7, #24]
 800e1f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1f4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e1f6:	69bb      	ldr	r3, [r7, #24]
 800e1f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1fa:	69fa      	ldr	r2, [r7, #28]
 800e1fc:	429a      	cmp	r2, r3
 800e1fe:	d059      	beq.n	800e2b4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e200:	69bb      	ldr	r3, [r7, #24]
 800e202:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e204:	697a      	ldr	r2, [r7, #20]
 800e206:	429a      	cmp	r2, r3
 800e208:	d154      	bne.n	800e2b4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e20a:	4b2c      	ldr	r3, [pc, #176]	@ (800e2bc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	69ba      	ldr	r2, [r7, #24]
 800e210:	429a      	cmp	r2, r3
 800e212:	d10b      	bne.n	800e22c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800e214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e218:	f383 8811 	msr	BASEPRI, r3
 800e21c:	f3bf 8f6f 	isb	sy
 800e220:	f3bf 8f4f 	dsb	sy
 800e224:	60bb      	str	r3, [r7, #8]
}
 800e226:	bf00      	nop
 800e228:	bf00      	nop
 800e22a:	e7fd      	b.n	800e228 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e22c:	69bb      	ldr	r3, [r7, #24]
 800e22e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e230:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e232:	69bb      	ldr	r3, [r7, #24]
 800e234:	69fa      	ldr	r2, [r7, #28]
 800e236:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e238:	69bb      	ldr	r3, [r7, #24]
 800e23a:	699b      	ldr	r3, [r3, #24]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	db04      	blt.n	800e24a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e240:	69fb      	ldr	r3, [r7, #28]
 800e242:	f1c3 0207 	rsb	r2, r3, #7
 800e246:	69bb      	ldr	r3, [r7, #24]
 800e248:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e24a:	69bb      	ldr	r3, [r7, #24]
 800e24c:	6959      	ldr	r1, [r3, #20]
 800e24e:	693a      	ldr	r2, [r7, #16]
 800e250:	4613      	mov	r3, r2
 800e252:	009b      	lsls	r3, r3, #2
 800e254:	4413      	add	r3, r2
 800e256:	009b      	lsls	r3, r3, #2
 800e258:	4a19      	ldr	r2, [pc, #100]	@ (800e2c0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800e25a:	4413      	add	r3, r2
 800e25c:	4299      	cmp	r1, r3
 800e25e:	d129      	bne.n	800e2b4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e260:	69bb      	ldr	r3, [r7, #24]
 800e262:	3304      	adds	r3, #4
 800e264:	4618      	mov	r0, r3
 800e266:	f7fe f94e 	bl	800c506 <uxListRemove>
 800e26a:	4603      	mov	r3, r0
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d10a      	bne.n	800e286 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800e270:	69bb      	ldr	r3, [r7, #24]
 800e272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e274:	2201      	movs	r2, #1
 800e276:	fa02 f303 	lsl.w	r3, r2, r3
 800e27a:	43da      	mvns	r2, r3
 800e27c:	4b11      	ldr	r3, [pc, #68]	@ (800e2c4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	4013      	ands	r3, r2
 800e282:	4a10      	ldr	r2, [pc, #64]	@ (800e2c4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800e284:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e286:	69bb      	ldr	r3, [r7, #24]
 800e288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e28a:	2201      	movs	r2, #1
 800e28c:	409a      	lsls	r2, r3
 800e28e:	4b0d      	ldr	r3, [pc, #52]	@ (800e2c4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	4313      	orrs	r3, r2
 800e294:	4a0b      	ldr	r2, [pc, #44]	@ (800e2c4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800e296:	6013      	str	r3, [r2, #0]
 800e298:	69bb      	ldr	r3, [r7, #24]
 800e29a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e29c:	4613      	mov	r3, r2
 800e29e:	009b      	lsls	r3, r3, #2
 800e2a0:	4413      	add	r3, r2
 800e2a2:	009b      	lsls	r3, r3, #2
 800e2a4:	4a06      	ldr	r2, [pc, #24]	@ (800e2c0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800e2a6:	441a      	add	r2, r3
 800e2a8:	69bb      	ldr	r3, [r7, #24]
 800e2aa:	3304      	adds	r3, #4
 800e2ac:	4619      	mov	r1, r3
 800e2ae:	4610      	mov	r0, r2
 800e2b0:	f7fe f8cc 	bl	800c44c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e2b4:	bf00      	nop
 800e2b6:	3720      	adds	r7, #32
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}
 800e2bc:	20001124 	.word	0x20001124
 800e2c0:	20001128 	.word	0x20001128
 800e2c4:	2000122c 	.word	0x2000122c

0800e2c8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e2c8:	b480      	push	{r7}
 800e2ca:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e2cc:	4b07      	ldr	r3, [pc, #28]	@ (800e2ec <pvTaskIncrementMutexHeldCount+0x24>)
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d004      	beq.n	800e2de <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e2d4:	4b05      	ldr	r3, [pc, #20]	@ (800e2ec <pvTaskIncrementMutexHeldCount+0x24>)
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e2da:	3201      	adds	r2, #1
 800e2dc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800e2de:	4b03      	ldr	r3, [pc, #12]	@ (800e2ec <pvTaskIncrementMutexHeldCount+0x24>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
	}
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ea:	4770      	bx	lr
 800e2ec:	20001124 	.word	0x20001124

0800e2f0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b084      	sub	sp, #16
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	6078      	str	r0, [r7, #4]
 800e2f8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800e2fa:	f000 fb95 	bl	800ea28 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800e2fe:	4b20      	ldr	r3, [pc, #128]	@ (800e380 <ulTaskNotifyTake+0x90>)
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e306:	2b00      	cmp	r3, #0
 800e308:	d113      	bne.n	800e332 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800e30a:	4b1d      	ldr	r3, [pc, #116]	@ (800e380 <ulTaskNotifyTake+0x90>)
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	2201      	movs	r2, #1
 800e310:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800e314:	683b      	ldr	r3, [r7, #0]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d00b      	beq.n	800e332 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e31a:	2101      	movs	r1, #1
 800e31c:	6838      	ldr	r0, [r7, #0]
 800e31e:	f000 f9eb 	bl	800e6f8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800e322:	4b18      	ldr	r3, [pc, #96]	@ (800e384 <ulTaskNotifyTake+0x94>)
 800e324:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e328:	601a      	str	r2, [r3, #0]
 800e32a:	f3bf 8f4f 	dsb	sy
 800e32e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800e332:	f000 fbab 	bl	800ea8c <vPortExitCritical>

		taskENTER_CRITICAL();
 800e336:	f000 fb77 	bl	800ea28 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800e33a:	4b11      	ldr	r3, [pc, #68]	@ (800e380 <ulTaskNotifyTake+0x90>)
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e342:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d00e      	beq.n	800e368 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d005      	beq.n	800e35c <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800e350:	4b0b      	ldr	r3, [pc, #44]	@ (800e380 <ulTaskNotifyTake+0x90>)
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	2200      	movs	r2, #0
 800e356:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800e35a:	e005      	b.n	800e368 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800e35c:	4b08      	ldr	r3, [pc, #32]	@ (800e380 <ulTaskNotifyTake+0x90>)
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	68fa      	ldr	r2, [r7, #12]
 800e362:	3a01      	subs	r2, #1
 800e364:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e368:	4b05      	ldr	r3, [pc, #20]	@ (800e380 <ulTaskNotifyTake+0x90>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	2200      	movs	r2, #0
 800e36e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800e372:	f000 fb8b 	bl	800ea8c <vPortExitCritical>

		return ulReturn;
 800e376:	68fb      	ldr	r3, [r7, #12]
	}
 800e378:	4618      	mov	r0, r3
 800e37a:	3710      	adds	r7, #16
 800e37c:	46bd      	mov	sp, r7
 800e37e:	bd80      	pop	{r7, pc}
 800e380:	20001124 	.word	0x20001124
 800e384:	e000ed04 	.word	0xe000ed04

0800e388 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b086      	sub	sp, #24
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	60f8      	str	r0, [r7, #12]
 800e390:	60b9      	str	r1, [r7, #8]
 800e392:	607a      	str	r2, [r7, #4]
 800e394:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800e396:	f000 fb47 	bl	800ea28 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800e39a:	4b29      	ldr	r3, [pc, #164]	@ (800e440 <xTaskNotifyWait+0xb8>)
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800e3a2:	b2db      	uxtb	r3, r3
 800e3a4:	2b02      	cmp	r3, #2
 800e3a6:	d01c      	beq.n	800e3e2 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800e3a8:	4b25      	ldr	r3, [pc, #148]	@ (800e440 <xTaskNotifyWait+0xb8>)
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800e3b0:	68fa      	ldr	r2, [r7, #12]
 800e3b2:	43d2      	mvns	r2, r2
 800e3b4:	400a      	ands	r2, r1
 800e3b6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800e3ba:	4b21      	ldr	r3, [pc, #132]	@ (800e440 <xTaskNotifyWait+0xb8>)
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	2201      	movs	r2, #1
 800e3c0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d00b      	beq.n	800e3e2 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e3ca:	2101      	movs	r1, #1
 800e3cc:	6838      	ldr	r0, [r7, #0]
 800e3ce:	f000 f993 	bl	800e6f8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800e3d2:	4b1c      	ldr	r3, [pc, #112]	@ (800e444 <xTaskNotifyWait+0xbc>)
 800e3d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e3d8:	601a      	str	r2, [r3, #0]
 800e3da:	f3bf 8f4f 	dsb	sy
 800e3de:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800e3e2:	f000 fb53 	bl	800ea8c <vPortExitCritical>

		taskENTER_CRITICAL();
 800e3e6:	f000 fb1f 	bl	800ea28 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d005      	beq.n	800e3fc <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800e3f0:	4b13      	ldr	r3, [pc, #76]	@ (800e440 <xTaskNotifyWait+0xb8>)
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800e3fc:	4b10      	ldr	r3, [pc, #64]	@ (800e440 <xTaskNotifyWait+0xb8>)
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800e404:	b2db      	uxtb	r3, r3
 800e406:	2b02      	cmp	r3, #2
 800e408:	d002      	beq.n	800e410 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800e40a:	2300      	movs	r3, #0
 800e40c:	617b      	str	r3, [r7, #20]
 800e40e:	e00a      	b.n	800e426 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800e410:	4b0b      	ldr	r3, [pc, #44]	@ (800e440 <xTaskNotifyWait+0xb8>)
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800e418:	68ba      	ldr	r2, [r7, #8]
 800e41a:	43d2      	mvns	r2, r2
 800e41c:	400a      	ands	r2, r1
 800e41e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800e422:	2301      	movs	r3, #1
 800e424:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e426:	4b06      	ldr	r3, [pc, #24]	@ (800e440 <xTaskNotifyWait+0xb8>)
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	2200      	movs	r2, #0
 800e42c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800e430:	f000 fb2c 	bl	800ea8c <vPortExitCritical>

		return xReturn;
 800e434:	697b      	ldr	r3, [r7, #20]
	}
 800e436:	4618      	mov	r0, r3
 800e438:	3718      	adds	r7, #24
 800e43a:	46bd      	mov	sp, r7
 800e43c:	bd80      	pop	{r7, pc}
 800e43e:	bf00      	nop
 800e440:	20001124 	.word	0x20001124
 800e444:	e000ed04 	.word	0xe000ed04

0800e448 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b08a      	sub	sp, #40	@ 0x28
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	60f8      	str	r0, [r7, #12]
 800e450:	60b9      	str	r1, [r7, #8]
 800e452:	603b      	str	r3, [r7, #0]
 800e454:	4613      	mov	r3, r2
 800e456:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800e458:	2301      	movs	r3, #1
 800e45a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d10b      	bne.n	800e47a <xTaskGenericNotify+0x32>
	__asm volatile
 800e462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e466:	f383 8811 	msr	BASEPRI, r3
 800e46a:	f3bf 8f6f 	isb	sy
 800e46e:	f3bf 8f4f 	dsb	sy
 800e472:	61bb      	str	r3, [r7, #24]
}
 800e474:	bf00      	nop
 800e476:	bf00      	nop
 800e478:	e7fd      	b.n	800e476 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800e47e:	f000 fad3 	bl	800ea28 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800e482:	683b      	ldr	r3, [r7, #0]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d004      	beq.n	800e492 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800e488:	6a3b      	ldr	r3, [r7, #32]
 800e48a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800e48e:	683b      	ldr	r3, [r7, #0]
 800e490:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800e492:	6a3b      	ldr	r3, [r7, #32]
 800e494:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800e498:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800e49a:	6a3b      	ldr	r3, [r7, #32]
 800e49c:	2202      	movs	r2, #2
 800e49e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800e4a2:	79fb      	ldrb	r3, [r7, #7]
 800e4a4:	2b04      	cmp	r3, #4
 800e4a6:	d82e      	bhi.n	800e506 <xTaskGenericNotify+0xbe>
 800e4a8:	a201      	add	r2, pc, #4	@ (adr r2, 800e4b0 <xTaskGenericNotify+0x68>)
 800e4aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4ae:	bf00      	nop
 800e4b0:	0800e52b 	.word	0x0800e52b
 800e4b4:	0800e4c5 	.word	0x0800e4c5
 800e4b8:	0800e4d7 	.word	0x0800e4d7
 800e4bc:	0800e4e7 	.word	0x0800e4e7
 800e4c0:	0800e4f1 	.word	0x0800e4f1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800e4c4:	6a3b      	ldr	r3, [r7, #32]
 800e4c6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800e4ca:	68bb      	ldr	r3, [r7, #8]
 800e4cc:	431a      	orrs	r2, r3
 800e4ce:	6a3b      	ldr	r3, [r7, #32]
 800e4d0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800e4d4:	e02c      	b.n	800e530 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800e4d6:	6a3b      	ldr	r3, [r7, #32]
 800e4d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e4dc:	1c5a      	adds	r2, r3, #1
 800e4de:	6a3b      	ldr	r3, [r7, #32]
 800e4e0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800e4e4:	e024      	b.n	800e530 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800e4e6:	6a3b      	ldr	r3, [r7, #32]
 800e4e8:	68ba      	ldr	r2, [r7, #8]
 800e4ea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800e4ee:	e01f      	b.n	800e530 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800e4f0:	7ffb      	ldrb	r3, [r7, #31]
 800e4f2:	2b02      	cmp	r3, #2
 800e4f4:	d004      	beq.n	800e500 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800e4f6:	6a3b      	ldr	r3, [r7, #32]
 800e4f8:	68ba      	ldr	r2, [r7, #8]
 800e4fa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800e4fe:	e017      	b.n	800e530 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800e500:	2300      	movs	r3, #0
 800e502:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800e504:	e014      	b.n	800e530 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800e506:	6a3b      	ldr	r3, [r7, #32]
 800e508:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e50c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e510:	d00d      	beq.n	800e52e <xTaskGenericNotify+0xe6>
	__asm volatile
 800e512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e516:	f383 8811 	msr	BASEPRI, r3
 800e51a:	f3bf 8f6f 	isb	sy
 800e51e:	f3bf 8f4f 	dsb	sy
 800e522:	617b      	str	r3, [r7, #20]
}
 800e524:	bf00      	nop
 800e526:	bf00      	nop
 800e528:	e7fd      	b.n	800e526 <xTaskGenericNotify+0xde>
					break;
 800e52a:	bf00      	nop
 800e52c:	e000      	b.n	800e530 <xTaskGenericNotify+0xe8>

					break;
 800e52e:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800e530:	7ffb      	ldrb	r3, [r7, #31]
 800e532:	2b01      	cmp	r3, #1
 800e534:	d13a      	bne.n	800e5ac <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e536:	6a3b      	ldr	r3, [r7, #32]
 800e538:	3304      	adds	r3, #4
 800e53a:	4618      	mov	r0, r3
 800e53c:	f7fd ffe3 	bl	800c506 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800e540:	6a3b      	ldr	r3, [r7, #32]
 800e542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e544:	2201      	movs	r2, #1
 800e546:	409a      	lsls	r2, r3
 800e548:	4b1c      	ldr	r3, [pc, #112]	@ (800e5bc <xTaskGenericNotify+0x174>)
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	4313      	orrs	r3, r2
 800e54e:	4a1b      	ldr	r2, [pc, #108]	@ (800e5bc <xTaskGenericNotify+0x174>)
 800e550:	6013      	str	r3, [r2, #0]
 800e552:	6a3b      	ldr	r3, [r7, #32]
 800e554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e556:	4613      	mov	r3, r2
 800e558:	009b      	lsls	r3, r3, #2
 800e55a:	4413      	add	r3, r2
 800e55c:	009b      	lsls	r3, r3, #2
 800e55e:	4a18      	ldr	r2, [pc, #96]	@ (800e5c0 <xTaskGenericNotify+0x178>)
 800e560:	441a      	add	r2, r3
 800e562:	6a3b      	ldr	r3, [r7, #32]
 800e564:	3304      	adds	r3, #4
 800e566:	4619      	mov	r1, r3
 800e568:	4610      	mov	r0, r2
 800e56a:	f7fd ff6f 	bl	800c44c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800e56e:	6a3b      	ldr	r3, [r7, #32]
 800e570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e572:	2b00      	cmp	r3, #0
 800e574:	d00b      	beq.n	800e58e <xTaskGenericNotify+0x146>
	__asm volatile
 800e576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e57a:	f383 8811 	msr	BASEPRI, r3
 800e57e:	f3bf 8f6f 	isb	sy
 800e582:	f3bf 8f4f 	dsb	sy
 800e586:	613b      	str	r3, [r7, #16]
}
 800e588:	bf00      	nop
 800e58a:	bf00      	nop
 800e58c:	e7fd      	b.n	800e58a <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e58e:	6a3b      	ldr	r3, [r7, #32]
 800e590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e592:	4b0c      	ldr	r3, [pc, #48]	@ (800e5c4 <xTaskGenericNotify+0x17c>)
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e598:	429a      	cmp	r2, r3
 800e59a:	d907      	bls.n	800e5ac <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800e59c:	4b0a      	ldr	r3, [pc, #40]	@ (800e5c8 <xTaskGenericNotify+0x180>)
 800e59e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e5a2:	601a      	str	r2, [r3, #0]
 800e5a4:	f3bf 8f4f 	dsb	sy
 800e5a8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800e5ac:	f000 fa6e 	bl	800ea8c <vPortExitCritical>

		return xReturn;
 800e5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	3728      	adds	r7, #40	@ 0x28
 800e5b6:	46bd      	mov	sp, r7
 800e5b8:	bd80      	pop	{r7, pc}
 800e5ba:	bf00      	nop
 800e5bc:	2000122c 	.word	0x2000122c
 800e5c0:	20001128 	.word	0x20001128
 800e5c4:	20001124 	.word	0x20001124
 800e5c8:	e000ed04 	.word	0xe000ed04

0800e5cc <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b08a      	sub	sp, #40	@ 0x28
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
 800e5d4:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d10b      	bne.n	800e5f4 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800e5dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5e0:	f383 8811 	msr	BASEPRI, r3
 800e5e4:	f3bf 8f6f 	isb	sy
 800e5e8:	f3bf 8f4f 	dsb	sy
 800e5ec:	61bb      	str	r3, [r7, #24]
}
 800e5ee:	bf00      	nop
 800e5f0:	bf00      	nop
 800e5f2:	e7fd      	b.n	800e5f0 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e5f4:	f000 faf8 	bl	800ebe8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e5fc:	f3ef 8211 	mrs	r2, BASEPRI
 800e600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e604:	f383 8811 	msr	BASEPRI, r3
 800e608:	f3bf 8f6f 	isb	sy
 800e60c:	f3bf 8f4f 	dsb	sy
 800e610:	617a      	str	r2, [r7, #20]
 800e612:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e614:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e616:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800e618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e61a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800e61e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800e620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e622:	2202      	movs	r2, #2
 800e624:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800e628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e62a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e62e:	1c5a      	adds	r2, r3, #1
 800e630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e632:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800e636:	7ffb      	ldrb	r3, [r7, #31]
 800e638:	2b01      	cmp	r3, #1
 800e63a:	d146      	bne.n	800e6ca <vTaskNotifyGiveFromISR+0xfe>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800e63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e63e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e640:	2b00      	cmp	r3, #0
 800e642:	d00b      	beq.n	800e65c <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800e644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e648:	f383 8811 	msr	BASEPRI, r3
 800e64c:	f3bf 8f6f 	isb	sy
 800e650:	f3bf 8f4f 	dsb	sy
 800e654:	60fb      	str	r3, [r7, #12]
}
 800e656:	bf00      	nop
 800e658:	bf00      	nop
 800e65a:	e7fd      	b.n	800e658 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e65c:	4b20      	ldr	r3, [pc, #128]	@ (800e6e0 <vTaskNotifyGiveFromISR+0x114>)
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d11c      	bne.n	800e69e <vTaskNotifyGiveFromISR+0xd2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e666:	3304      	adds	r3, #4
 800e668:	4618      	mov	r0, r3
 800e66a:	f7fd ff4c 	bl	800c506 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e672:	2201      	movs	r2, #1
 800e674:	409a      	lsls	r2, r3
 800e676:	4b1b      	ldr	r3, [pc, #108]	@ (800e6e4 <vTaskNotifyGiveFromISR+0x118>)
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	4313      	orrs	r3, r2
 800e67c:	4a19      	ldr	r2, [pc, #100]	@ (800e6e4 <vTaskNotifyGiveFromISR+0x118>)
 800e67e:	6013      	str	r3, [r2, #0]
 800e680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e682:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e684:	4613      	mov	r3, r2
 800e686:	009b      	lsls	r3, r3, #2
 800e688:	4413      	add	r3, r2
 800e68a:	009b      	lsls	r3, r3, #2
 800e68c:	4a16      	ldr	r2, [pc, #88]	@ (800e6e8 <vTaskNotifyGiveFromISR+0x11c>)
 800e68e:	441a      	add	r2, r3
 800e690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e692:	3304      	adds	r3, #4
 800e694:	4619      	mov	r1, r3
 800e696:	4610      	mov	r0, r2
 800e698:	f7fd fed8 	bl	800c44c <vListInsertEnd>
 800e69c:	e005      	b.n	800e6aa <vTaskNotifyGiveFromISR+0xde>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800e69e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a0:	3318      	adds	r3, #24
 800e6a2:	4619      	mov	r1, r3
 800e6a4:	4811      	ldr	r0, [pc, #68]	@ (800e6ec <vTaskNotifyGiveFromISR+0x120>)
 800e6a6:	f7fd fed1 	bl	800c44c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e6aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6ae:	4b10      	ldr	r3, [pc, #64]	@ (800e6f0 <vTaskNotifyGiveFromISR+0x124>)
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6b4:	429a      	cmp	r2, r3
 800e6b6:	d908      	bls.n	800e6ca <vTaskNotifyGiveFromISR+0xfe>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800e6b8:	683b      	ldr	r3, [r7, #0]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d002      	beq.n	800e6c4 <vTaskNotifyGiveFromISR+0xf8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800e6be:	683b      	ldr	r3, [r7, #0]
 800e6c0:	2201      	movs	r2, #1
 800e6c2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800e6c4:	4b0b      	ldr	r3, [pc, #44]	@ (800e6f4 <vTaskNotifyGiveFromISR+0x128>)
 800e6c6:	2201      	movs	r2, #1
 800e6c8:	601a      	str	r2, [r3, #0]
 800e6ca:	6a3b      	ldr	r3, [r7, #32]
 800e6cc:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e6ce:	68bb      	ldr	r3, [r7, #8]
 800e6d0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e6d4:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800e6d6:	bf00      	nop
 800e6d8:	3728      	adds	r7, #40	@ 0x28
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	bd80      	pop	{r7, pc}
 800e6de:	bf00      	nop
 800e6e0:	2000124c 	.word	0x2000124c
 800e6e4:	2000122c 	.word	0x2000122c
 800e6e8:	20001128 	.word	0x20001128
 800e6ec:	200011e4 	.word	0x200011e4
 800e6f0:	20001124 	.word	0x20001124
 800e6f4:	20001238 	.word	0x20001238

0800e6f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e6f8:	b580      	push	{r7, lr}
 800e6fa:	b084      	sub	sp, #16
 800e6fc:	af00      	add	r7, sp, #0
 800e6fe:	6078      	str	r0, [r7, #4]
 800e700:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e702:	4b29      	ldr	r3, [pc, #164]	@ (800e7a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e708:	4b28      	ldr	r3, [pc, #160]	@ (800e7ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	3304      	adds	r3, #4
 800e70e:	4618      	mov	r0, r3
 800e710:	f7fd fef9 	bl	800c506 <uxListRemove>
 800e714:	4603      	mov	r3, r0
 800e716:	2b00      	cmp	r3, #0
 800e718:	d10b      	bne.n	800e732 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800e71a:	4b24      	ldr	r3, [pc, #144]	@ (800e7ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e720:	2201      	movs	r2, #1
 800e722:	fa02 f303 	lsl.w	r3, r2, r3
 800e726:	43da      	mvns	r2, r3
 800e728:	4b21      	ldr	r3, [pc, #132]	@ (800e7b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	4013      	ands	r3, r2
 800e72e:	4a20      	ldr	r2, [pc, #128]	@ (800e7b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e730:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e738:	d10a      	bne.n	800e750 <prvAddCurrentTaskToDelayedList+0x58>
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d007      	beq.n	800e750 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e740:	4b1a      	ldr	r3, [pc, #104]	@ (800e7ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	3304      	adds	r3, #4
 800e746:	4619      	mov	r1, r3
 800e748:	481a      	ldr	r0, [pc, #104]	@ (800e7b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e74a:	f7fd fe7f 	bl	800c44c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e74e:	e026      	b.n	800e79e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e750:	68fa      	ldr	r2, [r7, #12]
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	4413      	add	r3, r2
 800e756:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e758:	4b14      	ldr	r3, [pc, #80]	@ (800e7ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	68ba      	ldr	r2, [r7, #8]
 800e75e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e760:	68ba      	ldr	r2, [r7, #8]
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	429a      	cmp	r2, r3
 800e766:	d209      	bcs.n	800e77c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e768:	4b13      	ldr	r3, [pc, #76]	@ (800e7b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800e76a:	681a      	ldr	r2, [r3, #0]
 800e76c:	4b0f      	ldr	r3, [pc, #60]	@ (800e7ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	3304      	adds	r3, #4
 800e772:	4619      	mov	r1, r3
 800e774:	4610      	mov	r0, r2
 800e776:	f7fd fe8d 	bl	800c494 <vListInsert>
}
 800e77a:	e010      	b.n	800e79e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e77c:	4b0f      	ldr	r3, [pc, #60]	@ (800e7bc <prvAddCurrentTaskToDelayedList+0xc4>)
 800e77e:	681a      	ldr	r2, [r3, #0]
 800e780:	4b0a      	ldr	r3, [pc, #40]	@ (800e7ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	3304      	adds	r3, #4
 800e786:	4619      	mov	r1, r3
 800e788:	4610      	mov	r0, r2
 800e78a:	f7fd fe83 	bl	800c494 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e78e:	4b0c      	ldr	r3, [pc, #48]	@ (800e7c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	68ba      	ldr	r2, [r7, #8]
 800e794:	429a      	cmp	r2, r3
 800e796:	d202      	bcs.n	800e79e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e798:	4a09      	ldr	r2, [pc, #36]	@ (800e7c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e79a:	68bb      	ldr	r3, [r7, #8]
 800e79c:	6013      	str	r3, [r2, #0]
}
 800e79e:	bf00      	nop
 800e7a0:	3710      	adds	r7, #16
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}
 800e7a6:	bf00      	nop
 800e7a8:	20001228 	.word	0x20001228
 800e7ac:	20001124 	.word	0x20001124
 800e7b0:	2000122c 	.word	0x2000122c
 800e7b4:	20001210 	.word	0x20001210
 800e7b8:	200011e0 	.word	0x200011e0
 800e7bc:	200011dc 	.word	0x200011dc
 800e7c0:	20001244 	.word	0x20001244

0800e7c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e7c4:	b480      	push	{r7}
 800e7c6:	b085      	sub	sp, #20
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	60f8      	str	r0, [r7, #12]
 800e7cc:	60b9      	str	r1, [r7, #8]
 800e7ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	3b04      	subs	r3, #4
 800e7d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e7dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	3b04      	subs	r3, #4
 800e7e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e7e4:	68bb      	ldr	r3, [r7, #8]
 800e7e6:	f023 0201 	bic.w	r2, r3, #1
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	3b04      	subs	r3, #4
 800e7f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e7f4:	4a0c      	ldr	r2, [pc, #48]	@ (800e828 <pxPortInitialiseStack+0x64>)
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	3b14      	subs	r3, #20
 800e7fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e800:	687a      	ldr	r2, [r7, #4]
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	3b04      	subs	r3, #4
 800e80a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	f06f 0202 	mvn.w	r2, #2
 800e812:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	3b20      	subs	r3, #32
 800e818:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e81a:	68fb      	ldr	r3, [r7, #12]
}
 800e81c:	4618      	mov	r0, r3
 800e81e:	3714      	adds	r7, #20
 800e820:	46bd      	mov	sp, r7
 800e822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e826:	4770      	bx	lr
 800e828:	0800e82d 	.word	0x0800e82d

0800e82c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e82c:	b480      	push	{r7}
 800e82e:	b085      	sub	sp, #20
 800e830:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e832:	2300      	movs	r3, #0
 800e834:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e836:	4b13      	ldr	r3, [pc, #76]	@ (800e884 <prvTaskExitError+0x58>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e83e:	d00b      	beq.n	800e858 <prvTaskExitError+0x2c>
	__asm volatile
 800e840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e844:	f383 8811 	msr	BASEPRI, r3
 800e848:	f3bf 8f6f 	isb	sy
 800e84c:	f3bf 8f4f 	dsb	sy
 800e850:	60fb      	str	r3, [r7, #12]
}
 800e852:	bf00      	nop
 800e854:	bf00      	nop
 800e856:	e7fd      	b.n	800e854 <prvTaskExitError+0x28>
	__asm volatile
 800e858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e85c:	f383 8811 	msr	BASEPRI, r3
 800e860:	f3bf 8f6f 	isb	sy
 800e864:	f3bf 8f4f 	dsb	sy
 800e868:	60bb      	str	r3, [r7, #8]
}
 800e86a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e86c:	bf00      	nop
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d0fc      	beq.n	800e86e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e874:	bf00      	nop
 800e876:	bf00      	nop
 800e878:	3714      	adds	r7, #20
 800e87a:	46bd      	mov	sp, r7
 800e87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e880:	4770      	bx	lr
 800e882:	bf00      	nop
 800e884:	20000048 	.word	0x20000048
	...

0800e890 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e890:	4b07      	ldr	r3, [pc, #28]	@ (800e8b0 <pxCurrentTCBConst2>)
 800e892:	6819      	ldr	r1, [r3, #0]
 800e894:	6808      	ldr	r0, [r1, #0]
 800e896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e89a:	f380 8809 	msr	PSP, r0
 800e89e:	f3bf 8f6f 	isb	sy
 800e8a2:	f04f 0000 	mov.w	r0, #0
 800e8a6:	f380 8811 	msr	BASEPRI, r0
 800e8aa:	4770      	bx	lr
 800e8ac:	f3af 8000 	nop.w

0800e8b0 <pxCurrentTCBConst2>:
 800e8b0:	20001124 	.word	0x20001124
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e8b4:	bf00      	nop
 800e8b6:	bf00      	nop

0800e8b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e8b8:	4808      	ldr	r0, [pc, #32]	@ (800e8dc <prvPortStartFirstTask+0x24>)
 800e8ba:	6800      	ldr	r0, [r0, #0]
 800e8bc:	6800      	ldr	r0, [r0, #0]
 800e8be:	f380 8808 	msr	MSP, r0
 800e8c2:	f04f 0000 	mov.w	r0, #0
 800e8c6:	f380 8814 	msr	CONTROL, r0
 800e8ca:	b662      	cpsie	i
 800e8cc:	b661      	cpsie	f
 800e8ce:	f3bf 8f4f 	dsb	sy
 800e8d2:	f3bf 8f6f 	isb	sy
 800e8d6:	df00      	svc	0
 800e8d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e8da:	bf00      	nop
 800e8dc:	e000ed08 	.word	0xe000ed08

0800e8e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b086      	sub	sp, #24
 800e8e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e8e6:	4b47      	ldr	r3, [pc, #284]	@ (800ea04 <xPortStartScheduler+0x124>)
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	4a47      	ldr	r2, [pc, #284]	@ (800ea08 <xPortStartScheduler+0x128>)
 800e8ec:	4293      	cmp	r3, r2
 800e8ee:	d10b      	bne.n	800e908 <xPortStartScheduler+0x28>
	__asm volatile
 800e8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8f4:	f383 8811 	msr	BASEPRI, r3
 800e8f8:	f3bf 8f6f 	isb	sy
 800e8fc:	f3bf 8f4f 	dsb	sy
 800e900:	60fb      	str	r3, [r7, #12]
}
 800e902:	bf00      	nop
 800e904:	bf00      	nop
 800e906:	e7fd      	b.n	800e904 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e908:	4b3e      	ldr	r3, [pc, #248]	@ (800ea04 <xPortStartScheduler+0x124>)
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	4a3f      	ldr	r2, [pc, #252]	@ (800ea0c <xPortStartScheduler+0x12c>)
 800e90e:	4293      	cmp	r3, r2
 800e910:	d10b      	bne.n	800e92a <xPortStartScheduler+0x4a>
	__asm volatile
 800e912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e916:	f383 8811 	msr	BASEPRI, r3
 800e91a:	f3bf 8f6f 	isb	sy
 800e91e:	f3bf 8f4f 	dsb	sy
 800e922:	613b      	str	r3, [r7, #16]
}
 800e924:	bf00      	nop
 800e926:	bf00      	nop
 800e928:	e7fd      	b.n	800e926 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e92a:	4b39      	ldr	r3, [pc, #228]	@ (800ea10 <xPortStartScheduler+0x130>)
 800e92c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e92e:	697b      	ldr	r3, [r7, #20]
 800e930:	781b      	ldrb	r3, [r3, #0]
 800e932:	b2db      	uxtb	r3, r3
 800e934:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e936:	697b      	ldr	r3, [r7, #20]
 800e938:	22ff      	movs	r2, #255	@ 0xff
 800e93a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e93c:	697b      	ldr	r3, [r7, #20]
 800e93e:	781b      	ldrb	r3, [r3, #0]
 800e940:	b2db      	uxtb	r3, r3
 800e942:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e944:	78fb      	ldrb	r3, [r7, #3]
 800e946:	b2db      	uxtb	r3, r3
 800e948:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e94c:	b2da      	uxtb	r2, r3
 800e94e:	4b31      	ldr	r3, [pc, #196]	@ (800ea14 <xPortStartScheduler+0x134>)
 800e950:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e952:	4b31      	ldr	r3, [pc, #196]	@ (800ea18 <xPortStartScheduler+0x138>)
 800e954:	2207      	movs	r2, #7
 800e956:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e958:	e009      	b.n	800e96e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800e95a:	4b2f      	ldr	r3, [pc, #188]	@ (800ea18 <xPortStartScheduler+0x138>)
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	3b01      	subs	r3, #1
 800e960:	4a2d      	ldr	r2, [pc, #180]	@ (800ea18 <xPortStartScheduler+0x138>)
 800e962:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e964:	78fb      	ldrb	r3, [r7, #3]
 800e966:	b2db      	uxtb	r3, r3
 800e968:	005b      	lsls	r3, r3, #1
 800e96a:	b2db      	uxtb	r3, r3
 800e96c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e96e:	78fb      	ldrb	r3, [r7, #3]
 800e970:	b2db      	uxtb	r3, r3
 800e972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e976:	2b80      	cmp	r3, #128	@ 0x80
 800e978:	d0ef      	beq.n	800e95a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e97a:	4b27      	ldr	r3, [pc, #156]	@ (800ea18 <xPortStartScheduler+0x138>)
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	f1c3 0307 	rsb	r3, r3, #7
 800e982:	2b04      	cmp	r3, #4
 800e984:	d00b      	beq.n	800e99e <xPortStartScheduler+0xbe>
	__asm volatile
 800e986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e98a:	f383 8811 	msr	BASEPRI, r3
 800e98e:	f3bf 8f6f 	isb	sy
 800e992:	f3bf 8f4f 	dsb	sy
 800e996:	60bb      	str	r3, [r7, #8]
}
 800e998:	bf00      	nop
 800e99a:	bf00      	nop
 800e99c:	e7fd      	b.n	800e99a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e99e:	4b1e      	ldr	r3, [pc, #120]	@ (800ea18 <xPortStartScheduler+0x138>)
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	021b      	lsls	r3, r3, #8
 800e9a4:	4a1c      	ldr	r2, [pc, #112]	@ (800ea18 <xPortStartScheduler+0x138>)
 800e9a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e9a8:	4b1b      	ldr	r3, [pc, #108]	@ (800ea18 <xPortStartScheduler+0x138>)
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e9b0:	4a19      	ldr	r2, [pc, #100]	@ (800ea18 <xPortStartScheduler+0x138>)
 800e9b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	b2da      	uxtb	r2, r3
 800e9b8:	697b      	ldr	r3, [r7, #20]
 800e9ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e9bc:	4b17      	ldr	r3, [pc, #92]	@ (800ea1c <xPortStartScheduler+0x13c>)
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	4a16      	ldr	r2, [pc, #88]	@ (800ea1c <xPortStartScheduler+0x13c>)
 800e9c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e9c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e9c8:	4b14      	ldr	r3, [pc, #80]	@ (800ea1c <xPortStartScheduler+0x13c>)
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	4a13      	ldr	r2, [pc, #76]	@ (800ea1c <xPortStartScheduler+0x13c>)
 800e9ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e9d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e9d4:	f000 f8da 	bl	800eb8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e9d8:	4b11      	ldr	r3, [pc, #68]	@ (800ea20 <xPortStartScheduler+0x140>)
 800e9da:	2200      	movs	r2, #0
 800e9dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e9de:	f000 f8f9 	bl	800ebd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e9e2:	4b10      	ldr	r3, [pc, #64]	@ (800ea24 <xPortStartScheduler+0x144>)
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	4a0f      	ldr	r2, [pc, #60]	@ (800ea24 <xPortStartScheduler+0x144>)
 800e9e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e9ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e9ee:	f7ff ff63 	bl	800e8b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e9f2:	f7fe ffff 	bl	800d9f4 <vTaskSwitchContext>
	prvTaskExitError();
 800e9f6:	f7ff ff19 	bl	800e82c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e9fa:	2300      	movs	r3, #0
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	3718      	adds	r7, #24
 800ea00:	46bd      	mov	sp, r7
 800ea02:	bd80      	pop	{r7, pc}
 800ea04:	e000ed00 	.word	0xe000ed00
 800ea08:	410fc271 	.word	0x410fc271
 800ea0c:	410fc270 	.word	0x410fc270
 800ea10:	e000e400 	.word	0xe000e400
 800ea14:	20001250 	.word	0x20001250
 800ea18:	20001254 	.word	0x20001254
 800ea1c:	e000ed20 	.word	0xe000ed20
 800ea20:	20000048 	.word	0x20000048
 800ea24:	e000ef34 	.word	0xe000ef34

0800ea28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ea28:	b480      	push	{r7}
 800ea2a:	b083      	sub	sp, #12
 800ea2c:	af00      	add	r7, sp, #0
	__asm volatile
 800ea2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea32:	f383 8811 	msr	BASEPRI, r3
 800ea36:	f3bf 8f6f 	isb	sy
 800ea3a:	f3bf 8f4f 	dsb	sy
 800ea3e:	607b      	str	r3, [r7, #4]
}
 800ea40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ea42:	4b10      	ldr	r3, [pc, #64]	@ (800ea84 <vPortEnterCritical+0x5c>)
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	3301      	adds	r3, #1
 800ea48:	4a0e      	ldr	r2, [pc, #56]	@ (800ea84 <vPortEnterCritical+0x5c>)
 800ea4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ea4c:	4b0d      	ldr	r3, [pc, #52]	@ (800ea84 <vPortEnterCritical+0x5c>)
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	2b01      	cmp	r3, #1
 800ea52:	d110      	bne.n	800ea76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ea54:	4b0c      	ldr	r3, [pc, #48]	@ (800ea88 <vPortEnterCritical+0x60>)
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	b2db      	uxtb	r3, r3
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d00b      	beq.n	800ea76 <vPortEnterCritical+0x4e>
	__asm volatile
 800ea5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea62:	f383 8811 	msr	BASEPRI, r3
 800ea66:	f3bf 8f6f 	isb	sy
 800ea6a:	f3bf 8f4f 	dsb	sy
 800ea6e:	603b      	str	r3, [r7, #0]
}
 800ea70:	bf00      	nop
 800ea72:	bf00      	nop
 800ea74:	e7fd      	b.n	800ea72 <vPortEnterCritical+0x4a>
	}
}
 800ea76:	bf00      	nop
 800ea78:	370c      	adds	r7, #12
 800ea7a:	46bd      	mov	sp, r7
 800ea7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea80:	4770      	bx	lr
 800ea82:	bf00      	nop
 800ea84:	20000048 	.word	0x20000048
 800ea88:	e000ed04 	.word	0xe000ed04

0800ea8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ea8c:	b480      	push	{r7}
 800ea8e:	b083      	sub	sp, #12
 800ea90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ea92:	4b12      	ldr	r3, [pc, #72]	@ (800eadc <vPortExitCritical+0x50>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d10b      	bne.n	800eab2 <vPortExitCritical+0x26>
	__asm volatile
 800ea9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea9e:	f383 8811 	msr	BASEPRI, r3
 800eaa2:	f3bf 8f6f 	isb	sy
 800eaa6:	f3bf 8f4f 	dsb	sy
 800eaaa:	607b      	str	r3, [r7, #4]
}
 800eaac:	bf00      	nop
 800eaae:	bf00      	nop
 800eab0:	e7fd      	b.n	800eaae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800eab2:	4b0a      	ldr	r3, [pc, #40]	@ (800eadc <vPortExitCritical+0x50>)
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	3b01      	subs	r3, #1
 800eab8:	4a08      	ldr	r2, [pc, #32]	@ (800eadc <vPortExitCritical+0x50>)
 800eaba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800eabc:	4b07      	ldr	r3, [pc, #28]	@ (800eadc <vPortExitCritical+0x50>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d105      	bne.n	800ead0 <vPortExitCritical+0x44>
 800eac4:	2300      	movs	r3, #0
 800eac6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800eac8:	683b      	ldr	r3, [r7, #0]
 800eaca:	f383 8811 	msr	BASEPRI, r3
}
 800eace:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ead0:	bf00      	nop
 800ead2:	370c      	adds	r7, #12
 800ead4:	46bd      	mov	sp, r7
 800ead6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eada:	4770      	bx	lr
 800eadc:	20000048 	.word	0x20000048

0800eae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800eae0:	f3ef 8009 	mrs	r0, PSP
 800eae4:	f3bf 8f6f 	isb	sy
 800eae8:	4b15      	ldr	r3, [pc, #84]	@ (800eb40 <pxCurrentTCBConst>)
 800eaea:	681a      	ldr	r2, [r3, #0]
 800eaec:	f01e 0f10 	tst.w	lr, #16
 800eaf0:	bf08      	it	eq
 800eaf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800eaf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eafa:	6010      	str	r0, [r2, #0]
 800eafc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800eb00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800eb04:	f380 8811 	msr	BASEPRI, r0
 800eb08:	f3bf 8f4f 	dsb	sy
 800eb0c:	f3bf 8f6f 	isb	sy
 800eb10:	f7fe ff70 	bl	800d9f4 <vTaskSwitchContext>
 800eb14:	f04f 0000 	mov.w	r0, #0
 800eb18:	f380 8811 	msr	BASEPRI, r0
 800eb1c:	bc09      	pop	{r0, r3}
 800eb1e:	6819      	ldr	r1, [r3, #0]
 800eb20:	6808      	ldr	r0, [r1, #0]
 800eb22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb26:	f01e 0f10 	tst.w	lr, #16
 800eb2a:	bf08      	it	eq
 800eb2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800eb30:	f380 8809 	msr	PSP, r0
 800eb34:	f3bf 8f6f 	isb	sy
 800eb38:	4770      	bx	lr
 800eb3a:	bf00      	nop
 800eb3c:	f3af 8000 	nop.w

0800eb40 <pxCurrentTCBConst>:
 800eb40:	20001124 	.word	0x20001124
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800eb44:	bf00      	nop
 800eb46:	bf00      	nop

0800eb48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	b082      	sub	sp, #8
 800eb4c:	af00      	add	r7, sp, #0
	__asm volatile
 800eb4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb52:	f383 8811 	msr	BASEPRI, r3
 800eb56:	f3bf 8f6f 	isb	sy
 800eb5a:	f3bf 8f4f 	dsb	sy
 800eb5e:	607b      	str	r3, [r7, #4]
}
 800eb60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800eb62:	f7fe fe8d 	bl	800d880 <xTaskIncrementTick>
 800eb66:	4603      	mov	r3, r0
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d003      	beq.n	800eb74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800eb6c:	4b06      	ldr	r3, [pc, #24]	@ (800eb88 <SysTick_Handler+0x40>)
 800eb6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb72:	601a      	str	r2, [r3, #0]
 800eb74:	2300      	movs	r3, #0
 800eb76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	f383 8811 	msr	BASEPRI, r3
}
 800eb7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800eb80:	bf00      	nop
 800eb82:	3708      	adds	r7, #8
 800eb84:	46bd      	mov	sp, r7
 800eb86:	bd80      	pop	{r7, pc}
 800eb88:	e000ed04 	.word	0xe000ed04

0800eb8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800eb8c:	b480      	push	{r7}
 800eb8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800eb90:	4b0b      	ldr	r3, [pc, #44]	@ (800ebc0 <vPortSetupTimerInterrupt+0x34>)
 800eb92:	2200      	movs	r2, #0
 800eb94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800eb96:	4b0b      	ldr	r3, [pc, #44]	@ (800ebc4 <vPortSetupTimerInterrupt+0x38>)
 800eb98:	2200      	movs	r2, #0
 800eb9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800eb9c:	4b0a      	ldr	r3, [pc, #40]	@ (800ebc8 <vPortSetupTimerInterrupt+0x3c>)
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	4a0a      	ldr	r2, [pc, #40]	@ (800ebcc <vPortSetupTimerInterrupt+0x40>)
 800eba2:	fba2 2303 	umull	r2, r3, r2, r3
 800eba6:	099b      	lsrs	r3, r3, #6
 800eba8:	4a09      	ldr	r2, [pc, #36]	@ (800ebd0 <vPortSetupTimerInterrupt+0x44>)
 800ebaa:	3b01      	subs	r3, #1
 800ebac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ebae:	4b04      	ldr	r3, [pc, #16]	@ (800ebc0 <vPortSetupTimerInterrupt+0x34>)
 800ebb0:	2207      	movs	r2, #7
 800ebb2:	601a      	str	r2, [r3, #0]
}
 800ebb4:	bf00      	nop
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebbc:	4770      	bx	lr
 800ebbe:	bf00      	nop
 800ebc0:	e000e010 	.word	0xe000e010
 800ebc4:	e000e018 	.word	0xe000e018
 800ebc8:	2000003c 	.word	0x2000003c
 800ebcc:	10624dd3 	.word	0x10624dd3
 800ebd0:	e000e014 	.word	0xe000e014

0800ebd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ebd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ebe4 <vPortEnableVFP+0x10>
 800ebd8:	6801      	ldr	r1, [r0, #0]
 800ebda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ebde:	6001      	str	r1, [r0, #0]
 800ebe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ebe2:	bf00      	nop
 800ebe4:	e000ed88 	.word	0xe000ed88

0800ebe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ebe8:	b480      	push	{r7}
 800ebea:	b085      	sub	sp, #20
 800ebec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ebee:	f3ef 8305 	mrs	r3, IPSR
 800ebf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	2b0f      	cmp	r3, #15
 800ebf8:	d915      	bls.n	800ec26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ebfa:	4a18      	ldr	r2, [pc, #96]	@ (800ec5c <vPortValidateInterruptPriority+0x74>)
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	4413      	add	r3, r2
 800ec00:	781b      	ldrb	r3, [r3, #0]
 800ec02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ec04:	4b16      	ldr	r3, [pc, #88]	@ (800ec60 <vPortValidateInterruptPriority+0x78>)
 800ec06:	781b      	ldrb	r3, [r3, #0]
 800ec08:	7afa      	ldrb	r2, [r7, #11]
 800ec0a:	429a      	cmp	r2, r3
 800ec0c:	d20b      	bcs.n	800ec26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ec0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec12:	f383 8811 	msr	BASEPRI, r3
 800ec16:	f3bf 8f6f 	isb	sy
 800ec1a:	f3bf 8f4f 	dsb	sy
 800ec1e:	607b      	str	r3, [r7, #4]
}
 800ec20:	bf00      	nop
 800ec22:	bf00      	nop
 800ec24:	e7fd      	b.n	800ec22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ec26:	4b0f      	ldr	r3, [pc, #60]	@ (800ec64 <vPortValidateInterruptPriority+0x7c>)
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ec2e:	4b0e      	ldr	r3, [pc, #56]	@ (800ec68 <vPortValidateInterruptPriority+0x80>)
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	429a      	cmp	r2, r3
 800ec34:	d90b      	bls.n	800ec4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ec36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec3a:	f383 8811 	msr	BASEPRI, r3
 800ec3e:	f3bf 8f6f 	isb	sy
 800ec42:	f3bf 8f4f 	dsb	sy
 800ec46:	603b      	str	r3, [r7, #0]
}
 800ec48:	bf00      	nop
 800ec4a:	bf00      	nop
 800ec4c:	e7fd      	b.n	800ec4a <vPortValidateInterruptPriority+0x62>
	}
 800ec4e:	bf00      	nop
 800ec50:	3714      	adds	r7, #20
 800ec52:	46bd      	mov	sp, r7
 800ec54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec58:	4770      	bx	lr
 800ec5a:	bf00      	nop
 800ec5c:	e000e3f0 	.word	0xe000e3f0
 800ec60:	20001250 	.word	0x20001250
 800ec64:	e000ed0c 	.word	0xe000ed0c
 800ec68:	20001254 	.word	0x20001254

0800ec6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ec6c:	b580      	push	{r7, lr}
 800ec6e:	b08a      	sub	sp, #40	@ 0x28
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ec74:	2300      	movs	r3, #0
 800ec76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ec78:	f7fe fd46 	bl	800d708 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ec7c:	4b5c      	ldr	r3, [pc, #368]	@ (800edf0 <pvPortMalloc+0x184>)
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d101      	bne.n	800ec88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ec84:	f000 f93c 	bl	800ef00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ec88:	4b5a      	ldr	r3, [pc, #360]	@ (800edf4 <pvPortMalloc+0x188>)
 800ec8a:	681a      	ldr	r2, [r3, #0]
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	4013      	ands	r3, r2
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	f040 8095 	bne.w	800edc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d01e      	beq.n	800ecda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ec9c:	2208      	movs	r2, #8
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	4413      	add	r3, r2
 800eca2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	f003 0307 	and.w	r3, r3, #7
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d015      	beq.n	800ecda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	f023 0307 	bic.w	r3, r3, #7
 800ecb4:	3308      	adds	r3, #8
 800ecb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	f003 0307 	and.w	r3, r3, #7
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d00b      	beq.n	800ecda <pvPortMalloc+0x6e>
	__asm volatile
 800ecc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecc6:	f383 8811 	msr	BASEPRI, r3
 800ecca:	f3bf 8f6f 	isb	sy
 800ecce:	f3bf 8f4f 	dsb	sy
 800ecd2:	617b      	str	r3, [r7, #20]
}
 800ecd4:	bf00      	nop
 800ecd6:	bf00      	nop
 800ecd8:	e7fd      	b.n	800ecd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d06f      	beq.n	800edc0 <pvPortMalloc+0x154>
 800ece0:	4b45      	ldr	r3, [pc, #276]	@ (800edf8 <pvPortMalloc+0x18c>)
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	687a      	ldr	r2, [r7, #4]
 800ece6:	429a      	cmp	r2, r3
 800ece8:	d86a      	bhi.n	800edc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ecea:	4b44      	ldr	r3, [pc, #272]	@ (800edfc <pvPortMalloc+0x190>)
 800ecec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ecee:	4b43      	ldr	r3, [pc, #268]	@ (800edfc <pvPortMalloc+0x190>)
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ecf4:	e004      	b.n	800ed00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ecf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecf8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ecfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ed00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed02:	685b      	ldr	r3, [r3, #4]
 800ed04:	687a      	ldr	r2, [r7, #4]
 800ed06:	429a      	cmp	r2, r3
 800ed08:	d903      	bls.n	800ed12 <pvPortMalloc+0xa6>
 800ed0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d1f1      	bne.n	800ecf6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ed12:	4b37      	ldr	r3, [pc, #220]	@ (800edf0 <pvPortMalloc+0x184>)
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed18:	429a      	cmp	r2, r3
 800ed1a:	d051      	beq.n	800edc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ed1c:	6a3b      	ldr	r3, [r7, #32]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	2208      	movs	r2, #8
 800ed22:	4413      	add	r3, r2
 800ed24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ed26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed28:	681a      	ldr	r2, [r3, #0]
 800ed2a:	6a3b      	ldr	r3, [r7, #32]
 800ed2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ed2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed30:	685a      	ldr	r2, [r3, #4]
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	1ad2      	subs	r2, r2, r3
 800ed36:	2308      	movs	r3, #8
 800ed38:	005b      	lsls	r3, r3, #1
 800ed3a:	429a      	cmp	r2, r3
 800ed3c:	d920      	bls.n	800ed80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ed3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	4413      	add	r3, r2
 800ed44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ed46:	69bb      	ldr	r3, [r7, #24]
 800ed48:	f003 0307 	and.w	r3, r3, #7
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d00b      	beq.n	800ed68 <pvPortMalloc+0xfc>
	__asm volatile
 800ed50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed54:	f383 8811 	msr	BASEPRI, r3
 800ed58:	f3bf 8f6f 	isb	sy
 800ed5c:	f3bf 8f4f 	dsb	sy
 800ed60:	613b      	str	r3, [r7, #16]
}
 800ed62:	bf00      	nop
 800ed64:	bf00      	nop
 800ed66:	e7fd      	b.n	800ed64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ed68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed6a:	685a      	ldr	r2, [r3, #4]
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	1ad2      	subs	r2, r2, r3
 800ed70:	69bb      	ldr	r3, [r7, #24]
 800ed72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ed74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed76:	687a      	ldr	r2, [r7, #4]
 800ed78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ed7a:	69b8      	ldr	r0, [r7, #24]
 800ed7c:	f000 f922 	bl	800efc4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ed80:	4b1d      	ldr	r3, [pc, #116]	@ (800edf8 <pvPortMalloc+0x18c>)
 800ed82:	681a      	ldr	r2, [r3, #0]
 800ed84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed86:	685b      	ldr	r3, [r3, #4]
 800ed88:	1ad3      	subs	r3, r2, r3
 800ed8a:	4a1b      	ldr	r2, [pc, #108]	@ (800edf8 <pvPortMalloc+0x18c>)
 800ed8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ed8e:	4b1a      	ldr	r3, [pc, #104]	@ (800edf8 <pvPortMalloc+0x18c>)
 800ed90:	681a      	ldr	r2, [r3, #0]
 800ed92:	4b1b      	ldr	r3, [pc, #108]	@ (800ee00 <pvPortMalloc+0x194>)
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	429a      	cmp	r2, r3
 800ed98:	d203      	bcs.n	800eda2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ed9a:	4b17      	ldr	r3, [pc, #92]	@ (800edf8 <pvPortMalloc+0x18c>)
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	4a18      	ldr	r2, [pc, #96]	@ (800ee00 <pvPortMalloc+0x194>)
 800eda0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800eda2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eda4:	685a      	ldr	r2, [r3, #4]
 800eda6:	4b13      	ldr	r3, [pc, #76]	@ (800edf4 <pvPortMalloc+0x188>)
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	431a      	orrs	r2, r3
 800edac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800edb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edb2:	2200      	movs	r2, #0
 800edb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800edb6:	4b13      	ldr	r3, [pc, #76]	@ (800ee04 <pvPortMalloc+0x198>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	3301      	adds	r3, #1
 800edbc:	4a11      	ldr	r2, [pc, #68]	@ (800ee04 <pvPortMalloc+0x198>)
 800edbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800edc0:	f7fe fcb0 	bl	800d724 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800edc4:	69fb      	ldr	r3, [r7, #28]
 800edc6:	f003 0307 	and.w	r3, r3, #7
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d00b      	beq.n	800ede6 <pvPortMalloc+0x17a>
	__asm volatile
 800edce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edd2:	f383 8811 	msr	BASEPRI, r3
 800edd6:	f3bf 8f6f 	isb	sy
 800edda:	f3bf 8f4f 	dsb	sy
 800edde:	60fb      	str	r3, [r7, #12]
}
 800ede0:	bf00      	nop
 800ede2:	bf00      	nop
 800ede4:	e7fd      	b.n	800ede2 <pvPortMalloc+0x176>
	return pvReturn;
 800ede6:	69fb      	ldr	r3, [r7, #28]
}
 800ede8:	4618      	mov	r0, r3
 800edea:	3728      	adds	r7, #40	@ 0x28
 800edec:	46bd      	mov	sp, r7
 800edee:	bd80      	pop	{r7, pc}
 800edf0:	20007020 	.word	0x20007020
 800edf4:	20007034 	.word	0x20007034
 800edf8:	20007024 	.word	0x20007024
 800edfc:	20007018 	.word	0x20007018
 800ee00:	20007028 	.word	0x20007028
 800ee04:	2000702c 	.word	0x2000702c

0800ee08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ee08:	b580      	push	{r7, lr}
 800ee0a:	b086      	sub	sp, #24
 800ee0c:	af00      	add	r7, sp, #0
 800ee0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d04f      	beq.n	800eeba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ee1a:	2308      	movs	r3, #8
 800ee1c:	425b      	negs	r3, r3
 800ee1e:	697a      	ldr	r2, [r7, #20]
 800ee20:	4413      	add	r3, r2
 800ee22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ee24:	697b      	ldr	r3, [r7, #20]
 800ee26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ee28:	693b      	ldr	r3, [r7, #16]
 800ee2a:	685a      	ldr	r2, [r3, #4]
 800ee2c:	4b25      	ldr	r3, [pc, #148]	@ (800eec4 <vPortFree+0xbc>)
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	4013      	ands	r3, r2
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d10b      	bne.n	800ee4e <vPortFree+0x46>
	__asm volatile
 800ee36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee3a:	f383 8811 	msr	BASEPRI, r3
 800ee3e:	f3bf 8f6f 	isb	sy
 800ee42:	f3bf 8f4f 	dsb	sy
 800ee46:	60fb      	str	r3, [r7, #12]
}
 800ee48:	bf00      	nop
 800ee4a:	bf00      	nop
 800ee4c:	e7fd      	b.n	800ee4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ee4e:	693b      	ldr	r3, [r7, #16]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d00b      	beq.n	800ee6e <vPortFree+0x66>
	__asm volatile
 800ee56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee5a:	f383 8811 	msr	BASEPRI, r3
 800ee5e:	f3bf 8f6f 	isb	sy
 800ee62:	f3bf 8f4f 	dsb	sy
 800ee66:	60bb      	str	r3, [r7, #8]
}
 800ee68:	bf00      	nop
 800ee6a:	bf00      	nop
 800ee6c:	e7fd      	b.n	800ee6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ee6e:	693b      	ldr	r3, [r7, #16]
 800ee70:	685a      	ldr	r2, [r3, #4]
 800ee72:	4b14      	ldr	r3, [pc, #80]	@ (800eec4 <vPortFree+0xbc>)
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	4013      	ands	r3, r2
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d01e      	beq.n	800eeba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ee7c:	693b      	ldr	r3, [r7, #16]
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d11a      	bne.n	800eeba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ee84:	693b      	ldr	r3, [r7, #16]
 800ee86:	685a      	ldr	r2, [r3, #4]
 800ee88:	4b0e      	ldr	r3, [pc, #56]	@ (800eec4 <vPortFree+0xbc>)
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	43db      	mvns	r3, r3
 800ee8e:	401a      	ands	r2, r3
 800ee90:	693b      	ldr	r3, [r7, #16]
 800ee92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ee94:	f7fe fc38 	bl	800d708 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ee98:	693b      	ldr	r3, [r7, #16]
 800ee9a:	685a      	ldr	r2, [r3, #4]
 800ee9c:	4b0a      	ldr	r3, [pc, #40]	@ (800eec8 <vPortFree+0xc0>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	4413      	add	r3, r2
 800eea2:	4a09      	ldr	r2, [pc, #36]	@ (800eec8 <vPortFree+0xc0>)
 800eea4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800eea6:	6938      	ldr	r0, [r7, #16]
 800eea8:	f000 f88c 	bl	800efc4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800eeac:	4b07      	ldr	r3, [pc, #28]	@ (800eecc <vPortFree+0xc4>)
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	3301      	adds	r3, #1
 800eeb2:	4a06      	ldr	r2, [pc, #24]	@ (800eecc <vPortFree+0xc4>)
 800eeb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800eeb6:	f7fe fc35 	bl	800d724 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800eeba:	bf00      	nop
 800eebc:	3718      	adds	r7, #24
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bd80      	pop	{r7, pc}
 800eec2:	bf00      	nop
 800eec4:	20007034 	.word	0x20007034
 800eec8:	20007024 	.word	0x20007024
 800eecc:	20007030 	.word	0x20007030

0800eed0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800eed0:	b480      	push	{r7}
 800eed2:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800eed4:	4b03      	ldr	r3, [pc, #12]	@ (800eee4 <xPortGetFreeHeapSize+0x14>)
 800eed6:	681b      	ldr	r3, [r3, #0]
}
 800eed8:	4618      	mov	r0, r3
 800eeda:	46bd      	mov	sp, r7
 800eedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee0:	4770      	bx	lr
 800eee2:	bf00      	nop
 800eee4:	20007024 	.word	0x20007024

0800eee8 <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 800eee8:	b480      	push	{r7}
 800eeea:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 800eeec:	4b03      	ldr	r3, [pc, #12]	@ (800eefc <xPortGetMinimumEverFreeHeapSize+0x14>)
 800eeee:	681b      	ldr	r3, [r3, #0]
}
 800eef0:	4618      	mov	r0, r3
 800eef2:	46bd      	mov	sp, r7
 800eef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef8:	4770      	bx	lr
 800eefa:	bf00      	nop
 800eefc:	20007028 	.word	0x20007028

0800ef00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ef00:	b480      	push	{r7}
 800ef02:	b085      	sub	sp, #20
 800ef04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ef06:	f645 53c0 	movw	r3, #24000	@ 0x5dc0
 800ef0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ef0c:	4b27      	ldr	r3, [pc, #156]	@ (800efac <prvHeapInit+0xac>)
 800ef0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	f003 0307 	and.w	r3, r3, #7
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d00c      	beq.n	800ef34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	3307      	adds	r3, #7
 800ef1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	f023 0307 	bic.w	r3, r3, #7
 800ef26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ef28:	68ba      	ldr	r2, [r7, #8]
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	1ad3      	subs	r3, r2, r3
 800ef2e:	4a1f      	ldr	r2, [pc, #124]	@ (800efac <prvHeapInit+0xac>)
 800ef30:	4413      	add	r3, r2
 800ef32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ef38:	4a1d      	ldr	r2, [pc, #116]	@ (800efb0 <prvHeapInit+0xb0>)
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ef3e:	4b1c      	ldr	r3, [pc, #112]	@ (800efb0 <prvHeapInit+0xb0>)
 800ef40:	2200      	movs	r2, #0
 800ef42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	68ba      	ldr	r2, [r7, #8]
 800ef48:	4413      	add	r3, r2
 800ef4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ef4c:	2208      	movs	r2, #8
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	1a9b      	subs	r3, r3, r2
 800ef52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	f023 0307 	bic.w	r3, r3, #7
 800ef5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	4a15      	ldr	r2, [pc, #84]	@ (800efb4 <prvHeapInit+0xb4>)
 800ef60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ef62:	4b14      	ldr	r3, [pc, #80]	@ (800efb4 <prvHeapInit+0xb4>)
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	2200      	movs	r2, #0
 800ef68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ef6a:	4b12      	ldr	r3, [pc, #72]	@ (800efb4 <prvHeapInit+0xb4>)
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	2200      	movs	r2, #0
 800ef70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	68fa      	ldr	r2, [r7, #12]
 800ef7a:	1ad2      	subs	r2, r2, r3
 800ef7c:	683b      	ldr	r3, [r7, #0]
 800ef7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ef80:	4b0c      	ldr	r3, [pc, #48]	@ (800efb4 <prvHeapInit+0xb4>)
 800ef82:	681a      	ldr	r2, [r3, #0]
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ef88:	683b      	ldr	r3, [r7, #0]
 800ef8a:	685b      	ldr	r3, [r3, #4]
 800ef8c:	4a0a      	ldr	r2, [pc, #40]	@ (800efb8 <prvHeapInit+0xb8>)
 800ef8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ef90:	683b      	ldr	r3, [r7, #0]
 800ef92:	685b      	ldr	r3, [r3, #4]
 800ef94:	4a09      	ldr	r2, [pc, #36]	@ (800efbc <prvHeapInit+0xbc>)
 800ef96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ef98:	4b09      	ldr	r3, [pc, #36]	@ (800efc0 <prvHeapInit+0xc0>)
 800ef9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ef9e:	601a      	str	r2, [r3, #0]
}
 800efa0:	bf00      	nop
 800efa2:	3714      	adds	r7, #20
 800efa4:	46bd      	mov	sp, r7
 800efa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efaa:	4770      	bx	lr
 800efac:	20001258 	.word	0x20001258
 800efb0:	20007018 	.word	0x20007018
 800efb4:	20007020 	.word	0x20007020
 800efb8:	20007028 	.word	0x20007028
 800efbc:	20007024 	.word	0x20007024
 800efc0:	20007034 	.word	0x20007034

0800efc4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800efc4:	b480      	push	{r7}
 800efc6:	b085      	sub	sp, #20
 800efc8:	af00      	add	r7, sp, #0
 800efca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800efcc:	4b28      	ldr	r3, [pc, #160]	@ (800f070 <prvInsertBlockIntoFreeList+0xac>)
 800efce:	60fb      	str	r3, [r7, #12]
 800efd0:	e002      	b.n	800efd8 <prvInsertBlockIntoFreeList+0x14>
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	60fb      	str	r3, [r7, #12]
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	687a      	ldr	r2, [r7, #4]
 800efde:	429a      	cmp	r2, r3
 800efe0:	d8f7      	bhi.n	800efd2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	685b      	ldr	r3, [r3, #4]
 800efea:	68ba      	ldr	r2, [r7, #8]
 800efec:	4413      	add	r3, r2
 800efee:	687a      	ldr	r2, [r7, #4]
 800eff0:	429a      	cmp	r2, r3
 800eff2:	d108      	bne.n	800f006 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	685a      	ldr	r2, [r3, #4]
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	685b      	ldr	r3, [r3, #4]
 800effc:	441a      	add	r2, r3
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	685b      	ldr	r3, [r3, #4]
 800f00e:	68ba      	ldr	r2, [r7, #8]
 800f010:	441a      	add	r2, r3
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	429a      	cmp	r2, r3
 800f018:	d118      	bne.n	800f04c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	681a      	ldr	r2, [r3, #0]
 800f01e:	4b15      	ldr	r3, [pc, #84]	@ (800f074 <prvInsertBlockIntoFreeList+0xb0>)
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	429a      	cmp	r2, r3
 800f024:	d00d      	beq.n	800f042 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	685a      	ldr	r2, [r3, #4]
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	685b      	ldr	r3, [r3, #4]
 800f030:	441a      	add	r2, r3
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	681a      	ldr	r2, [r3, #0]
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	601a      	str	r2, [r3, #0]
 800f040:	e008      	b.n	800f054 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f042:	4b0c      	ldr	r3, [pc, #48]	@ (800f074 <prvInsertBlockIntoFreeList+0xb0>)
 800f044:	681a      	ldr	r2, [r3, #0]
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	601a      	str	r2, [r3, #0]
 800f04a:	e003      	b.n	800f054 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	681a      	ldr	r2, [r3, #0]
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f054:	68fa      	ldr	r2, [r7, #12]
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	429a      	cmp	r2, r3
 800f05a:	d002      	beq.n	800f062 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	687a      	ldr	r2, [r7, #4]
 800f060:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f062:	bf00      	nop
 800f064:	3714      	adds	r7, #20
 800f066:	46bd      	mov	sp, r7
 800f068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f06c:	4770      	bx	lr
 800f06e:	bf00      	nop
 800f070:	20007018 	.word	0x20007018
 800f074:	20007020 	.word	0x20007020

0800f078 <_ZdaPv>:
 800f078:	f000 b822 	b.w	800f0c0 <_ZdlPv>

0800f07c <__cxa_guard_acquire>:
 800f07c:	6802      	ldr	r2, [r0, #0]
 800f07e:	07d2      	lsls	r2, r2, #31
 800f080:	4603      	mov	r3, r0
 800f082:	d405      	bmi.n	800f090 <__cxa_guard_acquire+0x14>
 800f084:	7842      	ldrb	r2, [r0, #1]
 800f086:	b102      	cbz	r2, 800f08a <__cxa_guard_acquire+0xe>
 800f088:	deff      	udf	#255	@ 0xff
 800f08a:	2001      	movs	r0, #1
 800f08c:	7058      	strb	r0, [r3, #1]
 800f08e:	4770      	bx	lr
 800f090:	2000      	movs	r0, #0
 800f092:	4770      	bx	lr

0800f094 <__cxa_guard_release>:
 800f094:	2301      	movs	r3, #1
 800f096:	6003      	str	r3, [r0, #0]
 800f098:	4770      	bx	lr

0800f09a <_Znwj>:
 800f09a:	2801      	cmp	r0, #1
 800f09c:	bf38      	it	cc
 800f09e:	2001      	movcc	r0, #1
 800f0a0:	b510      	push	{r4, lr}
 800f0a2:	4604      	mov	r4, r0
 800f0a4:	4620      	mov	r0, r4
 800f0a6:	f000 fc29 	bl	800f8fc <malloc>
 800f0aa:	b100      	cbz	r0, 800f0ae <_Znwj+0x14>
 800f0ac:	bd10      	pop	{r4, pc}
 800f0ae:	f000 f809 	bl	800f0c4 <_ZSt15get_new_handlerv>
 800f0b2:	b908      	cbnz	r0, 800f0b8 <_Znwj+0x1e>
 800f0b4:	f000 fc1b 	bl	800f8ee <abort>
 800f0b8:	4780      	blx	r0
 800f0ba:	e7f3      	b.n	800f0a4 <_Znwj+0xa>

0800f0bc <_Znaj>:
 800f0bc:	f7ff bfed 	b.w	800f09a <_Znwj>

0800f0c0 <_ZdlPv>:
 800f0c0:	f000 bc24 	b.w	800f90c <free>

0800f0c4 <_ZSt15get_new_handlerv>:
 800f0c4:	4b02      	ldr	r3, [pc, #8]	@ (800f0d0 <_ZSt15get_new_handlerv+0xc>)
 800f0c6:	6818      	ldr	r0, [r3, #0]
 800f0c8:	f3bf 8f5b 	dmb	ish
 800f0cc:	4770      	bx	lr
 800f0ce:	bf00      	nop
 800f0d0:	20007038 	.word	0x20007038

0800f0d4 <powf>:
 800f0d4:	b508      	push	{r3, lr}
 800f0d6:	ed2d 8b04 	vpush	{d8-d9}
 800f0da:	eeb0 8a60 	vmov.f32	s16, s1
 800f0de:	eeb0 9a40 	vmov.f32	s18, s0
 800f0e2:	f000 f89f 	bl	800f224 <__ieee754_powf>
 800f0e6:	eeb4 8a48 	vcmp.f32	s16, s16
 800f0ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0ee:	eef0 8a40 	vmov.f32	s17, s0
 800f0f2:	d63e      	bvs.n	800f172 <powf+0x9e>
 800f0f4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800f0f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0fc:	d112      	bne.n	800f124 <powf+0x50>
 800f0fe:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f106:	d039      	beq.n	800f17c <powf+0xa8>
 800f108:	eeb0 0a48 	vmov.f32	s0, s16
 800f10c:	f000 f839 	bl	800f182 <finitef>
 800f110:	b378      	cbz	r0, 800f172 <powf+0x9e>
 800f112:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f11a:	d52a      	bpl.n	800f172 <powf+0x9e>
 800f11c:	f001 fbe2 	bl	80108e4 <__errno>
 800f120:	2322      	movs	r3, #34	@ 0x22
 800f122:	e014      	b.n	800f14e <powf+0x7a>
 800f124:	f000 f82d 	bl	800f182 <finitef>
 800f128:	b998      	cbnz	r0, 800f152 <powf+0x7e>
 800f12a:	eeb0 0a49 	vmov.f32	s0, s18
 800f12e:	f000 f828 	bl	800f182 <finitef>
 800f132:	b170      	cbz	r0, 800f152 <powf+0x7e>
 800f134:	eeb0 0a48 	vmov.f32	s0, s16
 800f138:	f000 f823 	bl	800f182 <finitef>
 800f13c:	b148      	cbz	r0, 800f152 <powf+0x7e>
 800f13e:	eef4 8a68 	vcmp.f32	s17, s17
 800f142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f146:	d7e9      	bvc.n	800f11c <powf+0x48>
 800f148:	f001 fbcc 	bl	80108e4 <__errno>
 800f14c:	2321      	movs	r3, #33	@ 0x21
 800f14e:	6003      	str	r3, [r0, #0]
 800f150:	e00f      	b.n	800f172 <powf+0x9e>
 800f152:	eef5 8a40 	vcmp.f32	s17, #0.0
 800f156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f15a:	d10a      	bne.n	800f172 <powf+0x9e>
 800f15c:	eeb0 0a49 	vmov.f32	s0, s18
 800f160:	f000 f80f 	bl	800f182 <finitef>
 800f164:	b128      	cbz	r0, 800f172 <powf+0x9e>
 800f166:	eeb0 0a48 	vmov.f32	s0, s16
 800f16a:	f000 f80a 	bl	800f182 <finitef>
 800f16e:	2800      	cmp	r0, #0
 800f170:	d1d4      	bne.n	800f11c <powf+0x48>
 800f172:	eeb0 0a68 	vmov.f32	s0, s17
 800f176:	ecbd 8b04 	vpop	{d8-d9}
 800f17a:	bd08      	pop	{r3, pc}
 800f17c:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800f180:	e7f7      	b.n	800f172 <powf+0x9e>

0800f182 <finitef>:
 800f182:	ee10 3a10 	vmov	r3, s0
 800f186:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800f18a:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800f18e:	bfac      	ite	ge
 800f190:	2000      	movge	r0, #0
 800f192:	2001      	movlt	r0, #1
 800f194:	4770      	bx	lr
	...

0800f198 <round>:
 800f198:	ec51 0b10 	vmov	r0, r1, d0
 800f19c:	b570      	push	{r4, r5, r6, lr}
 800f19e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800f1a2:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800f1a6:	2a13      	cmp	r2, #19
 800f1a8:	460b      	mov	r3, r1
 800f1aa:	4605      	mov	r5, r0
 800f1ac:	dc1b      	bgt.n	800f1e6 <round+0x4e>
 800f1ae:	2a00      	cmp	r2, #0
 800f1b0:	da0b      	bge.n	800f1ca <round+0x32>
 800f1b2:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800f1b6:	3201      	adds	r2, #1
 800f1b8:	bf04      	itt	eq
 800f1ba:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800f1be:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800f1c2:	2200      	movs	r2, #0
 800f1c4:	4619      	mov	r1, r3
 800f1c6:	4610      	mov	r0, r2
 800f1c8:	e015      	b.n	800f1f6 <round+0x5e>
 800f1ca:	4c15      	ldr	r4, [pc, #84]	@ (800f220 <round+0x88>)
 800f1cc:	4114      	asrs	r4, r2
 800f1ce:	ea04 0601 	and.w	r6, r4, r1
 800f1d2:	4306      	orrs	r6, r0
 800f1d4:	d00f      	beq.n	800f1f6 <round+0x5e>
 800f1d6:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800f1da:	fa41 f202 	asr.w	r2, r1, r2
 800f1de:	4413      	add	r3, r2
 800f1e0:	ea23 0304 	bic.w	r3, r3, r4
 800f1e4:	e7ed      	b.n	800f1c2 <round+0x2a>
 800f1e6:	2a33      	cmp	r2, #51	@ 0x33
 800f1e8:	dd08      	ble.n	800f1fc <round+0x64>
 800f1ea:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800f1ee:	d102      	bne.n	800f1f6 <round+0x5e>
 800f1f0:	4602      	mov	r2, r0
 800f1f2:	f7f1 f87b 	bl	80002ec <__adddf3>
 800f1f6:	ec41 0b10 	vmov	d0, r0, r1
 800f1fa:	bd70      	pop	{r4, r5, r6, pc}
 800f1fc:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800f200:	f04f 34ff 	mov.w	r4, #4294967295
 800f204:	40f4      	lsrs	r4, r6
 800f206:	4204      	tst	r4, r0
 800f208:	d0f5      	beq.n	800f1f6 <round+0x5e>
 800f20a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800f20e:	2201      	movs	r2, #1
 800f210:	408a      	lsls	r2, r1
 800f212:	1952      	adds	r2, r2, r5
 800f214:	bf28      	it	cs
 800f216:	3301      	addcs	r3, #1
 800f218:	ea22 0204 	bic.w	r2, r2, r4
 800f21c:	e7d2      	b.n	800f1c4 <round+0x2c>
 800f21e:	bf00      	nop
 800f220:	000fffff 	.word	0x000fffff

0800f224 <__ieee754_powf>:
 800f224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f228:	ee10 4a90 	vmov	r4, s1
 800f22c:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800f230:	ed2d 8b02 	vpush	{d8}
 800f234:	ee10 6a10 	vmov	r6, s0
 800f238:	eeb0 8a40 	vmov.f32	s16, s0
 800f23c:	eef0 8a60 	vmov.f32	s17, s1
 800f240:	d10c      	bne.n	800f25c <__ieee754_powf+0x38>
 800f242:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800f246:	0076      	lsls	r6, r6, #1
 800f248:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800f24c:	f240 8274 	bls.w	800f738 <__ieee754_powf+0x514>
 800f250:	ee38 0a28 	vadd.f32	s0, s16, s17
 800f254:	ecbd 8b02 	vpop	{d8}
 800f258:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f25c:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800f260:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800f264:	d802      	bhi.n	800f26c <__ieee754_powf+0x48>
 800f266:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f26a:	d908      	bls.n	800f27e <__ieee754_powf+0x5a>
 800f26c:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800f270:	d1ee      	bne.n	800f250 <__ieee754_powf+0x2c>
 800f272:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800f276:	0064      	lsls	r4, r4, #1
 800f278:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800f27c:	e7e6      	b.n	800f24c <__ieee754_powf+0x28>
 800f27e:	2e00      	cmp	r6, #0
 800f280:	da1f      	bge.n	800f2c2 <__ieee754_powf+0x9e>
 800f282:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800f286:	f080 8260 	bcs.w	800f74a <__ieee754_powf+0x526>
 800f28a:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800f28e:	d32f      	bcc.n	800f2f0 <__ieee754_powf+0xcc>
 800f290:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800f294:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800f298:	fa49 f503 	asr.w	r5, r9, r3
 800f29c:	fa05 f303 	lsl.w	r3, r5, r3
 800f2a0:	454b      	cmp	r3, r9
 800f2a2:	d123      	bne.n	800f2ec <__ieee754_powf+0xc8>
 800f2a4:	f005 0501 	and.w	r5, r5, #1
 800f2a8:	f1c5 0502 	rsb	r5, r5, #2
 800f2ac:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800f2b0:	d11f      	bne.n	800f2f2 <__ieee754_powf+0xce>
 800f2b2:	2c00      	cmp	r4, #0
 800f2b4:	f280 8246 	bge.w	800f744 <__ieee754_powf+0x520>
 800f2b8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f2bc:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800f2c0:	e7c8      	b.n	800f254 <__ieee754_powf+0x30>
 800f2c2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f2c6:	d111      	bne.n	800f2ec <__ieee754_powf+0xc8>
 800f2c8:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800f2cc:	f000 8234 	beq.w	800f738 <__ieee754_powf+0x514>
 800f2d0:	d906      	bls.n	800f2e0 <__ieee754_powf+0xbc>
 800f2d2:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800f5e8 <__ieee754_powf+0x3c4>
 800f2d6:	2c00      	cmp	r4, #0
 800f2d8:	bfa8      	it	ge
 800f2da:	eeb0 0a68 	vmovge.f32	s0, s17
 800f2de:	e7b9      	b.n	800f254 <__ieee754_powf+0x30>
 800f2e0:	2c00      	cmp	r4, #0
 800f2e2:	f280 822c 	bge.w	800f73e <__ieee754_powf+0x51a>
 800f2e6:	eeb1 0a68 	vneg.f32	s0, s17
 800f2ea:	e7b3      	b.n	800f254 <__ieee754_powf+0x30>
 800f2ec:	2500      	movs	r5, #0
 800f2ee:	e7dd      	b.n	800f2ac <__ieee754_powf+0x88>
 800f2f0:	2500      	movs	r5, #0
 800f2f2:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800f2f6:	d102      	bne.n	800f2fe <__ieee754_powf+0xda>
 800f2f8:	ee28 0a08 	vmul.f32	s0, s16, s16
 800f2fc:	e7aa      	b.n	800f254 <__ieee754_powf+0x30>
 800f2fe:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800f302:	f040 8227 	bne.w	800f754 <__ieee754_powf+0x530>
 800f306:	2e00      	cmp	r6, #0
 800f308:	f2c0 8224 	blt.w	800f754 <__ieee754_powf+0x530>
 800f30c:	eeb0 0a48 	vmov.f32	s0, s16
 800f310:	ecbd 8b02 	vpop	{d8}
 800f314:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f318:	f000 bae6 	b.w	800f8e8 <__ieee754_sqrtf>
 800f31c:	2d01      	cmp	r5, #1
 800f31e:	d199      	bne.n	800f254 <__ieee754_powf+0x30>
 800f320:	eeb1 0a40 	vneg.f32	s0, s0
 800f324:	e796      	b.n	800f254 <__ieee754_powf+0x30>
 800f326:	0ff0      	lsrs	r0, r6, #31
 800f328:	3801      	subs	r0, #1
 800f32a:	ea55 0300 	orrs.w	r3, r5, r0
 800f32e:	d104      	bne.n	800f33a <__ieee754_powf+0x116>
 800f330:	ee38 8a48 	vsub.f32	s16, s16, s16
 800f334:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800f338:	e78c      	b.n	800f254 <__ieee754_powf+0x30>
 800f33a:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800f33e:	d96d      	bls.n	800f41c <__ieee754_powf+0x1f8>
 800f340:	4baa      	ldr	r3, [pc, #680]	@ (800f5ec <__ieee754_powf+0x3c8>)
 800f342:	4598      	cmp	r8, r3
 800f344:	d808      	bhi.n	800f358 <__ieee754_powf+0x134>
 800f346:	2c00      	cmp	r4, #0
 800f348:	da0b      	bge.n	800f362 <__ieee754_powf+0x13e>
 800f34a:	2000      	movs	r0, #0
 800f34c:	ecbd 8b02 	vpop	{d8}
 800f350:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f354:	f000 bac2 	b.w	800f8dc <__math_oflowf>
 800f358:	4ba5      	ldr	r3, [pc, #660]	@ (800f5f0 <__ieee754_powf+0x3cc>)
 800f35a:	4598      	cmp	r8, r3
 800f35c:	d908      	bls.n	800f370 <__ieee754_powf+0x14c>
 800f35e:	2c00      	cmp	r4, #0
 800f360:	dcf3      	bgt.n	800f34a <__ieee754_powf+0x126>
 800f362:	2000      	movs	r0, #0
 800f364:	ecbd 8b02 	vpop	{d8}
 800f368:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f36c:	f000 bab0 	b.w	800f8d0 <__math_uflowf>
 800f370:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f374:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f378:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800f5f4 <__ieee754_powf+0x3d0>
 800f37c:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800f380:	eee0 6a67 	vfms.f32	s13, s0, s15
 800f384:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f388:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800f38c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f390:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800f5f8 <__ieee754_powf+0x3d4>
 800f394:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f398:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800f5fc <__ieee754_powf+0x3d8>
 800f39c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800f3a0:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800f600 <__ieee754_powf+0x3dc>
 800f3a4:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f3a8:	eeb0 7a67 	vmov.f32	s14, s15
 800f3ac:	eea0 7a26 	vfma.f32	s14, s0, s13
 800f3b0:	ee17 3a10 	vmov	r3, s14
 800f3b4:	f36f 030b 	bfc	r3, #0, #12
 800f3b8:	ee07 3a10 	vmov	s14, r3
 800f3bc:	eeb0 6a47 	vmov.f32	s12, s14
 800f3c0:	eea0 6a66 	vfms.f32	s12, s0, s13
 800f3c4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f3c8:	3d01      	subs	r5, #1
 800f3ca:	4305      	orrs	r5, r0
 800f3cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f3d0:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800f3d4:	f36f 040b 	bfc	r4, #0, #12
 800f3d8:	bf18      	it	ne
 800f3da:	eeb0 8a66 	vmovne.f32	s16, s13
 800f3de:	ee06 4a90 	vmov	s13, r4
 800f3e2:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800f3e6:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800f3ea:	ee67 7a26 	vmul.f32	s15, s14, s13
 800f3ee:	eee6 0a07 	vfma.f32	s1, s12, s14
 800f3f2:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800f3f6:	ee17 1a10 	vmov	r1, s14
 800f3fa:	2900      	cmp	r1, #0
 800f3fc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f400:	f340 80dd 	ble.w	800f5be <__ieee754_powf+0x39a>
 800f404:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800f408:	f240 80ca 	bls.w	800f5a0 <__ieee754_powf+0x37c>
 800f40c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f414:	bf4c      	ite	mi
 800f416:	2001      	movmi	r0, #1
 800f418:	2000      	movpl	r0, #0
 800f41a:	e797      	b.n	800f34c <__ieee754_powf+0x128>
 800f41c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800f420:	bf01      	itttt	eq
 800f422:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800f604 <__ieee754_powf+0x3e0>
 800f426:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800f42a:	f06f 0317 	mvneq.w	r3, #23
 800f42e:	ee17 7a90 	vmoveq	r7, s15
 800f432:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800f436:	bf18      	it	ne
 800f438:	2300      	movne	r3, #0
 800f43a:	3a7f      	subs	r2, #127	@ 0x7f
 800f43c:	441a      	add	r2, r3
 800f43e:	4b72      	ldr	r3, [pc, #456]	@ (800f608 <__ieee754_powf+0x3e4>)
 800f440:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800f444:	429f      	cmp	r7, r3
 800f446:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800f44a:	dd06      	ble.n	800f45a <__ieee754_powf+0x236>
 800f44c:	4b6f      	ldr	r3, [pc, #444]	@ (800f60c <__ieee754_powf+0x3e8>)
 800f44e:	429f      	cmp	r7, r3
 800f450:	f340 80a4 	ble.w	800f59c <__ieee754_powf+0x378>
 800f454:	3201      	adds	r2, #1
 800f456:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800f45a:	2600      	movs	r6, #0
 800f45c:	4b6c      	ldr	r3, [pc, #432]	@ (800f610 <__ieee754_powf+0x3ec>)
 800f45e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800f462:	ee07 1a10 	vmov	s14, r1
 800f466:	edd3 5a00 	vldr	s11, [r3]
 800f46a:	4b6a      	ldr	r3, [pc, #424]	@ (800f614 <__ieee754_powf+0x3f0>)
 800f46c:	ee75 7a87 	vadd.f32	s15, s11, s14
 800f470:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f474:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800f478:	1049      	asrs	r1, r1, #1
 800f47a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800f47e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800f482:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800f486:	ee37 6a65 	vsub.f32	s12, s14, s11
 800f48a:	ee07 1a90 	vmov	s15, r1
 800f48e:	ee26 5a24 	vmul.f32	s10, s12, s9
 800f492:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800f496:	ee15 7a10 	vmov	r7, s10
 800f49a:	401f      	ands	r7, r3
 800f49c:	ee06 7a90 	vmov	s13, r7
 800f4a0:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800f4a4:	ee37 7a65 	vsub.f32	s14, s14, s11
 800f4a8:	ee65 7a05 	vmul.f32	s15, s10, s10
 800f4ac:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800f4b0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800f618 <__ieee754_powf+0x3f4>
 800f4b4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800f61c <__ieee754_powf+0x3f8>
 800f4b8:	eee7 5a87 	vfma.f32	s11, s15, s14
 800f4bc:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800f620 <__ieee754_powf+0x3fc>
 800f4c0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800f4c4:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800f5f4 <__ieee754_powf+0x3d0>
 800f4c8:	eee7 5a27 	vfma.f32	s11, s14, s15
 800f4cc:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800f624 <__ieee754_powf+0x400>
 800f4d0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800f4d4:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800f628 <__ieee754_powf+0x404>
 800f4d8:	ee26 6a24 	vmul.f32	s12, s12, s9
 800f4dc:	eee7 5a27 	vfma.f32	s11, s14, s15
 800f4e0:	ee35 7a26 	vadd.f32	s14, s10, s13
 800f4e4:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800f4e8:	ee27 7a06 	vmul.f32	s14, s14, s12
 800f4ec:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800f4f0:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800f4f4:	eef0 5a67 	vmov.f32	s11, s15
 800f4f8:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800f4fc:	ee75 5a87 	vadd.f32	s11, s11, s14
 800f500:	ee15 1a90 	vmov	r1, s11
 800f504:	4019      	ands	r1, r3
 800f506:	ee05 1a90 	vmov	s11, r1
 800f50a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800f50e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800f512:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f516:	ee67 7a85 	vmul.f32	s15, s15, s10
 800f51a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800f51e:	eeb0 6a67 	vmov.f32	s12, s15
 800f522:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800f526:	ee16 1a10 	vmov	r1, s12
 800f52a:	4019      	ands	r1, r3
 800f52c:	ee06 1a10 	vmov	s12, r1
 800f530:	eeb0 7a46 	vmov.f32	s14, s12
 800f534:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800f538:	493c      	ldr	r1, [pc, #240]	@ (800f62c <__ieee754_powf+0x408>)
 800f53a:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800f53e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f542:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800f630 <__ieee754_powf+0x40c>
 800f546:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800f634 <__ieee754_powf+0x410>
 800f54a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f54e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800f638 <__ieee754_powf+0x414>
 800f552:	eee6 7a07 	vfma.f32	s15, s12, s14
 800f556:	ed91 7a00 	vldr	s14, [r1]
 800f55a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f55e:	ee07 2a10 	vmov	s14, r2
 800f562:	4a36      	ldr	r2, [pc, #216]	@ (800f63c <__ieee754_powf+0x418>)
 800f564:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800f568:	eeb0 7a67 	vmov.f32	s14, s15
 800f56c:	eea6 7a25 	vfma.f32	s14, s12, s11
 800f570:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800f574:	ed92 5a00 	vldr	s10, [r2]
 800f578:	ee37 7a05 	vadd.f32	s14, s14, s10
 800f57c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800f580:	ee17 2a10 	vmov	r2, s14
 800f584:	401a      	ands	r2, r3
 800f586:	ee07 2a10 	vmov	s14, r2
 800f58a:	ee77 6a66 	vsub.f32	s13, s14, s13
 800f58e:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800f592:	eee6 6a65 	vfms.f32	s13, s12, s11
 800f596:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f59a:	e715      	b.n	800f3c8 <__ieee754_powf+0x1a4>
 800f59c:	2601      	movs	r6, #1
 800f59e:	e75d      	b.n	800f45c <__ieee754_powf+0x238>
 800f5a0:	d152      	bne.n	800f648 <__ieee754_powf+0x424>
 800f5a2:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800f640 <__ieee754_powf+0x41c>
 800f5a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f5aa:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800f5ae:	eef4 6ac7 	vcmpe.f32	s13, s14
 800f5b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5b6:	f73f af29 	bgt.w	800f40c <__ieee754_powf+0x1e8>
 800f5ba:	2386      	movs	r3, #134	@ 0x86
 800f5bc:	e048      	b.n	800f650 <__ieee754_powf+0x42c>
 800f5be:	4a21      	ldr	r2, [pc, #132]	@ (800f644 <__ieee754_powf+0x420>)
 800f5c0:	4293      	cmp	r3, r2
 800f5c2:	d907      	bls.n	800f5d4 <__ieee754_powf+0x3b0>
 800f5c4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f5c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5cc:	bf4c      	ite	mi
 800f5ce:	2001      	movmi	r0, #1
 800f5d0:	2000      	movpl	r0, #0
 800f5d2:	e6c7      	b.n	800f364 <__ieee754_powf+0x140>
 800f5d4:	d138      	bne.n	800f648 <__ieee754_powf+0x424>
 800f5d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f5da:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800f5de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5e2:	dbea      	blt.n	800f5ba <__ieee754_powf+0x396>
 800f5e4:	e7ee      	b.n	800f5c4 <__ieee754_powf+0x3a0>
 800f5e6:	bf00      	nop
 800f5e8:	00000000 	.word	0x00000000
 800f5ec:	3f7ffff3 	.word	0x3f7ffff3
 800f5f0:	3f800007 	.word	0x3f800007
 800f5f4:	3eaaaaab 	.word	0x3eaaaaab
 800f5f8:	3fb8aa00 	.word	0x3fb8aa00
 800f5fc:	3fb8aa3b 	.word	0x3fb8aa3b
 800f600:	36eca570 	.word	0x36eca570
 800f604:	4b800000 	.word	0x4b800000
 800f608:	001cc471 	.word	0x001cc471
 800f60c:	005db3d6 	.word	0x005db3d6
 800f610:	080153fc 	.word	0x080153fc
 800f614:	fffff000 	.word	0xfffff000
 800f618:	3e6c3255 	.word	0x3e6c3255
 800f61c:	3e53f142 	.word	0x3e53f142
 800f620:	3e8ba305 	.word	0x3e8ba305
 800f624:	3edb6db7 	.word	0x3edb6db7
 800f628:	3f19999a 	.word	0x3f19999a
 800f62c:	080153ec 	.word	0x080153ec
 800f630:	3f76384f 	.word	0x3f76384f
 800f634:	3f763800 	.word	0x3f763800
 800f638:	369dc3a0 	.word	0x369dc3a0
 800f63c:	080153f4 	.word	0x080153f4
 800f640:	3338aa3c 	.word	0x3338aa3c
 800f644:	43160000 	.word	0x43160000
 800f648:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800f64c:	d96f      	bls.n	800f72e <__ieee754_powf+0x50a>
 800f64e:	15db      	asrs	r3, r3, #23
 800f650:	3b7e      	subs	r3, #126	@ 0x7e
 800f652:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800f656:	4118      	asrs	r0, r3
 800f658:	4408      	add	r0, r1
 800f65a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800f65e:	4a4e      	ldr	r2, [pc, #312]	@ (800f798 <__ieee754_powf+0x574>)
 800f660:	3b7f      	subs	r3, #127	@ 0x7f
 800f662:	411a      	asrs	r2, r3
 800f664:	4002      	ands	r2, r0
 800f666:	ee07 2a10 	vmov	s14, r2
 800f66a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800f66e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800f672:	f1c3 0317 	rsb	r3, r3, #23
 800f676:	4118      	asrs	r0, r3
 800f678:	2900      	cmp	r1, #0
 800f67a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f67e:	bfb8      	it	lt
 800f680:	4240      	neglt	r0, r0
 800f682:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800f686:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800f79c <__ieee754_powf+0x578>
 800f68a:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800f7a0 <__ieee754_powf+0x57c>
 800f68e:	ee16 3a90 	vmov	r3, s13
 800f692:	f36f 030b 	bfc	r3, #0, #12
 800f696:	ee06 3a90 	vmov	s13, r3
 800f69a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f69e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f6a2:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800f6a6:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800f7a4 <__ieee754_powf+0x580>
 800f6aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f6ae:	eee0 7a87 	vfma.f32	s15, s1, s14
 800f6b2:	eeb0 7a67 	vmov.f32	s14, s15
 800f6b6:	eea6 7a86 	vfma.f32	s14, s13, s12
 800f6ba:	eef0 5a47 	vmov.f32	s11, s14
 800f6be:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800f6c2:	ee67 6a07 	vmul.f32	s13, s14, s14
 800f6c6:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800f6ca:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800f7a8 <__ieee754_powf+0x584>
 800f6ce:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800f7ac <__ieee754_powf+0x588>
 800f6d2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800f6d6:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800f7b0 <__ieee754_powf+0x58c>
 800f6da:	eee6 5a26 	vfma.f32	s11, s12, s13
 800f6de:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800f7b4 <__ieee754_powf+0x590>
 800f6e2:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800f6e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f7b8 <__ieee754_powf+0x594>
 800f6ea:	eee6 5a26 	vfma.f32	s11, s12, s13
 800f6ee:	eeb0 6a47 	vmov.f32	s12, s14
 800f6f2:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800f6f6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800f6fa:	ee67 5a06 	vmul.f32	s11, s14, s12
 800f6fe:	ee36 6a66 	vsub.f32	s12, s12, s13
 800f702:	eee7 7a27 	vfma.f32	s15, s14, s15
 800f706:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800f70a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f70e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f712:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f716:	ee10 3a10 	vmov	r3, s0
 800f71a:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800f71e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f722:	da06      	bge.n	800f732 <__ieee754_powf+0x50e>
 800f724:	f000 f854 	bl	800f7d0 <scalbnf>
 800f728:	ee20 0a08 	vmul.f32	s0, s0, s16
 800f72c:	e592      	b.n	800f254 <__ieee754_powf+0x30>
 800f72e:	2000      	movs	r0, #0
 800f730:	e7a7      	b.n	800f682 <__ieee754_powf+0x45e>
 800f732:	ee00 3a10 	vmov	s0, r3
 800f736:	e7f7      	b.n	800f728 <__ieee754_powf+0x504>
 800f738:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f73c:	e58a      	b.n	800f254 <__ieee754_powf+0x30>
 800f73e:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800f7bc <__ieee754_powf+0x598>
 800f742:	e587      	b.n	800f254 <__ieee754_powf+0x30>
 800f744:	eeb0 0a48 	vmov.f32	s0, s16
 800f748:	e584      	b.n	800f254 <__ieee754_powf+0x30>
 800f74a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f74e:	f43f adbb 	beq.w	800f2c8 <__ieee754_powf+0xa4>
 800f752:	2502      	movs	r5, #2
 800f754:	eeb0 0a48 	vmov.f32	s0, s16
 800f758:	f000 f832 	bl	800f7c0 <fabsf>
 800f75c:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800f760:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800f764:	4647      	mov	r7, r8
 800f766:	d003      	beq.n	800f770 <__ieee754_powf+0x54c>
 800f768:	f1b8 0f00 	cmp.w	r8, #0
 800f76c:	f47f addb 	bne.w	800f326 <__ieee754_powf+0x102>
 800f770:	2c00      	cmp	r4, #0
 800f772:	bfbc      	itt	lt
 800f774:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800f778:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800f77c:	2e00      	cmp	r6, #0
 800f77e:	f6bf ad69 	bge.w	800f254 <__ieee754_powf+0x30>
 800f782:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800f786:	ea58 0805 	orrs.w	r8, r8, r5
 800f78a:	f47f adc7 	bne.w	800f31c <__ieee754_powf+0xf8>
 800f78e:	ee70 7a40 	vsub.f32	s15, s0, s0
 800f792:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800f796:	e55d      	b.n	800f254 <__ieee754_powf+0x30>
 800f798:	ff800000 	.word	0xff800000
 800f79c:	3f317218 	.word	0x3f317218
 800f7a0:	3f317200 	.word	0x3f317200
 800f7a4:	35bfbe8c 	.word	0x35bfbe8c
 800f7a8:	b5ddea0e 	.word	0xb5ddea0e
 800f7ac:	3331bb4c 	.word	0x3331bb4c
 800f7b0:	388ab355 	.word	0x388ab355
 800f7b4:	bb360b61 	.word	0xbb360b61
 800f7b8:	3e2aaaab 	.word	0x3e2aaaab
 800f7bc:	00000000 	.word	0x00000000

0800f7c0 <fabsf>:
 800f7c0:	ee10 3a10 	vmov	r3, s0
 800f7c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f7c8:	ee00 3a10 	vmov	s0, r3
 800f7cc:	4770      	bx	lr
	...

0800f7d0 <scalbnf>:
 800f7d0:	ee10 3a10 	vmov	r3, s0
 800f7d4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f7d8:	d02b      	beq.n	800f832 <scalbnf+0x62>
 800f7da:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f7de:	d302      	bcc.n	800f7e6 <scalbnf+0x16>
 800f7e0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f7e4:	4770      	bx	lr
 800f7e6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f7ea:	d123      	bne.n	800f834 <scalbnf+0x64>
 800f7ec:	4b24      	ldr	r3, [pc, #144]	@ (800f880 <scalbnf+0xb0>)
 800f7ee:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800f884 <scalbnf+0xb4>
 800f7f2:	4298      	cmp	r0, r3
 800f7f4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f7f8:	db17      	blt.n	800f82a <scalbnf+0x5a>
 800f7fa:	ee10 3a10 	vmov	r3, s0
 800f7fe:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f802:	3a19      	subs	r2, #25
 800f804:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800f808:	4288      	cmp	r0, r1
 800f80a:	dd15      	ble.n	800f838 <scalbnf+0x68>
 800f80c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f888 <scalbnf+0xb8>
 800f810:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800f88c <scalbnf+0xbc>
 800f814:	ee10 3a10 	vmov	r3, s0
 800f818:	eeb0 7a67 	vmov.f32	s14, s15
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	bfb8      	it	lt
 800f820:	eef0 7a66 	vmovlt.f32	s15, s13
 800f824:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f828:	4770      	bx	lr
 800f82a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f890 <scalbnf+0xc0>
 800f82e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f832:	4770      	bx	lr
 800f834:	0dd2      	lsrs	r2, r2, #23
 800f836:	e7e5      	b.n	800f804 <scalbnf+0x34>
 800f838:	4410      	add	r0, r2
 800f83a:	28fe      	cmp	r0, #254	@ 0xfe
 800f83c:	dce6      	bgt.n	800f80c <scalbnf+0x3c>
 800f83e:	2800      	cmp	r0, #0
 800f840:	dd06      	ble.n	800f850 <scalbnf+0x80>
 800f842:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f846:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f84a:	ee00 3a10 	vmov	s0, r3
 800f84e:	4770      	bx	lr
 800f850:	f110 0f16 	cmn.w	r0, #22
 800f854:	da09      	bge.n	800f86a <scalbnf+0x9a>
 800f856:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800f890 <scalbnf+0xc0>
 800f85a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800f894 <scalbnf+0xc4>
 800f85e:	ee10 3a10 	vmov	r3, s0
 800f862:	eeb0 7a67 	vmov.f32	s14, s15
 800f866:	2b00      	cmp	r3, #0
 800f868:	e7d9      	b.n	800f81e <scalbnf+0x4e>
 800f86a:	3019      	adds	r0, #25
 800f86c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f870:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f874:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f898 <scalbnf+0xc8>
 800f878:	ee07 3a90 	vmov	s15, r3
 800f87c:	e7d7      	b.n	800f82e <scalbnf+0x5e>
 800f87e:	bf00      	nop
 800f880:	ffff3cb0 	.word	0xffff3cb0
 800f884:	4c000000 	.word	0x4c000000
 800f888:	7149f2ca 	.word	0x7149f2ca
 800f88c:	f149f2ca 	.word	0xf149f2ca
 800f890:	0da24260 	.word	0x0da24260
 800f894:	8da24260 	.word	0x8da24260
 800f898:	33000000 	.word	0x33000000

0800f89c <with_errnof>:
 800f89c:	b510      	push	{r4, lr}
 800f89e:	ed2d 8b02 	vpush	{d8}
 800f8a2:	eeb0 8a40 	vmov.f32	s16, s0
 800f8a6:	4604      	mov	r4, r0
 800f8a8:	f001 f81c 	bl	80108e4 <__errno>
 800f8ac:	eeb0 0a48 	vmov.f32	s0, s16
 800f8b0:	ecbd 8b02 	vpop	{d8}
 800f8b4:	6004      	str	r4, [r0, #0]
 800f8b6:	bd10      	pop	{r4, pc}

0800f8b8 <xflowf>:
 800f8b8:	b130      	cbz	r0, 800f8c8 <xflowf+0x10>
 800f8ba:	eef1 7a40 	vneg.f32	s15, s0
 800f8be:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f8c2:	2022      	movs	r0, #34	@ 0x22
 800f8c4:	f7ff bfea 	b.w	800f89c <with_errnof>
 800f8c8:	eef0 7a40 	vmov.f32	s15, s0
 800f8cc:	e7f7      	b.n	800f8be <xflowf+0x6>
	...

0800f8d0 <__math_uflowf>:
 800f8d0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f8d8 <__math_uflowf+0x8>
 800f8d4:	f7ff bff0 	b.w	800f8b8 <xflowf>
 800f8d8:	10000000 	.word	0x10000000

0800f8dc <__math_oflowf>:
 800f8dc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f8e4 <__math_oflowf+0x8>
 800f8e0:	f7ff bfea 	b.w	800f8b8 <xflowf>
 800f8e4:	70000000 	.word	0x70000000

0800f8e8 <__ieee754_sqrtf>:
 800f8e8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f8ec:	4770      	bx	lr

0800f8ee <abort>:
 800f8ee:	b508      	push	{r3, lr}
 800f8f0:	2006      	movs	r0, #6
 800f8f2:	f000 ff23 	bl	801073c <raise>
 800f8f6:	2001      	movs	r0, #1
 800f8f8:	f7f7 fb50 	bl	8006f9c <_exit>

0800f8fc <malloc>:
 800f8fc:	4b02      	ldr	r3, [pc, #8]	@ (800f908 <malloc+0xc>)
 800f8fe:	4601      	mov	r1, r0
 800f900:	6818      	ldr	r0, [r3, #0]
 800f902:	f000 b82d 	b.w	800f960 <_malloc_r>
 800f906:	bf00      	nop
 800f908:	20000058 	.word	0x20000058

0800f90c <free>:
 800f90c:	4b02      	ldr	r3, [pc, #8]	@ (800f918 <free+0xc>)
 800f90e:	4601      	mov	r1, r0
 800f910:	6818      	ldr	r0, [r3, #0]
 800f912:	f001 be7d 	b.w	8011610 <_free_r>
 800f916:	bf00      	nop
 800f918:	20000058 	.word	0x20000058

0800f91c <sbrk_aligned>:
 800f91c:	b570      	push	{r4, r5, r6, lr}
 800f91e:	4e0f      	ldr	r6, [pc, #60]	@ (800f95c <sbrk_aligned+0x40>)
 800f920:	460c      	mov	r4, r1
 800f922:	6831      	ldr	r1, [r6, #0]
 800f924:	4605      	mov	r5, r0
 800f926:	b911      	cbnz	r1, 800f92e <sbrk_aligned+0x12>
 800f928:	f000 ffba 	bl	80108a0 <_sbrk_r>
 800f92c:	6030      	str	r0, [r6, #0]
 800f92e:	4621      	mov	r1, r4
 800f930:	4628      	mov	r0, r5
 800f932:	f000 ffb5 	bl	80108a0 <_sbrk_r>
 800f936:	1c43      	adds	r3, r0, #1
 800f938:	d103      	bne.n	800f942 <sbrk_aligned+0x26>
 800f93a:	f04f 34ff 	mov.w	r4, #4294967295
 800f93e:	4620      	mov	r0, r4
 800f940:	bd70      	pop	{r4, r5, r6, pc}
 800f942:	1cc4      	adds	r4, r0, #3
 800f944:	f024 0403 	bic.w	r4, r4, #3
 800f948:	42a0      	cmp	r0, r4
 800f94a:	d0f8      	beq.n	800f93e <sbrk_aligned+0x22>
 800f94c:	1a21      	subs	r1, r4, r0
 800f94e:	4628      	mov	r0, r5
 800f950:	f000 ffa6 	bl	80108a0 <_sbrk_r>
 800f954:	3001      	adds	r0, #1
 800f956:	d1f2      	bne.n	800f93e <sbrk_aligned+0x22>
 800f958:	e7ef      	b.n	800f93a <sbrk_aligned+0x1e>
 800f95a:	bf00      	nop
 800f95c:	2000703c 	.word	0x2000703c

0800f960 <_malloc_r>:
 800f960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f964:	1ccd      	adds	r5, r1, #3
 800f966:	f025 0503 	bic.w	r5, r5, #3
 800f96a:	3508      	adds	r5, #8
 800f96c:	2d0c      	cmp	r5, #12
 800f96e:	bf38      	it	cc
 800f970:	250c      	movcc	r5, #12
 800f972:	2d00      	cmp	r5, #0
 800f974:	4606      	mov	r6, r0
 800f976:	db01      	blt.n	800f97c <_malloc_r+0x1c>
 800f978:	42a9      	cmp	r1, r5
 800f97a:	d904      	bls.n	800f986 <_malloc_r+0x26>
 800f97c:	230c      	movs	r3, #12
 800f97e:	6033      	str	r3, [r6, #0]
 800f980:	2000      	movs	r0, #0
 800f982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f986:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fa5c <_malloc_r+0xfc>
 800f98a:	f000 f869 	bl	800fa60 <__malloc_lock>
 800f98e:	f8d8 3000 	ldr.w	r3, [r8]
 800f992:	461c      	mov	r4, r3
 800f994:	bb44      	cbnz	r4, 800f9e8 <_malloc_r+0x88>
 800f996:	4629      	mov	r1, r5
 800f998:	4630      	mov	r0, r6
 800f99a:	f7ff ffbf 	bl	800f91c <sbrk_aligned>
 800f99e:	1c43      	adds	r3, r0, #1
 800f9a0:	4604      	mov	r4, r0
 800f9a2:	d158      	bne.n	800fa56 <_malloc_r+0xf6>
 800f9a4:	f8d8 4000 	ldr.w	r4, [r8]
 800f9a8:	4627      	mov	r7, r4
 800f9aa:	2f00      	cmp	r7, #0
 800f9ac:	d143      	bne.n	800fa36 <_malloc_r+0xd6>
 800f9ae:	2c00      	cmp	r4, #0
 800f9b0:	d04b      	beq.n	800fa4a <_malloc_r+0xea>
 800f9b2:	6823      	ldr	r3, [r4, #0]
 800f9b4:	4639      	mov	r1, r7
 800f9b6:	4630      	mov	r0, r6
 800f9b8:	eb04 0903 	add.w	r9, r4, r3
 800f9bc:	f000 ff70 	bl	80108a0 <_sbrk_r>
 800f9c0:	4581      	cmp	r9, r0
 800f9c2:	d142      	bne.n	800fa4a <_malloc_r+0xea>
 800f9c4:	6821      	ldr	r1, [r4, #0]
 800f9c6:	1a6d      	subs	r5, r5, r1
 800f9c8:	4629      	mov	r1, r5
 800f9ca:	4630      	mov	r0, r6
 800f9cc:	f7ff ffa6 	bl	800f91c <sbrk_aligned>
 800f9d0:	3001      	adds	r0, #1
 800f9d2:	d03a      	beq.n	800fa4a <_malloc_r+0xea>
 800f9d4:	6823      	ldr	r3, [r4, #0]
 800f9d6:	442b      	add	r3, r5
 800f9d8:	6023      	str	r3, [r4, #0]
 800f9da:	f8d8 3000 	ldr.w	r3, [r8]
 800f9de:	685a      	ldr	r2, [r3, #4]
 800f9e0:	bb62      	cbnz	r2, 800fa3c <_malloc_r+0xdc>
 800f9e2:	f8c8 7000 	str.w	r7, [r8]
 800f9e6:	e00f      	b.n	800fa08 <_malloc_r+0xa8>
 800f9e8:	6822      	ldr	r2, [r4, #0]
 800f9ea:	1b52      	subs	r2, r2, r5
 800f9ec:	d420      	bmi.n	800fa30 <_malloc_r+0xd0>
 800f9ee:	2a0b      	cmp	r2, #11
 800f9f0:	d917      	bls.n	800fa22 <_malloc_r+0xc2>
 800f9f2:	1961      	adds	r1, r4, r5
 800f9f4:	42a3      	cmp	r3, r4
 800f9f6:	6025      	str	r5, [r4, #0]
 800f9f8:	bf18      	it	ne
 800f9fa:	6059      	strne	r1, [r3, #4]
 800f9fc:	6863      	ldr	r3, [r4, #4]
 800f9fe:	bf08      	it	eq
 800fa00:	f8c8 1000 	streq.w	r1, [r8]
 800fa04:	5162      	str	r2, [r4, r5]
 800fa06:	604b      	str	r3, [r1, #4]
 800fa08:	4630      	mov	r0, r6
 800fa0a:	f000 f82f 	bl	800fa6c <__malloc_unlock>
 800fa0e:	f104 000b 	add.w	r0, r4, #11
 800fa12:	1d23      	adds	r3, r4, #4
 800fa14:	f020 0007 	bic.w	r0, r0, #7
 800fa18:	1ac2      	subs	r2, r0, r3
 800fa1a:	bf1c      	itt	ne
 800fa1c:	1a1b      	subne	r3, r3, r0
 800fa1e:	50a3      	strne	r3, [r4, r2]
 800fa20:	e7af      	b.n	800f982 <_malloc_r+0x22>
 800fa22:	6862      	ldr	r2, [r4, #4]
 800fa24:	42a3      	cmp	r3, r4
 800fa26:	bf0c      	ite	eq
 800fa28:	f8c8 2000 	streq.w	r2, [r8]
 800fa2c:	605a      	strne	r2, [r3, #4]
 800fa2e:	e7eb      	b.n	800fa08 <_malloc_r+0xa8>
 800fa30:	4623      	mov	r3, r4
 800fa32:	6864      	ldr	r4, [r4, #4]
 800fa34:	e7ae      	b.n	800f994 <_malloc_r+0x34>
 800fa36:	463c      	mov	r4, r7
 800fa38:	687f      	ldr	r7, [r7, #4]
 800fa3a:	e7b6      	b.n	800f9aa <_malloc_r+0x4a>
 800fa3c:	461a      	mov	r2, r3
 800fa3e:	685b      	ldr	r3, [r3, #4]
 800fa40:	42a3      	cmp	r3, r4
 800fa42:	d1fb      	bne.n	800fa3c <_malloc_r+0xdc>
 800fa44:	2300      	movs	r3, #0
 800fa46:	6053      	str	r3, [r2, #4]
 800fa48:	e7de      	b.n	800fa08 <_malloc_r+0xa8>
 800fa4a:	230c      	movs	r3, #12
 800fa4c:	6033      	str	r3, [r6, #0]
 800fa4e:	4630      	mov	r0, r6
 800fa50:	f000 f80c 	bl	800fa6c <__malloc_unlock>
 800fa54:	e794      	b.n	800f980 <_malloc_r+0x20>
 800fa56:	6005      	str	r5, [r0, #0]
 800fa58:	e7d6      	b.n	800fa08 <_malloc_r+0xa8>
 800fa5a:	bf00      	nop
 800fa5c:	20007040 	.word	0x20007040

0800fa60 <__malloc_lock>:
 800fa60:	4801      	ldr	r0, [pc, #4]	@ (800fa68 <__malloc_lock+0x8>)
 800fa62:	f000 bf6a 	b.w	801093a <__retarget_lock_acquire_recursive>
 800fa66:	bf00      	nop
 800fa68:	20007184 	.word	0x20007184

0800fa6c <__malloc_unlock>:
 800fa6c:	4801      	ldr	r0, [pc, #4]	@ (800fa74 <__malloc_unlock+0x8>)
 800fa6e:	f000 bf65 	b.w	801093c <__retarget_lock_release_recursive>
 800fa72:	bf00      	nop
 800fa74:	20007184 	.word	0x20007184

0800fa78 <__cvt>:
 800fa78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fa7c:	ec57 6b10 	vmov	r6, r7, d0
 800fa80:	2f00      	cmp	r7, #0
 800fa82:	460c      	mov	r4, r1
 800fa84:	4619      	mov	r1, r3
 800fa86:	463b      	mov	r3, r7
 800fa88:	bfbb      	ittet	lt
 800fa8a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800fa8e:	461f      	movlt	r7, r3
 800fa90:	2300      	movge	r3, #0
 800fa92:	232d      	movlt	r3, #45	@ 0x2d
 800fa94:	700b      	strb	r3, [r1, #0]
 800fa96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fa98:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800fa9c:	4691      	mov	r9, r2
 800fa9e:	f023 0820 	bic.w	r8, r3, #32
 800faa2:	bfbc      	itt	lt
 800faa4:	4632      	movlt	r2, r6
 800faa6:	4616      	movlt	r6, r2
 800faa8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800faac:	d005      	beq.n	800faba <__cvt+0x42>
 800faae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800fab2:	d100      	bne.n	800fab6 <__cvt+0x3e>
 800fab4:	3401      	adds	r4, #1
 800fab6:	2102      	movs	r1, #2
 800fab8:	e000      	b.n	800fabc <__cvt+0x44>
 800faba:	2103      	movs	r1, #3
 800fabc:	ab03      	add	r3, sp, #12
 800fabe:	9301      	str	r3, [sp, #4]
 800fac0:	ab02      	add	r3, sp, #8
 800fac2:	9300      	str	r3, [sp, #0]
 800fac4:	ec47 6b10 	vmov	d0, r6, r7
 800fac8:	4653      	mov	r3, sl
 800faca:	4622      	mov	r2, r4
 800facc:	f000 ffd0 	bl	8010a70 <_dtoa_r>
 800fad0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800fad4:	4605      	mov	r5, r0
 800fad6:	d119      	bne.n	800fb0c <__cvt+0x94>
 800fad8:	f019 0f01 	tst.w	r9, #1
 800fadc:	d00e      	beq.n	800fafc <__cvt+0x84>
 800fade:	eb00 0904 	add.w	r9, r0, r4
 800fae2:	2200      	movs	r2, #0
 800fae4:	2300      	movs	r3, #0
 800fae6:	4630      	mov	r0, r6
 800fae8:	4639      	mov	r1, r7
 800faea:	f7f1 f81d 	bl	8000b28 <__aeabi_dcmpeq>
 800faee:	b108      	cbz	r0, 800faf4 <__cvt+0x7c>
 800faf0:	f8cd 900c 	str.w	r9, [sp, #12]
 800faf4:	2230      	movs	r2, #48	@ 0x30
 800faf6:	9b03      	ldr	r3, [sp, #12]
 800faf8:	454b      	cmp	r3, r9
 800fafa:	d31e      	bcc.n	800fb3a <__cvt+0xc2>
 800fafc:	9b03      	ldr	r3, [sp, #12]
 800fafe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fb00:	1b5b      	subs	r3, r3, r5
 800fb02:	4628      	mov	r0, r5
 800fb04:	6013      	str	r3, [r2, #0]
 800fb06:	b004      	add	sp, #16
 800fb08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fb10:	eb00 0904 	add.w	r9, r0, r4
 800fb14:	d1e5      	bne.n	800fae2 <__cvt+0x6a>
 800fb16:	7803      	ldrb	r3, [r0, #0]
 800fb18:	2b30      	cmp	r3, #48	@ 0x30
 800fb1a:	d10a      	bne.n	800fb32 <__cvt+0xba>
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	2300      	movs	r3, #0
 800fb20:	4630      	mov	r0, r6
 800fb22:	4639      	mov	r1, r7
 800fb24:	f7f1 f800 	bl	8000b28 <__aeabi_dcmpeq>
 800fb28:	b918      	cbnz	r0, 800fb32 <__cvt+0xba>
 800fb2a:	f1c4 0401 	rsb	r4, r4, #1
 800fb2e:	f8ca 4000 	str.w	r4, [sl]
 800fb32:	f8da 3000 	ldr.w	r3, [sl]
 800fb36:	4499      	add	r9, r3
 800fb38:	e7d3      	b.n	800fae2 <__cvt+0x6a>
 800fb3a:	1c59      	adds	r1, r3, #1
 800fb3c:	9103      	str	r1, [sp, #12]
 800fb3e:	701a      	strb	r2, [r3, #0]
 800fb40:	e7d9      	b.n	800faf6 <__cvt+0x7e>

0800fb42 <__exponent>:
 800fb42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb44:	2900      	cmp	r1, #0
 800fb46:	bfba      	itte	lt
 800fb48:	4249      	neglt	r1, r1
 800fb4a:	232d      	movlt	r3, #45	@ 0x2d
 800fb4c:	232b      	movge	r3, #43	@ 0x2b
 800fb4e:	2909      	cmp	r1, #9
 800fb50:	7002      	strb	r2, [r0, #0]
 800fb52:	7043      	strb	r3, [r0, #1]
 800fb54:	dd29      	ble.n	800fbaa <__exponent+0x68>
 800fb56:	f10d 0307 	add.w	r3, sp, #7
 800fb5a:	461d      	mov	r5, r3
 800fb5c:	270a      	movs	r7, #10
 800fb5e:	461a      	mov	r2, r3
 800fb60:	fbb1 f6f7 	udiv	r6, r1, r7
 800fb64:	fb07 1416 	mls	r4, r7, r6, r1
 800fb68:	3430      	adds	r4, #48	@ 0x30
 800fb6a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fb6e:	460c      	mov	r4, r1
 800fb70:	2c63      	cmp	r4, #99	@ 0x63
 800fb72:	f103 33ff 	add.w	r3, r3, #4294967295
 800fb76:	4631      	mov	r1, r6
 800fb78:	dcf1      	bgt.n	800fb5e <__exponent+0x1c>
 800fb7a:	3130      	adds	r1, #48	@ 0x30
 800fb7c:	1e94      	subs	r4, r2, #2
 800fb7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fb82:	1c41      	adds	r1, r0, #1
 800fb84:	4623      	mov	r3, r4
 800fb86:	42ab      	cmp	r3, r5
 800fb88:	d30a      	bcc.n	800fba0 <__exponent+0x5e>
 800fb8a:	f10d 0309 	add.w	r3, sp, #9
 800fb8e:	1a9b      	subs	r3, r3, r2
 800fb90:	42ac      	cmp	r4, r5
 800fb92:	bf88      	it	hi
 800fb94:	2300      	movhi	r3, #0
 800fb96:	3302      	adds	r3, #2
 800fb98:	4403      	add	r3, r0
 800fb9a:	1a18      	subs	r0, r3, r0
 800fb9c:	b003      	add	sp, #12
 800fb9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fba0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800fba4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800fba8:	e7ed      	b.n	800fb86 <__exponent+0x44>
 800fbaa:	2330      	movs	r3, #48	@ 0x30
 800fbac:	3130      	adds	r1, #48	@ 0x30
 800fbae:	7083      	strb	r3, [r0, #2]
 800fbb0:	70c1      	strb	r1, [r0, #3]
 800fbb2:	1d03      	adds	r3, r0, #4
 800fbb4:	e7f1      	b.n	800fb9a <__exponent+0x58>
	...

0800fbb8 <_printf_float>:
 800fbb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbbc:	b08d      	sub	sp, #52	@ 0x34
 800fbbe:	460c      	mov	r4, r1
 800fbc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fbc4:	4616      	mov	r6, r2
 800fbc6:	461f      	mov	r7, r3
 800fbc8:	4605      	mov	r5, r0
 800fbca:	f000 fdbf 	bl	801074c <_localeconv_r>
 800fbce:	6803      	ldr	r3, [r0, #0]
 800fbd0:	9304      	str	r3, [sp, #16]
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	f7f0 fb7c 	bl	80002d0 <strlen>
 800fbd8:	2300      	movs	r3, #0
 800fbda:	930a      	str	r3, [sp, #40]	@ 0x28
 800fbdc:	f8d8 3000 	ldr.w	r3, [r8]
 800fbe0:	9005      	str	r0, [sp, #20]
 800fbe2:	3307      	adds	r3, #7
 800fbe4:	f023 0307 	bic.w	r3, r3, #7
 800fbe8:	f103 0208 	add.w	r2, r3, #8
 800fbec:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fbf0:	f8d4 b000 	ldr.w	fp, [r4]
 800fbf4:	f8c8 2000 	str.w	r2, [r8]
 800fbf8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fbfc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800fc00:	9307      	str	r3, [sp, #28]
 800fc02:	f8cd 8018 	str.w	r8, [sp, #24]
 800fc06:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800fc0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc0e:	4b9c      	ldr	r3, [pc, #624]	@ (800fe80 <_printf_float+0x2c8>)
 800fc10:	f04f 32ff 	mov.w	r2, #4294967295
 800fc14:	f7f0 ffba 	bl	8000b8c <__aeabi_dcmpun>
 800fc18:	bb70      	cbnz	r0, 800fc78 <_printf_float+0xc0>
 800fc1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc1e:	4b98      	ldr	r3, [pc, #608]	@ (800fe80 <_printf_float+0x2c8>)
 800fc20:	f04f 32ff 	mov.w	r2, #4294967295
 800fc24:	f7f0 ff94 	bl	8000b50 <__aeabi_dcmple>
 800fc28:	bb30      	cbnz	r0, 800fc78 <_printf_float+0xc0>
 800fc2a:	2200      	movs	r2, #0
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	4640      	mov	r0, r8
 800fc30:	4649      	mov	r1, r9
 800fc32:	f7f0 ff83 	bl	8000b3c <__aeabi_dcmplt>
 800fc36:	b110      	cbz	r0, 800fc3e <_printf_float+0x86>
 800fc38:	232d      	movs	r3, #45	@ 0x2d
 800fc3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fc3e:	4a91      	ldr	r2, [pc, #580]	@ (800fe84 <_printf_float+0x2cc>)
 800fc40:	4b91      	ldr	r3, [pc, #580]	@ (800fe88 <_printf_float+0x2d0>)
 800fc42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fc46:	bf8c      	ite	hi
 800fc48:	4690      	movhi	r8, r2
 800fc4a:	4698      	movls	r8, r3
 800fc4c:	2303      	movs	r3, #3
 800fc4e:	6123      	str	r3, [r4, #16]
 800fc50:	f02b 0304 	bic.w	r3, fp, #4
 800fc54:	6023      	str	r3, [r4, #0]
 800fc56:	f04f 0900 	mov.w	r9, #0
 800fc5a:	9700      	str	r7, [sp, #0]
 800fc5c:	4633      	mov	r3, r6
 800fc5e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fc60:	4621      	mov	r1, r4
 800fc62:	4628      	mov	r0, r5
 800fc64:	f000 f9d2 	bl	801000c <_printf_common>
 800fc68:	3001      	adds	r0, #1
 800fc6a:	f040 808d 	bne.w	800fd88 <_printf_float+0x1d0>
 800fc6e:	f04f 30ff 	mov.w	r0, #4294967295
 800fc72:	b00d      	add	sp, #52	@ 0x34
 800fc74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc78:	4642      	mov	r2, r8
 800fc7a:	464b      	mov	r3, r9
 800fc7c:	4640      	mov	r0, r8
 800fc7e:	4649      	mov	r1, r9
 800fc80:	f7f0 ff84 	bl	8000b8c <__aeabi_dcmpun>
 800fc84:	b140      	cbz	r0, 800fc98 <_printf_float+0xe0>
 800fc86:	464b      	mov	r3, r9
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	bfbc      	itt	lt
 800fc8c:	232d      	movlt	r3, #45	@ 0x2d
 800fc8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fc92:	4a7e      	ldr	r2, [pc, #504]	@ (800fe8c <_printf_float+0x2d4>)
 800fc94:	4b7e      	ldr	r3, [pc, #504]	@ (800fe90 <_printf_float+0x2d8>)
 800fc96:	e7d4      	b.n	800fc42 <_printf_float+0x8a>
 800fc98:	6863      	ldr	r3, [r4, #4]
 800fc9a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800fc9e:	9206      	str	r2, [sp, #24]
 800fca0:	1c5a      	adds	r2, r3, #1
 800fca2:	d13b      	bne.n	800fd1c <_printf_float+0x164>
 800fca4:	2306      	movs	r3, #6
 800fca6:	6063      	str	r3, [r4, #4]
 800fca8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800fcac:	2300      	movs	r3, #0
 800fcae:	6022      	str	r2, [r4, #0]
 800fcb0:	9303      	str	r3, [sp, #12]
 800fcb2:	ab0a      	add	r3, sp, #40	@ 0x28
 800fcb4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800fcb8:	ab09      	add	r3, sp, #36	@ 0x24
 800fcba:	9300      	str	r3, [sp, #0]
 800fcbc:	6861      	ldr	r1, [r4, #4]
 800fcbe:	ec49 8b10 	vmov	d0, r8, r9
 800fcc2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fcc6:	4628      	mov	r0, r5
 800fcc8:	f7ff fed6 	bl	800fa78 <__cvt>
 800fccc:	9b06      	ldr	r3, [sp, #24]
 800fcce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fcd0:	2b47      	cmp	r3, #71	@ 0x47
 800fcd2:	4680      	mov	r8, r0
 800fcd4:	d129      	bne.n	800fd2a <_printf_float+0x172>
 800fcd6:	1cc8      	adds	r0, r1, #3
 800fcd8:	db02      	blt.n	800fce0 <_printf_float+0x128>
 800fcda:	6863      	ldr	r3, [r4, #4]
 800fcdc:	4299      	cmp	r1, r3
 800fcde:	dd41      	ble.n	800fd64 <_printf_float+0x1ac>
 800fce0:	f1aa 0a02 	sub.w	sl, sl, #2
 800fce4:	fa5f fa8a 	uxtb.w	sl, sl
 800fce8:	3901      	subs	r1, #1
 800fcea:	4652      	mov	r2, sl
 800fcec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fcf0:	9109      	str	r1, [sp, #36]	@ 0x24
 800fcf2:	f7ff ff26 	bl	800fb42 <__exponent>
 800fcf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fcf8:	1813      	adds	r3, r2, r0
 800fcfa:	2a01      	cmp	r2, #1
 800fcfc:	4681      	mov	r9, r0
 800fcfe:	6123      	str	r3, [r4, #16]
 800fd00:	dc02      	bgt.n	800fd08 <_printf_float+0x150>
 800fd02:	6822      	ldr	r2, [r4, #0]
 800fd04:	07d2      	lsls	r2, r2, #31
 800fd06:	d501      	bpl.n	800fd0c <_printf_float+0x154>
 800fd08:	3301      	adds	r3, #1
 800fd0a:	6123      	str	r3, [r4, #16]
 800fd0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d0a2      	beq.n	800fc5a <_printf_float+0xa2>
 800fd14:	232d      	movs	r3, #45	@ 0x2d
 800fd16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fd1a:	e79e      	b.n	800fc5a <_printf_float+0xa2>
 800fd1c:	9a06      	ldr	r2, [sp, #24]
 800fd1e:	2a47      	cmp	r2, #71	@ 0x47
 800fd20:	d1c2      	bne.n	800fca8 <_printf_float+0xf0>
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d1c0      	bne.n	800fca8 <_printf_float+0xf0>
 800fd26:	2301      	movs	r3, #1
 800fd28:	e7bd      	b.n	800fca6 <_printf_float+0xee>
 800fd2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fd2e:	d9db      	bls.n	800fce8 <_printf_float+0x130>
 800fd30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800fd34:	d118      	bne.n	800fd68 <_printf_float+0x1b0>
 800fd36:	2900      	cmp	r1, #0
 800fd38:	6863      	ldr	r3, [r4, #4]
 800fd3a:	dd0b      	ble.n	800fd54 <_printf_float+0x19c>
 800fd3c:	6121      	str	r1, [r4, #16]
 800fd3e:	b913      	cbnz	r3, 800fd46 <_printf_float+0x18e>
 800fd40:	6822      	ldr	r2, [r4, #0]
 800fd42:	07d0      	lsls	r0, r2, #31
 800fd44:	d502      	bpl.n	800fd4c <_printf_float+0x194>
 800fd46:	3301      	adds	r3, #1
 800fd48:	440b      	add	r3, r1
 800fd4a:	6123      	str	r3, [r4, #16]
 800fd4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fd4e:	f04f 0900 	mov.w	r9, #0
 800fd52:	e7db      	b.n	800fd0c <_printf_float+0x154>
 800fd54:	b913      	cbnz	r3, 800fd5c <_printf_float+0x1a4>
 800fd56:	6822      	ldr	r2, [r4, #0]
 800fd58:	07d2      	lsls	r2, r2, #31
 800fd5a:	d501      	bpl.n	800fd60 <_printf_float+0x1a8>
 800fd5c:	3302      	adds	r3, #2
 800fd5e:	e7f4      	b.n	800fd4a <_printf_float+0x192>
 800fd60:	2301      	movs	r3, #1
 800fd62:	e7f2      	b.n	800fd4a <_printf_float+0x192>
 800fd64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fd68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd6a:	4299      	cmp	r1, r3
 800fd6c:	db05      	blt.n	800fd7a <_printf_float+0x1c2>
 800fd6e:	6823      	ldr	r3, [r4, #0]
 800fd70:	6121      	str	r1, [r4, #16]
 800fd72:	07d8      	lsls	r0, r3, #31
 800fd74:	d5ea      	bpl.n	800fd4c <_printf_float+0x194>
 800fd76:	1c4b      	adds	r3, r1, #1
 800fd78:	e7e7      	b.n	800fd4a <_printf_float+0x192>
 800fd7a:	2900      	cmp	r1, #0
 800fd7c:	bfd4      	ite	le
 800fd7e:	f1c1 0202 	rsble	r2, r1, #2
 800fd82:	2201      	movgt	r2, #1
 800fd84:	4413      	add	r3, r2
 800fd86:	e7e0      	b.n	800fd4a <_printf_float+0x192>
 800fd88:	6823      	ldr	r3, [r4, #0]
 800fd8a:	055a      	lsls	r2, r3, #21
 800fd8c:	d407      	bmi.n	800fd9e <_printf_float+0x1e6>
 800fd8e:	6923      	ldr	r3, [r4, #16]
 800fd90:	4642      	mov	r2, r8
 800fd92:	4631      	mov	r1, r6
 800fd94:	4628      	mov	r0, r5
 800fd96:	47b8      	blx	r7
 800fd98:	3001      	adds	r0, #1
 800fd9a:	d12b      	bne.n	800fdf4 <_printf_float+0x23c>
 800fd9c:	e767      	b.n	800fc6e <_printf_float+0xb6>
 800fd9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fda2:	f240 80dd 	bls.w	800ff60 <_printf_float+0x3a8>
 800fda6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fdaa:	2200      	movs	r2, #0
 800fdac:	2300      	movs	r3, #0
 800fdae:	f7f0 febb 	bl	8000b28 <__aeabi_dcmpeq>
 800fdb2:	2800      	cmp	r0, #0
 800fdb4:	d033      	beq.n	800fe1e <_printf_float+0x266>
 800fdb6:	4a37      	ldr	r2, [pc, #220]	@ (800fe94 <_printf_float+0x2dc>)
 800fdb8:	2301      	movs	r3, #1
 800fdba:	4631      	mov	r1, r6
 800fdbc:	4628      	mov	r0, r5
 800fdbe:	47b8      	blx	r7
 800fdc0:	3001      	adds	r0, #1
 800fdc2:	f43f af54 	beq.w	800fc6e <_printf_float+0xb6>
 800fdc6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fdca:	4543      	cmp	r3, r8
 800fdcc:	db02      	blt.n	800fdd4 <_printf_float+0x21c>
 800fdce:	6823      	ldr	r3, [r4, #0]
 800fdd0:	07d8      	lsls	r0, r3, #31
 800fdd2:	d50f      	bpl.n	800fdf4 <_printf_float+0x23c>
 800fdd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fdd8:	4631      	mov	r1, r6
 800fdda:	4628      	mov	r0, r5
 800fddc:	47b8      	blx	r7
 800fdde:	3001      	adds	r0, #1
 800fde0:	f43f af45 	beq.w	800fc6e <_printf_float+0xb6>
 800fde4:	f04f 0900 	mov.w	r9, #0
 800fde8:	f108 38ff 	add.w	r8, r8, #4294967295
 800fdec:	f104 0a1a 	add.w	sl, r4, #26
 800fdf0:	45c8      	cmp	r8, r9
 800fdf2:	dc09      	bgt.n	800fe08 <_printf_float+0x250>
 800fdf4:	6823      	ldr	r3, [r4, #0]
 800fdf6:	079b      	lsls	r3, r3, #30
 800fdf8:	f100 8103 	bmi.w	8010002 <_printf_float+0x44a>
 800fdfc:	68e0      	ldr	r0, [r4, #12]
 800fdfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fe00:	4298      	cmp	r0, r3
 800fe02:	bfb8      	it	lt
 800fe04:	4618      	movlt	r0, r3
 800fe06:	e734      	b.n	800fc72 <_printf_float+0xba>
 800fe08:	2301      	movs	r3, #1
 800fe0a:	4652      	mov	r2, sl
 800fe0c:	4631      	mov	r1, r6
 800fe0e:	4628      	mov	r0, r5
 800fe10:	47b8      	blx	r7
 800fe12:	3001      	adds	r0, #1
 800fe14:	f43f af2b 	beq.w	800fc6e <_printf_float+0xb6>
 800fe18:	f109 0901 	add.w	r9, r9, #1
 800fe1c:	e7e8      	b.n	800fdf0 <_printf_float+0x238>
 800fe1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	dc39      	bgt.n	800fe98 <_printf_float+0x2e0>
 800fe24:	4a1b      	ldr	r2, [pc, #108]	@ (800fe94 <_printf_float+0x2dc>)
 800fe26:	2301      	movs	r3, #1
 800fe28:	4631      	mov	r1, r6
 800fe2a:	4628      	mov	r0, r5
 800fe2c:	47b8      	blx	r7
 800fe2e:	3001      	adds	r0, #1
 800fe30:	f43f af1d 	beq.w	800fc6e <_printf_float+0xb6>
 800fe34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fe38:	ea59 0303 	orrs.w	r3, r9, r3
 800fe3c:	d102      	bne.n	800fe44 <_printf_float+0x28c>
 800fe3e:	6823      	ldr	r3, [r4, #0]
 800fe40:	07d9      	lsls	r1, r3, #31
 800fe42:	d5d7      	bpl.n	800fdf4 <_printf_float+0x23c>
 800fe44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe48:	4631      	mov	r1, r6
 800fe4a:	4628      	mov	r0, r5
 800fe4c:	47b8      	blx	r7
 800fe4e:	3001      	adds	r0, #1
 800fe50:	f43f af0d 	beq.w	800fc6e <_printf_float+0xb6>
 800fe54:	f04f 0a00 	mov.w	sl, #0
 800fe58:	f104 0b1a 	add.w	fp, r4, #26
 800fe5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe5e:	425b      	negs	r3, r3
 800fe60:	4553      	cmp	r3, sl
 800fe62:	dc01      	bgt.n	800fe68 <_printf_float+0x2b0>
 800fe64:	464b      	mov	r3, r9
 800fe66:	e793      	b.n	800fd90 <_printf_float+0x1d8>
 800fe68:	2301      	movs	r3, #1
 800fe6a:	465a      	mov	r2, fp
 800fe6c:	4631      	mov	r1, r6
 800fe6e:	4628      	mov	r0, r5
 800fe70:	47b8      	blx	r7
 800fe72:	3001      	adds	r0, #1
 800fe74:	f43f aefb 	beq.w	800fc6e <_printf_float+0xb6>
 800fe78:	f10a 0a01 	add.w	sl, sl, #1
 800fe7c:	e7ee      	b.n	800fe5c <_printf_float+0x2a4>
 800fe7e:	bf00      	nop
 800fe80:	7fefffff 	.word	0x7fefffff
 800fe84:	08015408 	.word	0x08015408
 800fe88:	08015404 	.word	0x08015404
 800fe8c:	08015410 	.word	0x08015410
 800fe90:	0801540c 	.word	0x0801540c
 800fe94:	08015414 	.word	0x08015414
 800fe98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fe9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fe9e:	4553      	cmp	r3, sl
 800fea0:	bfa8      	it	ge
 800fea2:	4653      	movge	r3, sl
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	4699      	mov	r9, r3
 800fea8:	dc36      	bgt.n	800ff18 <_printf_float+0x360>
 800feaa:	f04f 0b00 	mov.w	fp, #0
 800feae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800feb2:	f104 021a 	add.w	r2, r4, #26
 800feb6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800feb8:	9306      	str	r3, [sp, #24]
 800feba:	eba3 0309 	sub.w	r3, r3, r9
 800febe:	455b      	cmp	r3, fp
 800fec0:	dc31      	bgt.n	800ff26 <_printf_float+0x36e>
 800fec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fec4:	459a      	cmp	sl, r3
 800fec6:	dc3a      	bgt.n	800ff3e <_printf_float+0x386>
 800fec8:	6823      	ldr	r3, [r4, #0]
 800feca:	07da      	lsls	r2, r3, #31
 800fecc:	d437      	bmi.n	800ff3e <_printf_float+0x386>
 800fece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fed0:	ebaa 0903 	sub.w	r9, sl, r3
 800fed4:	9b06      	ldr	r3, [sp, #24]
 800fed6:	ebaa 0303 	sub.w	r3, sl, r3
 800feda:	4599      	cmp	r9, r3
 800fedc:	bfa8      	it	ge
 800fede:	4699      	movge	r9, r3
 800fee0:	f1b9 0f00 	cmp.w	r9, #0
 800fee4:	dc33      	bgt.n	800ff4e <_printf_float+0x396>
 800fee6:	f04f 0800 	mov.w	r8, #0
 800feea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800feee:	f104 0b1a 	add.w	fp, r4, #26
 800fef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fef4:	ebaa 0303 	sub.w	r3, sl, r3
 800fef8:	eba3 0309 	sub.w	r3, r3, r9
 800fefc:	4543      	cmp	r3, r8
 800fefe:	f77f af79 	ble.w	800fdf4 <_printf_float+0x23c>
 800ff02:	2301      	movs	r3, #1
 800ff04:	465a      	mov	r2, fp
 800ff06:	4631      	mov	r1, r6
 800ff08:	4628      	mov	r0, r5
 800ff0a:	47b8      	blx	r7
 800ff0c:	3001      	adds	r0, #1
 800ff0e:	f43f aeae 	beq.w	800fc6e <_printf_float+0xb6>
 800ff12:	f108 0801 	add.w	r8, r8, #1
 800ff16:	e7ec      	b.n	800fef2 <_printf_float+0x33a>
 800ff18:	4642      	mov	r2, r8
 800ff1a:	4631      	mov	r1, r6
 800ff1c:	4628      	mov	r0, r5
 800ff1e:	47b8      	blx	r7
 800ff20:	3001      	adds	r0, #1
 800ff22:	d1c2      	bne.n	800feaa <_printf_float+0x2f2>
 800ff24:	e6a3      	b.n	800fc6e <_printf_float+0xb6>
 800ff26:	2301      	movs	r3, #1
 800ff28:	4631      	mov	r1, r6
 800ff2a:	4628      	mov	r0, r5
 800ff2c:	9206      	str	r2, [sp, #24]
 800ff2e:	47b8      	blx	r7
 800ff30:	3001      	adds	r0, #1
 800ff32:	f43f ae9c 	beq.w	800fc6e <_printf_float+0xb6>
 800ff36:	9a06      	ldr	r2, [sp, #24]
 800ff38:	f10b 0b01 	add.w	fp, fp, #1
 800ff3c:	e7bb      	b.n	800feb6 <_printf_float+0x2fe>
 800ff3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff42:	4631      	mov	r1, r6
 800ff44:	4628      	mov	r0, r5
 800ff46:	47b8      	blx	r7
 800ff48:	3001      	adds	r0, #1
 800ff4a:	d1c0      	bne.n	800fece <_printf_float+0x316>
 800ff4c:	e68f      	b.n	800fc6e <_printf_float+0xb6>
 800ff4e:	9a06      	ldr	r2, [sp, #24]
 800ff50:	464b      	mov	r3, r9
 800ff52:	4442      	add	r2, r8
 800ff54:	4631      	mov	r1, r6
 800ff56:	4628      	mov	r0, r5
 800ff58:	47b8      	blx	r7
 800ff5a:	3001      	adds	r0, #1
 800ff5c:	d1c3      	bne.n	800fee6 <_printf_float+0x32e>
 800ff5e:	e686      	b.n	800fc6e <_printf_float+0xb6>
 800ff60:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ff64:	f1ba 0f01 	cmp.w	sl, #1
 800ff68:	dc01      	bgt.n	800ff6e <_printf_float+0x3b6>
 800ff6a:	07db      	lsls	r3, r3, #31
 800ff6c:	d536      	bpl.n	800ffdc <_printf_float+0x424>
 800ff6e:	2301      	movs	r3, #1
 800ff70:	4642      	mov	r2, r8
 800ff72:	4631      	mov	r1, r6
 800ff74:	4628      	mov	r0, r5
 800ff76:	47b8      	blx	r7
 800ff78:	3001      	adds	r0, #1
 800ff7a:	f43f ae78 	beq.w	800fc6e <_printf_float+0xb6>
 800ff7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff82:	4631      	mov	r1, r6
 800ff84:	4628      	mov	r0, r5
 800ff86:	47b8      	blx	r7
 800ff88:	3001      	adds	r0, #1
 800ff8a:	f43f ae70 	beq.w	800fc6e <_printf_float+0xb6>
 800ff8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ff92:	2200      	movs	r2, #0
 800ff94:	2300      	movs	r3, #0
 800ff96:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ff9a:	f7f0 fdc5 	bl	8000b28 <__aeabi_dcmpeq>
 800ff9e:	b9c0      	cbnz	r0, 800ffd2 <_printf_float+0x41a>
 800ffa0:	4653      	mov	r3, sl
 800ffa2:	f108 0201 	add.w	r2, r8, #1
 800ffa6:	4631      	mov	r1, r6
 800ffa8:	4628      	mov	r0, r5
 800ffaa:	47b8      	blx	r7
 800ffac:	3001      	adds	r0, #1
 800ffae:	d10c      	bne.n	800ffca <_printf_float+0x412>
 800ffb0:	e65d      	b.n	800fc6e <_printf_float+0xb6>
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	465a      	mov	r2, fp
 800ffb6:	4631      	mov	r1, r6
 800ffb8:	4628      	mov	r0, r5
 800ffba:	47b8      	blx	r7
 800ffbc:	3001      	adds	r0, #1
 800ffbe:	f43f ae56 	beq.w	800fc6e <_printf_float+0xb6>
 800ffc2:	f108 0801 	add.w	r8, r8, #1
 800ffc6:	45d0      	cmp	r8, sl
 800ffc8:	dbf3      	blt.n	800ffb2 <_printf_float+0x3fa>
 800ffca:	464b      	mov	r3, r9
 800ffcc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ffd0:	e6df      	b.n	800fd92 <_printf_float+0x1da>
 800ffd2:	f04f 0800 	mov.w	r8, #0
 800ffd6:	f104 0b1a 	add.w	fp, r4, #26
 800ffda:	e7f4      	b.n	800ffc6 <_printf_float+0x40e>
 800ffdc:	2301      	movs	r3, #1
 800ffde:	4642      	mov	r2, r8
 800ffe0:	e7e1      	b.n	800ffa6 <_printf_float+0x3ee>
 800ffe2:	2301      	movs	r3, #1
 800ffe4:	464a      	mov	r2, r9
 800ffe6:	4631      	mov	r1, r6
 800ffe8:	4628      	mov	r0, r5
 800ffea:	47b8      	blx	r7
 800ffec:	3001      	adds	r0, #1
 800ffee:	f43f ae3e 	beq.w	800fc6e <_printf_float+0xb6>
 800fff2:	f108 0801 	add.w	r8, r8, #1
 800fff6:	68e3      	ldr	r3, [r4, #12]
 800fff8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fffa:	1a5b      	subs	r3, r3, r1
 800fffc:	4543      	cmp	r3, r8
 800fffe:	dcf0      	bgt.n	800ffe2 <_printf_float+0x42a>
 8010000:	e6fc      	b.n	800fdfc <_printf_float+0x244>
 8010002:	f04f 0800 	mov.w	r8, #0
 8010006:	f104 0919 	add.w	r9, r4, #25
 801000a:	e7f4      	b.n	800fff6 <_printf_float+0x43e>

0801000c <_printf_common>:
 801000c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010010:	4616      	mov	r6, r2
 8010012:	4698      	mov	r8, r3
 8010014:	688a      	ldr	r2, [r1, #8]
 8010016:	690b      	ldr	r3, [r1, #16]
 8010018:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801001c:	4293      	cmp	r3, r2
 801001e:	bfb8      	it	lt
 8010020:	4613      	movlt	r3, r2
 8010022:	6033      	str	r3, [r6, #0]
 8010024:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010028:	4607      	mov	r7, r0
 801002a:	460c      	mov	r4, r1
 801002c:	b10a      	cbz	r2, 8010032 <_printf_common+0x26>
 801002e:	3301      	adds	r3, #1
 8010030:	6033      	str	r3, [r6, #0]
 8010032:	6823      	ldr	r3, [r4, #0]
 8010034:	0699      	lsls	r1, r3, #26
 8010036:	bf42      	ittt	mi
 8010038:	6833      	ldrmi	r3, [r6, #0]
 801003a:	3302      	addmi	r3, #2
 801003c:	6033      	strmi	r3, [r6, #0]
 801003e:	6825      	ldr	r5, [r4, #0]
 8010040:	f015 0506 	ands.w	r5, r5, #6
 8010044:	d106      	bne.n	8010054 <_printf_common+0x48>
 8010046:	f104 0a19 	add.w	sl, r4, #25
 801004a:	68e3      	ldr	r3, [r4, #12]
 801004c:	6832      	ldr	r2, [r6, #0]
 801004e:	1a9b      	subs	r3, r3, r2
 8010050:	42ab      	cmp	r3, r5
 8010052:	dc26      	bgt.n	80100a2 <_printf_common+0x96>
 8010054:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010058:	6822      	ldr	r2, [r4, #0]
 801005a:	3b00      	subs	r3, #0
 801005c:	bf18      	it	ne
 801005e:	2301      	movne	r3, #1
 8010060:	0692      	lsls	r2, r2, #26
 8010062:	d42b      	bmi.n	80100bc <_printf_common+0xb0>
 8010064:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010068:	4641      	mov	r1, r8
 801006a:	4638      	mov	r0, r7
 801006c:	47c8      	blx	r9
 801006e:	3001      	adds	r0, #1
 8010070:	d01e      	beq.n	80100b0 <_printf_common+0xa4>
 8010072:	6823      	ldr	r3, [r4, #0]
 8010074:	6922      	ldr	r2, [r4, #16]
 8010076:	f003 0306 	and.w	r3, r3, #6
 801007a:	2b04      	cmp	r3, #4
 801007c:	bf02      	ittt	eq
 801007e:	68e5      	ldreq	r5, [r4, #12]
 8010080:	6833      	ldreq	r3, [r6, #0]
 8010082:	1aed      	subeq	r5, r5, r3
 8010084:	68a3      	ldr	r3, [r4, #8]
 8010086:	bf0c      	ite	eq
 8010088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801008c:	2500      	movne	r5, #0
 801008e:	4293      	cmp	r3, r2
 8010090:	bfc4      	itt	gt
 8010092:	1a9b      	subgt	r3, r3, r2
 8010094:	18ed      	addgt	r5, r5, r3
 8010096:	2600      	movs	r6, #0
 8010098:	341a      	adds	r4, #26
 801009a:	42b5      	cmp	r5, r6
 801009c:	d11a      	bne.n	80100d4 <_printf_common+0xc8>
 801009e:	2000      	movs	r0, #0
 80100a0:	e008      	b.n	80100b4 <_printf_common+0xa8>
 80100a2:	2301      	movs	r3, #1
 80100a4:	4652      	mov	r2, sl
 80100a6:	4641      	mov	r1, r8
 80100a8:	4638      	mov	r0, r7
 80100aa:	47c8      	blx	r9
 80100ac:	3001      	adds	r0, #1
 80100ae:	d103      	bne.n	80100b8 <_printf_common+0xac>
 80100b0:	f04f 30ff 	mov.w	r0, #4294967295
 80100b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100b8:	3501      	adds	r5, #1
 80100ba:	e7c6      	b.n	801004a <_printf_common+0x3e>
 80100bc:	18e1      	adds	r1, r4, r3
 80100be:	1c5a      	adds	r2, r3, #1
 80100c0:	2030      	movs	r0, #48	@ 0x30
 80100c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80100c6:	4422      	add	r2, r4
 80100c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80100cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80100d0:	3302      	adds	r3, #2
 80100d2:	e7c7      	b.n	8010064 <_printf_common+0x58>
 80100d4:	2301      	movs	r3, #1
 80100d6:	4622      	mov	r2, r4
 80100d8:	4641      	mov	r1, r8
 80100da:	4638      	mov	r0, r7
 80100dc:	47c8      	blx	r9
 80100de:	3001      	adds	r0, #1
 80100e0:	d0e6      	beq.n	80100b0 <_printf_common+0xa4>
 80100e2:	3601      	adds	r6, #1
 80100e4:	e7d9      	b.n	801009a <_printf_common+0x8e>
	...

080100e8 <_printf_i>:
 80100e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80100ec:	7e0f      	ldrb	r7, [r1, #24]
 80100ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80100f0:	2f78      	cmp	r7, #120	@ 0x78
 80100f2:	4691      	mov	r9, r2
 80100f4:	4680      	mov	r8, r0
 80100f6:	460c      	mov	r4, r1
 80100f8:	469a      	mov	sl, r3
 80100fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80100fe:	d807      	bhi.n	8010110 <_printf_i+0x28>
 8010100:	2f62      	cmp	r7, #98	@ 0x62
 8010102:	d80a      	bhi.n	801011a <_printf_i+0x32>
 8010104:	2f00      	cmp	r7, #0
 8010106:	f000 80d1 	beq.w	80102ac <_printf_i+0x1c4>
 801010a:	2f58      	cmp	r7, #88	@ 0x58
 801010c:	f000 80b8 	beq.w	8010280 <_printf_i+0x198>
 8010110:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010114:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010118:	e03a      	b.n	8010190 <_printf_i+0xa8>
 801011a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801011e:	2b15      	cmp	r3, #21
 8010120:	d8f6      	bhi.n	8010110 <_printf_i+0x28>
 8010122:	a101      	add	r1, pc, #4	@ (adr r1, 8010128 <_printf_i+0x40>)
 8010124:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010128:	08010181 	.word	0x08010181
 801012c:	08010195 	.word	0x08010195
 8010130:	08010111 	.word	0x08010111
 8010134:	08010111 	.word	0x08010111
 8010138:	08010111 	.word	0x08010111
 801013c:	08010111 	.word	0x08010111
 8010140:	08010195 	.word	0x08010195
 8010144:	08010111 	.word	0x08010111
 8010148:	08010111 	.word	0x08010111
 801014c:	08010111 	.word	0x08010111
 8010150:	08010111 	.word	0x08010111
 8010154:	08010293 	.word	0x08010293
 8010158:	080101bf 	.word	0x080101bf
 801015c:	0801024d 	.word	0x0801024d
 8010160:	08010111 	.word	0x08010111
 8010164:	08010111 	.word	0x08010111
 8010168:	080102b5 	.word	0x080102b5
 801016c:	08010111 	.word	0x08010111
 8010170:	080101bf 	.word	0x080101bf
 8010174:	08010111 	.word	0x08010111
 8010178:	08010111 	.word	0x08010111
 801017c:	08010255 	.word	0x08010255
 8010180:	6833      	ldr	r3, [r6, #0]
 8010182:	1d1a      	adds	r2, r3, #4
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	6032      	str	r2, [r6, #0]
 8010188:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801018c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010190:	2301      	movs	r3, #1
 8010192:	e09c      	b.n	80102ce <_printf_i+0x1e6>
 8010194:	6833      	ldr	r3, [r6, #0]
 8010196:	6820      	ldr	r0, [r4, #0]
 8010198:	1d19      	adds	r1, r3, #4
 801019a:	6031      	str	r1, [r6, #0]
 801019c:	0606      	lsls	r6, r0, #24
 801019e:	d501      	bpl.n	80101a4 <_printf_i+0xbc>
 80101a0:	681d      	ldr	r5, [r3, #0]
 80101a2:	e003      	b.n	80101ac <_printf_i+0xc4>
 80101a4:	0645      	lsls	r5, r0, #25
 80101a6:	d5fb      	bpl.n	80101a0 <_printf_i+0xb8>
 80101a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80101ac:	2d00      	cmp	r5, #0
 80101ae:	da03      	bge.n	80101b8 <_printf_i+0xd0>
 80101b0:	232d      	movs	r3, #45	@ 0x2d
 80101b2:	426d      	negs	r5, r5
 80101b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80101b8:	4858      	ldr	r0, [pc, #352]	@ (801031c <_printf_i+0x234>)
 80101ba:	230a      	movs	r3, #10
 80101bc:	e011      	b.n	80101e2 <_printf_i+0xfa>
 80101be:	6821      	ldr	r1, [r4, #0]
 80101c0:	6833      	ldr	r3, [r6, #0]
 80101c2:	0608      	lsls	r0, r1, #24
 80101c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80101c8:	d402      	bmi.n	80101d0 <_printf_i+0xe8>
 80101ca:	0649      	lsls	r1, r1, #25
 80101cc:	bf48      	it	mi
 80101ce:	b2ad      	uxthmi	r5, r5
 80101d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80101d2:	4852      	ldr	r0, [pc, #328]	@ (801031c <_printf_i+0x234>)
 80101d4:	6033      	str	r3, [r6, #0]
 80101d6:	bf14      	ite	ne
 80101d8:	230a      	movne	r3, #10
 80101da:	2308      	moveq	r3, #8
 80101dc:	2100      	movs	r1, #0
 80101de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80101e2:	6866      	ldr	r6, [r4, #4]
 80101e4:	60a6      	str	r6, [r4, #8]
 80101e6:	2e00      	cmp	r6, #0
 80101e8:	db05      	blt.n	80101f6 <_printf_i+0x10e>
 80101ea:	6821      	ldr	r1, [r4, #0]
 80101ec:	432e      	orrs	r6, r5
 80101ee:	f021 0104 	bic.w	r1, r1, #4
 80101f2:	6021      	str	r1, [r4, #0]
 80101f4:	d04b      	beq.n	801028e <_printf_i+0x1a6>
 80101f6:	4616      	mov	r6, r2
 80101f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80101fc:	fb03 5711 	mls	r7, r3, r1, r5
 8010200:	5dc7      	ldrb	r7, [r0, r7]
 8010202:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010206:	462f      	mov	r7, r5
 8010208:	42bb      	cmp	r3, r7
 801020a:	460d      	mov	r5, r1
 801020c:	d9f4      	bls.n	80101f8 <_printf_i+0x110>
 801020e:	2b08      	cmp	r3, #8
 8010210:	d10b      	bne.n	801022a <_printf_i+0x142>
 8010212:	6823      	ldr	r3, [r4, #0]
 8010214:	07df      	lsls	r7, r3, #31
 8010216:	d508      	bpl.n	801022a <_printf_i+0x142>
 8010218:	6923      	ldr	r3, [r4, #16]
 801021a:	6861      	ldr	r1, [r4, #4]
 801021c:	4299      	cmp	r1, r3
 801021e:	bfde      	ittt	le
 8010220:	2330      	movle	r3, #48	@ 0x30
 8010222:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010226:	f106 36ff 	addle.w	r6, r6, #4294967295
 801022a:	1b92      	subs	r2, r2, r6
 801022c:	6122      	str	r2, [r4, #16]
 801022e:	f8cd a000 	str.w	sl, [sp]
 8010232:	464b      	mov	r3, r9
 8010234:	aa03      	add	r2, sp, #12
 8010236:	4621      	mov	r1, r4
 8010238:	4640      	mov	r0, r8
 801023a:	f7ff fee7 	bl	801000c <_printf_common>
 801023e:	3001      	adds	r0, #1
 8010240:	d14a      	bne.n	80102d8 <_printf_i+0x1f0>
 8010242:	f04f 30ff 	mov.w	r0, #4294967295
 8010246:	b004      	add	sp, #16
 8010248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801024c:	6823      	ldr	r3, [r4, #0]
 801024e:	f043 0320 	orr.w	r3, r3, #32
 8010252:	6023      	str	r3, [r4, #0]
 8010254:	4832      	ldr	r0, [pc, #200]	@ (8010320 <_printf_i+0x238>)
 8010256:	2778      	movs	r7, #120	@ 0x78
 8010258:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801025c:	6823      	ldr	r3, [r4, #0]
 801025e:	6831      	ldr	r1, [r6, #0]
 8010260:	061f      	lsls	r7, r3, #24
 8010262:	f851 5b04 	ldr.w	r5, [r1], #4
 8010266:	d402      	bmi.n	801026e <_printf_i+0x186>
 8010268:	065f      	lsls	r7, r3, #25
 801026a:	bf48      	it	mi
 801026c:	b2ad      	uxthmi	r5, r5
 801026e:	6031      	str	r1, [r6, #0]
 8010270:	07d9      	lsls	r1, r3, #31
 8010272:	bf44      	itt	mi
 8010274:	f043 0320 	orrmi.w	r3, r3, #32
 8010278:	6023      	strmi	r3, [r4, #0]
 801027a:	b11d      	cbz	r5, 8010284 <_printf_i+0x19c>
 801027c:	2310      	movs	r3, #16
 801027e:	e7ad      	b.n	80101dc <_printf_i+0xf4>
 8010280:	4826      	ldr	r0, [pc, #152]	@ (801031c <_printf_i+0x234>)
 8010282:	e7e9      	b.n	8010258 <_printf_i+0x170>
 8010284:	6823      	ldr	r3, [r4, #0]
 8010286:	f023 0320 	bic.w	r3, r3, #32
 801028a:	6023      	str	r3, [r4, #0]
 801028c:	e7f6      	b.n	801027c <_printf_i+0x194>
 801028e:	4616      	mov	r6, r2
 8010290:	e7bd      	b.n	801020e <_printf_i+0x126>
 8010292:	6833      	ldr	r3, [r6, #0]
 8010294:	6825      	ldr	r5, [r4, #0]
 8010296:	6961      	ldr	r1, [r4, #20]
 8010298:	1d18      	adds	r0, r3, #4
 801029a:	6030      	str	r0, [r6, #0]
 801029c:	062e      	lsls	r6, r5, #24
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	d501      	bpl.n	80102a6 <_printf_i+0x1be>
 80102a2:	6019      	str	r1, [r3, #0]
 80102a4:	e002      	b.n	80102ac <_printf_i+0x1c4>
 80102a6:	0668      	lsls	r0, r5, #25
 80102a8:	d5fb      	bpl.n	80102a2 <_printf_i+0x1ba>
 80102aa:	8019      	strh	r1, [r3, #0]
 80102ac:	2300      	movs	r3, #0
 80102ae:	6123      	str	r3, [r4, #16]
 80102b0:	4616      	mov	r6, r2
 80102b2:	e7bc      	b.n	801022e <_printf_i+0x146>
 80102b4:	6833      	ldr	r3, [r6, #0]
 80102b6:	1d1a      	adds	r2, r3, #4
 80102b8:	6032      	str	r2, [r6, #0]
 80102ba:	681e      	ldr	r6, [r3, #0]
 80102bc:	6862      	ldr	r2, [r4, #4]
 80102be:	2100      	movs	r1, #0
 80102c0:	4630      	mov	r0, r6
 80102c2:	f7ef ffb5 	bl	8000230 <memchr>
 80102c6:	b108      	cbz	r0, 80102cc <_printf_i+0x1e4>
 80102c8:	1b80      	subs	r0, r0, r6
 80102ca:	6060      	str	r0, [r4, #4]
 80102cc:	6863      	ldr	r3, [r4, #4]
 80102ce:	6123      	str	r3, [r4, #16]
 80102d0:	2300      	movs	r3, #0
 80102d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80102d6:	e7aa      	b.n	801022e <_printf_i+0x146>
 80102d8:	6923      	ldr	r3, [r4, #16]
 80102da:	4632      	mov	r2, r6
 80102dc:	4649      	mov	r1, r9
 80102de:	4640      	mov	r0, r8
 80102e0:	47d0      	blx	sl
 80102e2:	3001      	adds	r0, #1
 80102e4:	d0ad      	beq.n	8010242 <_printf_i+0x15a>
 80102e6:	6823      	ldr	r3, [r4, #0]
 80102e8:	079b      	lsls	r3, r3, #30
 80102ea:	d413      	bmi.n	8010314 <_printf_i+0x22c>
 80102ec:	68e0      	ldr	r0, [r4, #12]
 80102ee:	9b03      	ldr	r3, [sp, #12]
 80102f0:	4298      	cmp	r0, r3
 80102f2:	bfb8      	it	lt
 80102f4:	4618      	movlt	r0, r3
 80102f6:	e7a6      	b.n	8010246 <_printf_i+0x15e>
 80102f8:	2301      	movs	r3, #1
 80102fa:	4632      	mov	r2, r6
 80102fc:	4649      	mov	r1, r9
 80102fe:	4640      	mov	r0, r8
 8010300:	47d0      	blx	sl
 8010302:	3001      	adds	r0, #1
 8010304:	d09d      	beq.n	8010242 <_printf_i+0x15a>
 8010306:	3501      	adds	r5, #1
 8010308:	68e3      	ldr	r3, [r4, #12]
 801030a:	9903      	ldr	r1, [sp, #12]
 801030c:	1a5b      	subs	r3, r3, r1
 801030e:	42ab      	cmp	r3, r5
 8010310:	dcf2      	bgt.n	80102f8 <_printf_i+0x210>
 8010312:	e7eb      	b.n	80102ec <_printf_i+0x204>
 8010314:	2500      	movs	r5, #0
 8010316:	f104 0619 	add.w	r6, r4, #25
 801031a:	e7f5      	b.n	8010308 <_printf_i+0x220>
 801031c:	08015416 	.word	0x08015416
 8010320:	08015427 	.word	0x08015427

08010324 <std>:
 8010324:	2300      	movs	r3, #0
 8010326:	b510      	push	{r4, lr}
 8010328:	4604      	mov	r4, r0
 801032a:	e9c0 3300 	strd	r3, r3, [r0]
 801032e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010332:	6083      	str	r3, [r0, #8]
 8010334:	8181      	strh	r1, [r0, #12]
 8010336:	6643      	str	r3, [r0, #100]	@ 0x64
 8010338:	81c2      	strh	r2, [r0, #14]
 801033a:	6183      	str	r3, [r0, #24]
 801033c:	4619      	mov	r1, r3
 801033e:	2208      	movs	r2, #8
 8010340:	305c      	adds	r0, #92	@ 0x5c
 8010342:	f000 f9b5 	bl	80106b0 <memset>
 8010346:	4b0d      	ldr	r3, [pc, #52]	@ (801037c <std+0x58>)
 8010348:	6263      	str	r3, [r4, #36]	@ 0x24
 801034a:	4b0d      	ldr	r3, [pc, #52]	@ (8010380 <std+0x5c>)
 801034c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801034e:	4b0d      	ldr	r3, [pc, #52]	@ (8010384 <std+0x60>)
 8010350:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010352:	4b0d      	ldr	r3, [pc, #52]	@ (8010388 <std+0x64>)
 8010354:	6323      	str	r3, [r4, #48]	@ 0x30
 8010356:	4b0d      	ldr	r3, [pc, #52]	@ (801038c <std+0x68>)
 8010358:	6224      	str	r4, [r4, #32]
 801035a:	429c      	cmp	r4, r3
 801035c:	d006      	beq.n	801036c <std+0x48>
 801035e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010362:	4294      	cmp	r4, r2
 8010364:	d002      	beq.n	801036c <std+0x48>
 8010366:	33d0      	adds	r3, #208	@ 0xd0
 8010368:	429c      	cmp	r4, r3
 801036a:	d105      	bne.n	8010378 <std+0x54>
 801036c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010374:	f000 bae0 	b.w	8010938 <__retarget_lock_init_recursive>
 8010378:	bd10      	pop	{r4, pc}
 801037a:	bf00      	nop
 801037c:	0801057d 	.word	0x0801057d
 8010380:	0801059f 	.word	0x0801059f
 8010384:	080105d7 	.word	0x080105d7
 8010388:	080105fb 	.word	0x080105fb
 801038c:	20007044 	.word	0x20007044

08010390 <stdio_exit_handler>:
 8010390:	4a02      	ldr	r2, [pc, #8]	@ (801039c <stdio_exit_handler+0xc>)
 8010392:	4903      	ldr	r1, [pc, #12]	@ (80103a0 <stdio_exit_handler+0x10>)
 8010394:	4803      	ldr	r0, [pc, #12]	@ (80103a4 <stdio_exit_handler+0x14>)
 8010396:	f000 b869 	b.w	801046c <_fwalk_sglue>
 801039a:	bf00      	nop
 801039c:	2000004c 	.word	0x2000004c
 80103a0:	080123d5 	.word	0x080123d5
 80103a4:	2000005c 	.word	0x2000005c

080103a8 <cleanup_stdio>:
 80103a8:	6841      	ldr	r1, [r0, #4]
 80103aa:	4b0c      	ldr	r3, [pc, #48]	@ (80103dc <cleanup_stdio+0x34>)
 80103ac:	4299      	cmp	r1, r3
 80103ae:	b510      	push	{r4, lr}
 80103b0:	4604      	mov	r4, r0
 80103b2:	d001      	beq.n	80103b8 <cleanup_stdio+0x10>
 80103b4:	f002 f80e 	bl	80123d4 <_fflush_r>
 80103b8:	68a1      	ldr	r1, [r4, #8]
 80103ba:	4b09      	ldr	r3, [pc, #36]	@ (80103e0 <cleanup_stdio+0x38>)
 80103bc:	4299      	cmp	r1, r3
 80103be:	d002      	beq.n	80103c6 <cleanup_stdio+0x1e>
 80103c0:	4620      	mov	r0, r4
 80103c2:	f002 f807 	bl	80123d4 <_fflush_r>
 80103c6:	68e1      	ldr	r1, [r4, #12]
 80103c8:	4b06      	ldr	r3, [pc, #24]	@ (80103e4 <cleanup_stdio+0x3c>)
 80103ca:	4299      	cmp	r1, r3
 80103cc:	d004      	beq.n	80103d8 <cleanup_stdio+0x30>
 80103ce:	4620      	mov	r0, r4
 80103d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103d4:	f001 bffe 	b.w	80123d4 <_fflush_r>
 80103d8:	bd10      	pop	{r4, pc}
 80103da:	bf00      	nop
 80103dc:	20007044 	.word	0x20007044
 80103e0:	200070ac 	.word	0x200070ac
 80103e4:	20007114 	.word	0x20007114

080103e8 <global_stdio_init.part.0>:
 80103e8:	b510      	push	{r4, lr}
 80103ea:	4b0b      	ldr	r3, [pc, #44]	@ (8010418 <global_stdio_init.part.0+0x30>)
 80103ec:	4c0b      	ldr	r4, [pc, #44]	@ (801041c <global_stdio_init.part.0+0x34>)
 80103ee:	4a0c      	ldr	r2, [pc, #48]	@ (8010420 <global_stdio_init.part.0+0x38>)
 80103f0:	601a      	str	r2, [r3, #0]
 80103f2:	4620      	mov	r0, r4
 80103f4:	2200      	movs	r2, #0
 80103f6:	2104      	movs	r1, #4
 80103f8:	f7ff ff94 	bl	8010324 <std>
 80103fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010400:	2201      	movs	r2, #1
 8010402:	2109      	movs	r1, #9
 8010404:	f7ff ff8e 	bl	8010324 <std>
 8010408:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801040c:	2202      	movs	r2, #2
 801040e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010412:	2112      	movs	r1, #18
 8010414:	f7ff bf86 	b.w	8010324 <std>
 8010418:	2000717c 	.word	0x2000717c
 801041c:	20007044 	.word	0x20007044
 8010420:	08010391 	.word	0x08010391

08010424 <__sfp_lock_acquire>:
 8010424:	4801      	ldr	r0, [pc, #4]	@ (801042c <__sfp_lock_acquire+0x8>)
 8010426:	f000 ba88 	b.w	801093a <__retarget_lock_acquire_recursive>
 801042a:	bf00      	nop
 801042c:	20007185 	.word	0x20007185

08010430 <__sfp_lock_release>:
 8010430:	4801      	ldr	r0, [pc, #4]	@ (8010438 <__sfp_lock_release+0x8>)
 8010432:	f000 ba83 	b.w	801093c <__retarget_lock_release_recursive>
 8010436:	bf00      	nop
 8010438:	20007185 	.word	0x20007185

0801043c <__sinit>:
 801043c:	b510      	push	{r4, lr}
 801043e:	4604      	mov	r4, r0
 8010440:	f7ff fff0 	bl	8010424 <__sfp_lock_acquire>
 8010444:	6a23      	ldr	r3, [r4, #32]
 8010446:	b11b      	cbz	r3, 8010450 <__sinit+0x14>
 8010448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801044c:	f7ff bff0 	b.w	8010430 <__sfp_lock_release>
 8010450:	4b04      	ldr	r3, [pc, #16]	@ (8010464 <__sinit+0x28>)
 8010452:	6223      	str	r3, [r4, #32]
 8010454:	4b04      	ldr	r3, [pc, #16]	@ (8010468 <__sinit+0x2c>)
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	2b00      	cmp	r3, #0
 801045a:	d1f5      	bne.n	8010448 <__sinit+0xc>
 801045c:	f7ff ffc4 	bl	80103e8 <global_stdio_init.part.0>
 8010460:	e7f2      	b.n	8010448 <__sinit+0xc>
 8010462:	bf00      	nop
 8010464:	080103a9 	.word	0x080103a9
 8010468:	2000717c 	.word	0x2000717c

0801046c <_fwalk_sglue>:
 801046c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010470:	4607      	mov	r7, r0
 8010472:	4688      	mov	r8, r1
 8010474:	4614      	mov	r4, r2
 8010476:	2600      	movs	r6, #0
 8010478:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801047c:	f1b9 0901 	subs.w	r9, r9, #1
 8010480:	d505      	bpl.n	801048e <_fwalk_sglue+0x22>
 8010482:	6824      	ldr	r4, [r4, #0]
 8010484:	2c00      	cmp	r4, #0
 8010486:	d1f7      	bne.n	8010478 <_fwalk_sglue+0xc>
 8010488:	4630      	mov	r0, r6
 801048a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801048e:	89ab      	ldrh	r3, [r5, #12]
 8010490:	2b01      	cmp	r3, #1
 8010492:	d907      	bls.n	80104a4 <_fwalk_sglue+0x38>
 8010494:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010498:	3301      	adds	r3, #1
 801049a:	d003      	beq.n	80104a4 <_fwalk_sglue+0x38>
 801049c:	4629      	mov	r1, r5
 801049e:	4638      	mov	r0, r7
 80104a0:	47c0      	blx	r8
 80104a2:	4306      	orrs	r6, r0
 80104a4:	3568      	adds	r5, #104	@ 0x68
 80104a6:	e7e9      	b.n	801047c <_fwalk_sglue+0x10>

080104a8 <iprintf>:
 80104a8:	b40f      	push	{r0, r1, r2, r3}
 80104aa:	b507      	push	{r0, r1, r2, lr}
 80104ac:	4906      	ldr	r1, [pc, #24]	@ (80104c8 <iprintf+0x20>)
 80104ae:	ab04      	add	r3, sp, #16
 80104b0:	6808      	ldr	r0, [r1, #0]
 80104b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80104b6:	6881      	ldr	r1, [r0, #8]
 80104b8:	9301      	str	r3, [sp, #4]
 80104ba:	f001 fdef 	bl	801209c <_vfiprintf_r>
 80104be:	b003      	add	sp, #12
 80104c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80104c4:	b004      	add	sp, #16
 80104c6:	4770      	bx	lr
 80104c8:	20000058 	.word	0x20000058

080104cc <sniprintf>:
 80104cc:	b40c      	push	{r2, r3}
 80104ce:	b530      	push	{r4, r5, lr}
 80104d0:	4b18      	ldr	r3, [pc, #96]	@ (8010534 <sniprintf+0x68>)
 80104d2:	1e0c      	subs	r4, r1, #0
 80104d4:	681d      	ldr	r5, [r3, #0]
 80104d6:	b09d      	sub	sp, #116	@ 0x74
 80104d8:	da08      	bge.n	80104ec <sniprintf+0x20>
 80104da:	238b      	movs	r3, #139	@ 0x8b
 80104dc:	602b      	str	r3, [r5, #0]
 80104de:	f04f 30ff 	mov.w	r0, #4294967295
 80104e2:	b01d      	add	sp, #116	@ 0x74
 80104e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80104e8:	b002      	add	sp, #8
 80104ea:	4770      	bx	lr
 80104ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80104f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80104f4:	f04f 0300 	mov.w	r3, #0
 80104f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80104fa:	bf14      	ite	ne
 80104fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010500:	4623      	moveq	r3, r4
 8010502:	9304      	str	r3, [sp, #16]
 8010504:	9307      	str	r3, [sp, #28]
 8010506:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801050a:	9002      	str	r0, [sp, #8]
 801050c:	9006      	str	r0, [sp, #24]
 801050e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010512:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010514:	ab21      	add	r3, sp, #132	@ 0x84
 8010516:	a902      	add	r1, sp, #8
 8010518:	4628      	mov	r0, r5
 801051a:	9301      	str	r3, [sp, #4]
 801051c:	f001 fc98 	bl	8011e50 <_svfiprintf_r>
 8010520:	1c43      	adds	r3, r0, #1
 8010522:	bfbc      	itt	lt
 8010524:	238b      	movlt	r3, #139	@ 0x8b
 8010526:	602b      	strlt	r3, [r5, #0]
 8010528:	2c00      	cmp	r4, #0
 801052a:	d0da      	beq.n	80104e2 <sniprintf+0x16>
 801052c:	9b02      	ldr	r3, [sp, #8]
 801052e:	2200      	movs	r2, #0
 8010530:	701a      	strb	r2, [r3, #0]
 8010532:	e7d6      	b.n	80104e2 <sniprintf+0x16>
 8010534:	20000058 	.word	0x20000058

08010538 <siprintf>:
 8010538:	b40e      	push	{r1, r2, r3}
 801053a:	b510      	push	{r4, lr}
 801053c:	b09d      	sub	sp, #116	@ 0x74
 801053e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010540:	9002      	str	r0, [sp, #8]
 8010542:	9006      	str	r0, [sp, #24]
 8010544:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010548:	480a      	ldr	r0, [pc, #40]	@ (8010574 <siprintf+0x3c>)
 801054a:	9107      	str	r1, [sp, #28]
 801054c:	9104      	str	r1, [sp, #16]
 801054e:	490a      	ldr	r1, [pc, #40]	@ (8010578 <siprintf+0x40>)
 8010550:	f853 2b04 	ldr.w	r2, [r3], #4
 8010554:	9105      	str	r1, [sp, #20]
 8010556:	2400      	movs	r4, #0
 8010558:	a902      	add	r1, sp, #8
 801055a:	6800      	ldr	r0, [r0, #0]
 801055c:	9301      	str	r3, [sp, #4]
 801055e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010560:	f001 fc76 	bl	8011e50 <_svfiprintf_r>
 8010564:	9b02      	ldr	r3, [sp, #8]
 8010566:	701c      	strb	r4, [r3, #0]
 8010568:	b01d      	add	sp, #116	@ 0x74
 801056a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801056e:	b003      	add	sp, #12
 8010570:	4770      	bx	lr
 8010572:	bf00      	nop
 8010574:	20000058 	.word	0x20000058
 8010578:	ffff0208 	.word	0xffff0208

0801057c <__sread>:
 801057c:	b510      	push	{r4, lr}
 801057e:	460c      	mov	r4, r1
 8010580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010584:	f000 f966 	bl	8010854 <_read_r>
 8010588:	2800      	cmp	r0, #0
 801058a:	bfab      	itete	ge
 801058c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801058e:	89a3      	ldrhlt	r3, [r4, #12]
 8010590:	181b      	addge	r3, r3, r0
 8010592:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010596:	bfac      	ite	ge
 8010598:	6563      	strge	r3, [r4, #84]	@ 0x54
 801059a:	81a3      	strhlt	r3, [r4, #12]
 801059c:	bd10      	pop	{r4, pc}

0801059e <__swrite>:
 801059e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105a2:	461f      	mov	r7, r3
 80105a4:	898b      	ldrh	r3, [r1, #12]
 80105a6:	05db      	lsls	r3, r3, #23
 80105a8:	4605      	mov	r5, r0
 80105aa:	460c      	mov	r4, r1
 80105ac:	4616      	mov	r6, r2
 80105ae:	d505      	bpl.n	80105bc <__swrite+0x1e>
 80105b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105b4:	2302      	movs	r3, #2
 80105b6:	2200      	movs	r2, #0
 80105b8:	f000 f93a 	bl	8010830 <_lseek_r>
 80105bc:	89a3      	ldrh	r3, [r4, #12]
 80105be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80105c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80105c6:	81a3      	strh	r3, [r4, #12]
 80105c8:	4632      	mov	r2, r6
 80105ca:	463b      	mov	r3, r7
 80105cc:	4628      	mov	r0, r5
 80105ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80105d2:	f000 b975 	b.w	80108c0 <_write_r>

080105d6 <__sseek>:
 80105d6:	b510      	push	{r4, lr}
 80105d8:	460c      	mov	r4, r1
 80105da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105de:	f000 f927 	bl	8010830 <_lseek_r>
 80105e2:	1c43      	adds	r3, r0, #1
 80105e4:	89a3      	ldrh	r3, [r4, #12]
 80105e6:	bf15      	itete	ne
 80105e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80105ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80105ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80105f2:	81a3      	strheq	r3, [r4, #12]
 80105f4:	bf18      	it	ne
 80105f6:	81a3      	strhne	r3, [r4, #12]
 80105f8:	bd10      	pop	{r4, pc}

080105fa <__sclose>:
 80105fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105fe:	f000 b8a9 	b.w	8010754 <_close_r>

08010602 <_vsniprintf_r>:
 8010602:	b530      	push	{r4, r5, lr}
 8010604:	4614      	mov	r4, r2
 8010606:	2c00      	cmp	r4, #0
 8010608:	b09b      	sub	sp, #108	@ 0x6c
 801060a:	4605      	mov	r5, r0
 801060c:	461a      	mov	r2, r3
 801060e:	da05      	bge.n	801061c <_vsniprintf_r+0x1a>
 8010610:	238b      	movs	r3, #139	@ 0x8b
 8010612:	6003      	str	r3, [r0, #0]
 8010614:	f04f 30ff 	mov.w	r0, #4294967295
 8010618:	b01b      	add	sp, #108	@ 0x6c
 801061a:	bd30      	pop	{r4, r5, pc}
 801061c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010620:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010624:	f04f 0300 	mov.w	r3, #0
 8010628:	9319      	str	r3, [sp, #100]	@ 0x64
 801062a:	bf14      	ite	ne
 801062c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010630:	4623      	moveq	r3, r4
 8010632:	9302      	str	r3, [sp, #8]
 8010634:	9305      	str	r3, [sp, #20]
 8010636:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801063a:	9100      	str	r1, [sp, #0]
 801063c:	9104      	str	r1, [sp, #16]
 801063e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010642:	4669      	mov	r1, sp
 8010644:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8010646:	f001 fc03 	bl	8011e50 <_svfiprintf_r>
 801064a:	1c43      	adds	r3, r0, #1
 801064c:	bfbc      	itt	lt
 801064e:	238b      	movlt	r3, #139	@ 0x8b
 8010650:	602b      	strlt	r3, [r5, #0]
 8010652:	2c00      	cmp	r4, #0
 8010654:	d0e0      	beq.n	8010618 <_vsniprintf_r+0x16>
 8010656:	9b00      	ldr	r3, [sp, #0]
 8010658:	2200      	movs	r2, #0
 801065a:	701a      	strb	r2, [r3, #0]
 801065c:	e7dc      	b.n	8010618 <_vsniprintf_r+0x16>
	...

08010660 <vsniprintf>:
 8010660:	b507      	push	{r0, r1, r2, lr}
 8010662:	9300      	str	r3, [sp, #0]
 8010664:	4613      	mov	r3, r2
 8010666:	460a      	mov	r2, r1
 8010668:	4601      	mov	r1, r0
 801066a:	4803      	ldr	r0, [pc, #12]	@ (8010678 <vsniprintf+0x18>)
 801066c:	6800      	ldr	r0, [r0, #0]
 801066e:	f7ff ffc8 	bl	8010602 <_vsniprintf_r>
 8010672:	b003      	add	sp, #12
 8010674:	f85d fb04 	ldr.w	pc, [sp], #4
 8010678:	20000058 	.word	0x20000058

0801067c <memmove>:
 801067c:	4288      	cmp	r0, r1
 801067e:	b510      	push	{r4, lr}
 8010680:	eb01 0402 	add.w	r4, r1, r2
 8010684:	d902      	bls.n	801068c <memmove+0x10>
 8010686:	4284      	cmp	r4, r0
 8010688:	4623      	mov	r3, r4
 801068a:	d807      	bhi.n	801069c <memmove+0x20>
 801068c:	1e43      	subs	r3, r0, #1
 801068e:	42a1      	cmp	r1, r4
 8010690:	d008      	beq.n	80106a4 <memmove+0x28>
 8010692:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010696:	f803 2f01 	strb.w	r2, [r3, #1]!
 801069a:	e7f8      	b.n	801068e <memmove+0x12>
 801069c:	4402      	add	r2, r0
 801069e:	4601      	mov	r1, r0
 80106a0:	428a      	cmp	r2, r1
 80106a2:	d100      	bne.n	80106a6 <memmove+0x2a>
 80106a4:	bd10      	pop	{r4, pc}
 80106a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80106aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80106ae:	e7f7      	b.n	80106a0 <memmove+0x24>

080106b0 <memset>:
 80106b0:	4402      	add	r2, r0
 80106b2:	4603      	mov	r3, r0
 80106b4:	4293      	cmp	r3, r2
 80106b6:	d100      	bne.n	80106ba <memset+0xa>
 80106b8:	4770      	bx	lr
 80106ba:	f803 1b01 	strb.w	r1, [r3], #1
 80106be:	e7f9      	b.n	80106b4 <memset+0x4>

080106c0 <strstr>:
 80106c0:	780a      	ldrb	r2, [r1, #0]
 80106c2:	b570      	push	{r4, r5, r6, lr}
 80106c4:	b96a      	cbnz	r2, 80106e2 <strstr+0x22>
 80106c6:	bd70      	pop	{r4, r5, r6, pc}
 80106c8:	429a      	cmp	r2, r3
 80106ca:	d109      	bne.n	80106e0 <strstr+0x20>
 80106cc:	460c      	mov	r4, r1
 80106ce:	4605      	mov	r5, r0
 80106d0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d0f6      	beq.n	80106c6 <strstr+0x6>
 80106d8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80106dc:	429e      	cmp	r6, r3
 80106de:	d0f7      	beq.n	80106d0 <strstr+0x10>
 80106e0:	3001      	adds	r0, #1
 80106e2:	7803      	ldrb	r3, [r0, #0]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d1ef      	bne.n	80106c8 <strstr+0x8>
 80106e8:	4618      	mov	r0, r3
 80106ea:	e7ec      	b.n	80106c6 <strstr+0x6>

080106ec <_raise_r>:
 80106ec:	291f      	cmp	r1, #31
 80106ee:	b538      	push	{r3, r4, r5, lr}
 80106f0:	4605      	mov	r5, r0
 80106f2:	460c      	mov	r4, r1
 80106f4:	d904      	bls.n	8010700 <_raise_r+0x14>
 80106f6:	2316      	movs	r3, #22
 80106f8:	6003      	str	r3, [r0, #0]
 80106fa:	f04f 30ff 	mov.w	r0, #4294967295
 80106fe:	bd38      	pop	{r3, r4, r5, pc}
 8010700:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010702:	b112      	cbz	r2, 801070a <_raise_r+0x1e>
 8010704:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010708:	b94b      	cbnz	r3, 801071e <_raise_r+0x32>
 801070a:	4628      	mov	r0, r5
 801070c:	f000 f8c6 	bl	801089c <_getpid_r>
 8010710:	4622      	mov	r2, r4
 8010712:	4601      	mov	r1, r0
 8010714:	4628      	mov	r0, r5
 8010716:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801071a:	f000 b8ad 	b.w	8010878 <_kill_r>
 801071e:	2b01      	cmp	r3, #1
 8010720:	d00a      	beq.n	8010738 <_raise_r+0x4c>
 8010722:	1c59      	adds	r1, r3, #1
 8010724:	d103      	bne.n	801072e <_raise_r+0x42>
 8010726:	2316      	movs	r3, #22
 8010728:	6003      	str	r3, [r0, #0]
 801072a:	2001      	movs	r0, #1
 801072c:	e7e7      	b.n	80106fe <_raise_r+0x12>
 801072e:	2100      	movs	r1, #0
 8010730:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010734:	4620      	mov	r0, r4
 8010736:	4798      	blx	r3
 8010738:	2000      	movs	r0, #0
 801073a:	e7e0      	b.n	80106fe <_raise_r+0x12>

0801073c <raise>:
 801073c:	4b02      	ldr	r3, [pc, #8]	@ (8010748 <raise+0xc>)
 801073e:	4601      	mov	r1, r0
 8010740:	6818      	ldr	r0, [r3, #0]
 8010742:	f7ff bfd3 	b.w	80106ec <_raise_r>
 8010746:	bf00      	nop
 8010748:	20000058 	.word	0x20000058

0801074c <_localeconv_r>:
 801074c:	4800      	ldr	r0, [pc, #0]	@ (8010750 <_localeconv_r+0x4>)
 801074e:	4770      	bx	lr
 8010750:	20000198 	.word	0x20000198

08010754 <_close_r>:
 8010754:	b538      	push	{r3, r4, r5, lr}
 8010756:	4d06      	ldr	r5, [pc, #24]	@ (8010770 <_close_r+0x1c>)
 8010758:	2300      	movs	r3, #0
 801075a:	4604      	mov	r4, r0
 801075c:	4608      	mov	r0, r1
 801075e:	602b      	str	r3, [r5, #0]
 8010760:	f7f6 fc60 	bl	8007024 <_close>
 8010764:	1c43      	adds	r3, r0, #1
 8010766:	d102      	bne.n	801076e <_close_r+0x1a>
 8010768:	682b      	ldr	r3, [r5, #0]
 801076a:	b103      	cbz	r3, 801076e <_close_r+0x1a>
 801076c:	6023      	str	r3, [r4, #0]
 801076e:	bd38      	pop	{r3, r4, r5, pc}
 8010770:	20007180 	.word	0x20007180

08010774 <_reclaim_reent>:
 8010774:	4b2d      	ldr	r3, [pc, #180]	@ (801082c <_reclaim_reent+0xb8>)
 8010776:	681b      	ldr	r3, [r3, #0]
 8010778:	4283      	cmp	r3, r0
 801077a:	b570      	push	{r4, r5, r6, lr}
 801077c:	4604      	mov	r4, r0
 801077e:	d053      	beq.n	8010828 <_reclaim_reent+0xb4>
 8010780:	69c3      	ldr	r3, [r0, #28]
 8010782:	b31b      	cbz	r3, 80107cc <_reclaim_reent+0x58>
 8010784:	68db      	ldr	r3, [r3, #12]
 8010786:	b163      	cbz	r3, 80107a2 <_reclaim_reent+0x2e>
 8010788:	2500      	movs	r5, #0
 801078a:	69e3      	ldr	r3, [r4, #28]
 801078c:	68db      	ldr	r3, [r3, #12]
 801078e:	5959      	ldr	r1, [r3, r5]
 8010790:	b9b1      	cbnz	r1, 80107c0 <_reclaim_reent+0x4c>
 8010792:	3504      	adds	r5, #4
 8010794:	2d80      	cmp	r5, #128	@ 0x80
 8010796:	d1f8      	bne.n	801078a <_reclaim_reent+0x16>
 8010798:	69e3      	ldr	r3, [r4, #28]
 801079a:	4620      	mov	r0, r4
 801079c:	68d9      	ldr	r1, [r3, #12]
 801079e:	f000 ff37 	bl	8011610 <_free_r>
 80107a2:	69e3      	ldr	r3, [r4, #28]
 80107a4:	6819      	ldr	r1, [r3, #0]
 80107a6:	b111      	cbz	r1, 80107ae <_reclaim_reent+0x3a>
 80107a8:	4620      	mov	r0, r4
 80107aa:	f000 ff31 	bl	8011610 <_free_r>
 80107ae:	69e3      	ldr	r3, [r4, #28]
 80107b0:	689d      	ldr	r5, [r3, #8]
 80107b2:	b15d      	cbz	r5, 80107cc <_reclaim_reent+0x58>
 80107b4:	4629      	mov	r1, r5
 80107b6:	4620      	mov	r0, r4
 80107b8:	682d      	ldr	r5, [r5, #0]
 80107ba:	f000 ff29 	bl	8011610 <_free_r>
 80107be:	e7f8      	b.n	80107b2 <_reclaim_reent+0x3e>
 80107c0:	680e      	ldr	r6, [r1, #0]
 80107c2:	4620      	mov	r0, r4
 80107c4:	f000 ff24 	bl	8011610 <_free_r>
 80107c8:	4631      	mov	r1, r6
 80107ca:	e7e1      	b.n	8010790 <_reclaim_reent+0x1c>
 80107cc:	6961      	ldr	r1, [r4, #20]
 80107ce:	b111      	cbz	r1, 80107d6 <_reclaim_reent+0x62>
 80107d0:	4620      	mov	r0, r4
 80107d2:	f000 ff1d 	bl	8011610 <_free_r>
 80107d6:	69e1      	ldr	r1, [r4, #28]
 80107d8:	b111      	cbz	r1, 80107e0 <_reclaim_reent+0x6c>
 80107da:	4620      	mov	r0, r4
 80107dc:	f000 ff18 	bl	8011610 <_free_r>
 80107e0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80107e2:	b111      	cbz	r1, 80107ea <_reclaim_reent+0x76>
 80107e4:	4620      	mov	r0, r4
 80107e6:	f000 ff13 	bl	8011610 <_free_r>
 80107ea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80107ec:	b111      	cbz	r1, 80107f4 <_reclaim_reent+0x80>
 80107ee:	4620      	mov	r0, r4
 80107f0:	f000 ff0e 	bl	8011610 <_free_r>
 80107f4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80107f6:	b111      	cbz	r1, 80107fe <_reclaim_reent+0x8a>
 80107f8:	4620      	mov	r0, r4
 80107fa:	f000 ff09 	bl	8011610 <_free_r>
 80107fe:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010800:	b111      	cbz	r1, 8010808 <_reclaim_reent+0x94>
 8010802:	4620      	mov	r0, r4
 8010804:	f000 ff04 	bl	8011610 <_free_r>
 8010808:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801080a:	b111      	cbz	r1, 8010812 <_reclaim_reent+0x9e>
 801080c:	4620      	mov	r0, r4
 801080e:	f000 feff 	bl	8011610 <_free_r>
 8010812:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010814:	b111      	cbz	r1, 801081c <_reclaim_reent+0xa8>
 8010816:	4620      	mov	r0, r4
 8010818:	f000 fefa 	bl	8011610 <_free_r>
 801081c:	6a23      	ldr	r3, [r4, #32]
 801081e:	b11b      	cbz	r3, 8010828 <_reclaim_reent+0xb4>
 8010820:	4620      	mov	r0, r4
 8010822:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010826:	4718      	bx	r3
 8010828:	bd70      	pop	{r4, r5, r6, pc}
 801082a:	bf00      	nop
 801082c:	20000058 	.word	0x20000058

08010830 <_lseek_r>:
 8010830:	b538      	push	{r3, r4, r5, lr}
 8010832:	4d07      	ldr	r5, [pc, #28]	@ (8010850 <_lseek_r+0x20>)
 8010834:	4604      	mov	r4, r0
 8010836:	4608      	mov	r0, r1
 8010838:	4611      	mov	r1, r2
 801083a:	2200      	movs	r2, #0
 801083c:	602a      	str	r2, [r5, #0]
 801083e:	461a      	mov	r2, r3
 8010840:	f7f6 fc17 	bl	8007072 <_lseek>
 8010844:	1c43      	adds	r3, r0, #1
 8010846:	d102      	bne.n	801084e <_lseek_r+0x1e>
 8010848:	682b      	ldr	r3, [r5, #0]
 801084a:	b103      	cbz	r3, 801084e <_lseek_r+0x1e>
 801084c:	6023      	str	r3, [r4, #0]
 801084e:	bd38      	pop	{r3, r4, r5, pc}
 8010850:	20007180 	.word	0x20007180

08010854 <_read_r>:
 8010854:	b538      	push	{r3, r4, r5, lr}
 8010856:	4d07      	ldr	r5, [pc, #28]	@ (8010874 <_read_r+0x20>)
 8010858:	4604      	mov	r4, r0
 801085a:	4608      	mov	r0, r1
 801085c:	4611      	mov	r1, r2
 801085e:	2200      	movs	r2, #0
 8010860:	602a      	str	r2, [r5, #0]
 8010862:	461a      	mov	r2, r3
 8010864:	f7f6 fba5 	bl	8006fb2 <_read>
 8010868:	1c43      	adds	r3, r0, #1
 801086a:	d102      	bne.n	8010872 <_read_r+0x1e>
 801086c:	682b      	ldr	r3, [r5, #0]
 801086e:	b103      	cbz	r3, 8010872 <_read_r+0x1e>
 8010870:	6023      	str	r3, [r4, #0]
 8010872:	bd38      	pop	{r3, r4, r5, pc}
 8010874:	20007180 	.word	0x20007180

08010878 <_kill_r>:
 8010878:	b538      	push	{r3, r4, r5, lr}
 801087a:	4d07      	ldr	r5, [pc, #28]	@ (8010898 <_kill_r+0x20>)
 801087c:	2300      	movs	r3, #0
 801087e:	4604      	mov	r4, r0
 8010880:	4608      	mov	r0, r1
 8010882:	4611      	mov	r1, r2
 8010884:	602b      	str	r3, [r5, #0]
 8010886:	f7f6 fb79 	bl	8006f7c <_kill>
 801088a:	1c43      	adds	r3, r0, #1
 801088c:	d102      	bne.n	8010894 <_kill_r+0x1c>
 801088e:	682b      	ldr	r3, [r5, #0]
 8010890:	b103      	cbz	r3, 8010894 <_kill_r+0x1c>
 8010892:	6023      	str	r3, [r4, #0]
 8010894:	bd38      	pop	{r3, r4, r5, pc}
 8010896:	bf00      	nop
 8010898:	20007180 	.word	0x20007180

0801089c <_getpid_r>:
 801089c:	f7f6 bb66 	b.w	8006f6c <_getpid>

080108a0 <_sbrk_r>:
 80108a0:	b538      	push	{r3, r4, r5, lr}
 80108a2:	4d06      	ldr	r5, [pc, #24]	@ (80108bc <_sbrk_r+0x1c>)
 80108a4:	2300      	movs	r3, #0
 80108a6:	4604      	mov	r4, r0
 80108a8:	4608      	mov	r0, r1
 80108aa:	602b      	str	r3, [r5, #0]
 80108ac:	f7f6 fbee 	bl	800708c <_sbrk>
 80108b0:	1c43      	adds	r3, r0, #1
 80108b2:	d102      	bne.n	80108ba <_sbrk_r+0x1a>
 80108b4:	682b      	ldr	r3, [r5, #0]
 80108b6:	b103      	cbz	r3, 80108ba <_sbrk_r+0x1a>
 80108b8:	6023      	str	r3, [r4, #0]
 80108ba:	bd38      	pop	{r3, r4, r5, pc}
 80108bc:	20007180 	.word	0x20007180

080108c0 <_write_r>:
 80108c0:	b538      	push	{r3, r4, r5, lr}
 80108c2:	4d07      	ldr	r5, [pc, #28]	@ (80108e0 <_write_r+0x20>)
 80108c4:	4604      	mov	r4, r0
 80108c6:	4608      	mov	r0, r1
 80108c8:	4611      	mov	r1, r2
 80108ca:	2200      	movs	r2, #0
 80108cc:	602a      	str	r2, [r5, #0]
 80108ce:	461a      	mov	r2, r3
 80108d0:	f7f6 fb8c 	bl	8006fec <_write>
 80108d4:	1c43      	adds	r3, r0, #1
 80108d6:	d102      	bne.n	80108de <_write_r+0x1e>
 80108d8:	682b      	ldr	r3, [r5, #0]
 80108da:	b103      	cbz	r3, 80108de <_write_r+0x1e>
 80108dc:	6023      	str	r3, [r4, #0]
 80108de:	bd38      	pop	{r3, r4, r5, pc}
 80108e0:	20007180 	.word	0x20007180

080108e4 <__errno>:
 80108e4:	4b01      	ldr	r3, [pc, #4]	@ (80108ec <__errno+0x8>)
 80108e6:	6818      	ldr	r0, [r3, #0]
 80108e8:	4770      	bx	lr
 80108ea:	bf00      	nop
 80108ec:	20000058 	.word	0x20000058

080108f0 <__libc_init_array>:
 80108f0:	b570      	push	{r4, r5, r6, lr}
 80108f2:	4d0d      	ldr	r5, [pc, #52]	@ (8010928 <__libc_init_array+0x38>)
 80108f4:	4c0d      	ldr	r4, [pc, #52]	@ (801092c <__libc_init_array+0x3c>)
 80108f6:	1b64      	subs	r4, r4, r5
 80108f8:	10a4      	asrs	r4, r4, #2
 80108fa:	2600      	movs	r6, #0
 80108fc:	42a6      	cmp	r6, r4
 80108fe:	d109      	bne.n	8010914 <__libc_init_array+0x24>
 8010900:	4d0b      	ldr	r5, [pc, #44]	@ (8010930 <__libc_init_array+0x40>)
 8010902:	4c0c      	ldr	r4, [pc, #48]	@ (8010934 <__libc_init_array+0x44>)
 8010904:	f001 ff40 	bl	8012788 <_init>
 8010908:	1b64      	subs	r4, r4, r5
 801090a:	10a4      	asrs	r4, r4, #2
 801090c:	2600      	movs	r6, #0
 801090e:	42a6      	cmp	r6, r4
 8010910:	d105      	bne.n	801091e <__libc_init_array+0x2e>
 8010912:	bd70      	pop	{r4, r5, r6, pc}
 8010914:	f855 3b04 	ldr.w	r3, [r5], #4
 8010918:	4798      	blx	r3
 801091a:	3601      	adds	r6, #1
 801091c:	e7ee      	b.n	80108fc <__libc_init_array+0xc>
 801091e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010922:	4798      	blx	r3
 8010924:	3601      	adds	r6, #1
 8010926:	e7f2      	b.n	801090e <__libc_init_array+0x1e>
 8010928:	08015784 	.word	0x08015784
 801092c:	08015784 	.word	0x08015784
 8010930:	08015784 	.word	0x08015784
 8010934:	08015790 	.word	0x08015790

08010938 <__retarget_lock_init_recursive>:
 8010938:	4770      	bx	lr

0801093a <__retarget_lock_acquire_recursive>:
 801093a:	4770      	bx	lr

0801093c <__retarget_lock_release_recursive>:
 801093c:	4770      	bx	lr

0801093e <memcpy>:
 801093e:	440a      	add	r2, r1
 8010940:	4291      	cmp	r1, r2
 8010942:	f100 33ff 	add.w	r3, r0, #4294967295
 8010946:	d100      	bne.n	801094a <memcpy+0xc>
 8010948:	4770      	bx	lr
 801094a:	b510      	push	{r4, lr}
 801094c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010950:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010954:	4291      	cmp	r1, r2
 8010956:	d1f9      	bne.n	801094c <memcpy+0xe>
 8010958:	bd10      	pop	{r4, pc}

0801095a <quorem>:
 801095a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801095e:	6903      	ldr	r3, [r0, #16]
 8010960:	690c      	ldr	r4, [r1, #16]
 8010962:	42a3      	cmp	r3, r4
 8010964:	4607      	mov	r7, r0
 8010966:	db7e      	blt.n	8010a66 <quorem+0x10c>
 8010968:	3c01      	subs	r4, #1
 801096a:	f101 0814 	add.w	r8, r1, #20
 801096e:	00a3      	lsls	r3, r4, #2
 8010970:	f100 0514 	add.w	r5, r0, #20
 8010974:	9300      	str	r3, [sp, #0]
 8010976:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801097a:	9301      	str	r3, [sp, #4]
 801097c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010980:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010984:	3301      	adds	r3, #1
 8010986:	429a      	cmp	r2, r3
 8010988:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801098c:	fbb2 f6f3 	udiv	r6, r2, r3
 8010990:	d32e      	bcc.n	80109f0 <quorem+0x96>
 8010992:	f04f 0a00 	mov.w	sl, #0
 8010996:	46c4      	mov	ip, r8
 8010998:	46ae      	mov	lr, r5
 801099a:	46d3      	mov	fp, sl
 801099c:	f85c 3b04 	ldr.w	r3, [ip], #4
 80109a0:	b298      	uxth	r0, r3
 80109a2:	fb06 a000 	mla	r0, r6, r0, sl
 80109a6:	0c02      	lsrs	r2, r0, #16
 80109a8:	0c1b      	lsrs	r3, r3, #16
 80109aa:	fb06 2303 	mla	r3, r6, r3, r2
 80109ae:	f8de 2000 	ldr.w	r2, [lr]
 80109b2:	b280      	uxth	r0, r0
 80109b4:	b292      	uxth	r2, r2
 80109b6:	1a12      	subs	r2, r2, r0
 80109b8:	445a      	add	r2, fp
 80109ba:	f8de 0000 	ldr.w	r0, [lr]
 80109be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80109c2:	b29b      	uxth	r3, r3
 80109c4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80109c8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80109cc:	b292      	uxth	r2, r2
 80109ce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80109d2:	45e1      	cmp	r9, ip
 80109d4:	f84e 2b04 	str.w	r2, [lr], #4
 80109d8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80109dc:	d2de      	bcs.n	801099c <quorem+0x42>
 80109de:	9b00      	ldr	r3, [sp, #0]
 80109e0:	58eb      	ldr	r3, [r5, r3]
 80109e2:	b92b      	cbnz	r3, 80109f0 <quorem+0x96>
 80109e4:	9b01      	ldr	r3, [sp, #4]
 80109e6:	3b04      	subs	r3, #4
 80109e8:	429d      	cmp	r5, r3
 80109ea:	461a      	mov	r2, r3
 80109ec:	d32f      	bcc.n	8010a4e <quorem+0xf4>
 80109ee:	613c      	str	r4, [r7, #16]
 80109f0:	4638      	mov	r0, r7
 80109f2:	f001 f8c9 	bl	8011b88 <__mcmp>
 80109f6:	2800      	cmp	r0, #0
 80109f8:	db25      	blt.n	8010a46 <quorem+0xec>
 80109fa:	4629      	mov	r1, r5
 80109fc:	2000      	movs	r0, #0
 80109fe:	f858 2b04 	ldr.w	r2, [r8], #4
 8010a02:	f8d1 c000 	ldr.w	ip, [r1]
 8010a06:	fa1f fe82 	uxth.w	lr, r2
 8010a0a:	fa1f f38c 	uxth.w	r3, ip
 8010a0e:	eba3 030e 	sub.w	r3, r3, lr
 8010a12:	4403      	add	r3, r0
 8010a14:	0c12      	lsrs	r2, r2, #16
 8010a16:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010a1a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010a1e:	b29b      	uxth	r3, r3
 8010a20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010a24:	45c1      	cmp	r9, r8
 8010a26:	f841 3b04 	str.w	r3, [r1], #4
 8010a2a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010a2e:	d2e6      	bcs.n	80109fe <quorem+0xa4>
 8010a30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010a34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010a38:	b922      	cbnz	r2, 8010a44 <quorem+0xea>
 8010a3a:	3b04      	subs	r3, #4
 8010a3c:	429d      	cmp	r5, r3
 8010a3e:	461a      	mov	r2, r3
 8010a40:	d30b      	bcc.n	8010a5a <quorem+0x100>
 8010a42:	613c      	str	r4, [r7, #16]
 8010a44:	3601      	adds	r6, #1
 8010a46:	4630      	mov	r0, r6
 8010a48:	b003      	add	sp, #12
 8010a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a4e:	6812      	ldr	r2, [r2, #0]
 8010a50:	3b04      	subs	r3, #4
 8010a52:	2a00      	cmp	r2, #0
 8010a54:	d1cb      	bne.n	80109ee <quorem+0x94>
 8010a56:	3c01      	subs	r4, #1
 8010a58:	e7c6      	b.n	80109e8 <quorem+0x8e>
 8010a5a:	6812      	ldr	r2, [r2, #0]
 8010a5c:	3b04      	subs	r3, #4
 8010a5e:	2a00      	cmp	r2, #0
 8010a60:	d1ef      	bne.n	8010a42 <quorem+0xe8>
 8010a62:	3c01      	subs	r4, #1
 8010a64:	e7ea      	b.n	8010a3c <quorem+0xe2>
 8010a66:	2000      	movs	r0, #0
 8010a68:	e7ee      	b.n	8010a48 <quorem+0xee>
 8010a6a:	0000      	movs	r0, r0
 8010a6c:	0000      	movs	r0, r0
	...

08010a70 <_dtoa_r>:
 8010a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a74:	69c7      	ldr	r7, [r0, #28]
 8010a76:	b097      	sub	sp, #92	@ 0x5c
 8010a78:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010a7c:	ec55 4b10 	vmov	r4, r5, d0
 8010a80:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010a82:	9107      	str	r1, [sp, #28]
 8010a84:	4681      	mov	r9, r0
 8010a86:	920c      	str	r2, [sp, #48]	@ 0x30
 8010a88:	9311      	str	r3, [sp, #68]	@ 0x44
 8010a8a:	b97f      	cbnz	r7, 8010aac <_dtoa_r+0x3c>
 8010a8c:	2010      	movs	r0, #16
 8010a8e:	f7fe ff35 	bl	800f8fc <malloc>
 8010a92:	4602      	mov	r2, r0
 8010a94:	f8c9 001c 	str.w	r0, [r9, #28]
 8010a98:	b920      	cbnz	r0, 8010aa4 <_dtoa_r+0x34>
 8010a9a:	4ba9      	ldr	r3, [pc, #676]	@ (8010d40 <_dtoa_r+0x2d0>)
 8010a9c:	21ef      	movs	r1, #239	@ 0xef
 8010a9e:	48a9      	ldr	r0, [pc, #676]	@ (8010d44 <_dtoa_r+0x2d4>)
 8010aa0:	f001 fd54 	bl	801254c <__assert_func>
 8010aa4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010aa8:	6007      	str	r7, [r0, #0]
 8010aaa:	60c7      	str	r7, [r0, #12]
 8010aac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010ab0:	6819      	ldr	r1, [r3, #0]
 8010ab2:	b159      	cbz	r1, 8010acc <_dtoa_r+0x5c>
 8010ab4:	685a      	ldr	r2, [r3, #4]
 8010ab6:	604a      	str	r2, [r1, #4]
 8010ab8:	2301      	movs	r3, #1
 8010aba:	4093      	lsls	r3, r2
 8010abc:	608b      	str	r3, [r1, #8]
 8010abe:	4648      	mov	r0, r9
 8010ac0:	f000 fe30 	bl	8011724 <_Bfree>
 8010ac4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010ac8:	2200      	movs	r2, #0
 8010aca:	601a      	str	r2, [r3, #0]
 8010acc:	1e2b      	subs	r3, r5, #0
 8010ace:	bfb9      	ittee	lt
 8010ad0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010ad4:	9305      	strlt	r3, [sp, #20]
 8010ad6:	2300      	movge	r3, #0
 8010ad8:	6033      	strge	r3, [r6, #0]
 8010ada:	9f05      	ldr	r7, [sp, #20]
 8010adc:	4b9a      	ldr	r3, [pc, #616]	@ (8010d48 <_dtoa_r+0x2d8>)
 8010ade:	bfbc      	itt	lt
 8010ae0:	2201      	movlt	r2, #1
 8010ae2:	6032      	strlt	r2, [r6, #0]
 8010ae4:	43bb      	bics	r3, r7
 8010ae6:	d112      	bne.n	8010b0e <_dtoa_r+0x9e>
 8010ae8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010aea:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010aee:	6013      	str	r3, [r2, #0]
 8010af0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010af4:	4323      	orrs	r3, r4
 8010af6:	f000 855a 	beq.w	80115ae <_dtoa_r+0xb3e>
 8010afa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010afc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010d5c <_dtoa_r+0x2ec>
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	f000 855c 	beq.w	80115be <_dtoa_r+0xb4e>
 8010b06:	f10a 0303 	add.w	r3, sl, #3
 8010b0a:	f000 bd56 	b.w	80115ba <_dtoa_r+0xb4a>
 8010b0e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010b12:	2200      	movs	r2, #0
 8010b14:	ec51 0b17 	vmov	r0, r1, d7
 8010b18:	2300      	movs	r3, #0
 8010b1a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010b1e:	f7f0 f803 	bl	8000b28 <__aeabi_dcmpeq>
 8010b22:	4680      	mov	r8, r0
 8010b24:	b158      	cbz	r0, 8010b3e <_dtoa_r+0xce>
 8010b26:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010b28:	2301      	movs	r3, #1
 8010b2a:	6013      	str	r3, [r2, #0]
 8010b2c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010b2e:	b113      	cbz	r3, 8010b36 <_dtoa_r+0xc6>
 8010b30:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010b32:	4b86      	ldr	r3, [pc, #536]	@ (8010d4c <_dtoa_r+0x2dc>)
 8010b34:	6013      	str	r3, [r2, #0]
 8010b36:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010d60 <_dtoa_r+0x2f0>
 8010b3a:	f000 bd40 	b.w	80115be <_dtoa_r+0xb4e>
 8010b3e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010b42:	aa14      	add	r2, sp, #80	@ 0x50
 8010b44:	a915      	add	r1, sp, #84	@ 0x54
 8010b46:	4648      	mov	r0, r9
 8010b48:	f001 f8ce 	bl	8011ce8 <__d2b>
 8010b4c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010b50:	9002      	str	r0, [sp, #8]
 8010b52:	2e00      	cmp	r6, #0
 8010b54:	d078      	beq.n	8010c48 <_dtoa_r+0x1d8>
 8010b56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010b58:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8010b5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010b60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010b64:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010b68:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010b6c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010b70:	4619      	mov	r1, r3
 8010b72:	2200      	movs	r2, #0
 8010b74:	4b76      	ldr	r3, [pc, #472]	@ (8010d50 <_dtoa_r+0x2e0>)
 8010b76:	f7ef fbb7 	bl	80002e8 <__aeabi_dsub>
 8010b7a:	a36b      	add	r3, pc, #428	@ (adr r3, 8010d28 <_dtoa_r+0x2b8>)
 8010b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b80:	f7ef fd6a 	bl	8000658 <__aeabi_dmul>
 8010b84:	a36a      	add	r3, pc, #424	@ (adr r3, 8010d30 <_dtoa_r+0x2c0>)
 8010b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b8a:	f7ef fbaf 	bl	80002ec <__adddf3>
 8010b8e:	4604      	mov	r4, r0
 8010b90:	4630      	mov	r0, r6
 8010b92:	460d      	mov	r5, r1
 8010b94:	f7ef fcf6 	bl	8000584 <__aeabi_i2d>
 8010b98:	a367      	add	r3, pc, #412	@ (adr r3, 8010d38 <_dtoa_r+0x2c8>)
 8010b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b9e:	f7ef fd5b 	bl	8000658 <__aeabi_dmul>
 8010ba2:	4602      	mov	r2, r0
 8010ba4:	460b      	mov	r3, r1
 8010ba6:	4620      	mov	r0, r4
 8010ba8:	4629      	mov	r1, r5
 8010baa:	f7ef fb9f 	bl	80002ec <__adddf3>
 8010bae:	4604      	mov	r4, r0
 8010bb0:	460d      	mov	r5, r1
 8010bb2:	f7f0 f801 	bl	8000bb8 <__aeabi_d2iz>
 8010bb6:	2200      	movs	r2, #0
 8010bb8:	4607      	mov	r7, r0
 8010bba:	2300      	movs	r3, #0
 8010bbc:	4620      	mov	r0, r4
 8010bbe:	4629      	mov	r1, r5
 8010bc0:	f7ef ffbc 	bl	8000b3c <__aeabi_dcmplt>
 8010bc4:	b140      	cbz	r0, 8010bd8 <_dtoa_r+0x168>
 8010bc6:	4638      	mov	r0, r7
 8010bc8:	f7ef fcdc 	bl	8000584 <__aeabi_i2d>
 8010bcc:	4622      	mov	r2, r4
 8010bce:	462b      	mov	r3, r5
 8010bd0:	f7ef ffaa 	bl	8000b28 <__aeabi_dcmpeq>
 8010bd4:	b900      	cbnz	r0, 8010bd8 <_dtoa_r+0x168>
 8010bd6:	3f01      	subs	r7, #1
 8010bd8:	2f16      	cmp	r7, #22
 8010bda:	d852      	bhi.n	8010c82 <_dtoa_r+0x212>
 8010bdc:	4b5d      	ldr	r3, [pc, #372]	@ (8010d54 <_dtoa_r+0x2e4>)
 8010bde:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010be6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010bea:	f7ef ffa7 	bl	8000b3c <__aeabi_dcmplt>
 8010bee:	2800      	cmp	r0, #0
 8010bf0:	d049      	beq.n	8010c86 <_dtoa_r+0x216>
 8010bf2:	3f01      	subs	r7, #1
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	9310      	str	r3, [sp, #64]	@ 0x40
 8010bf8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010bfa:	1b9b      	subs	r3, r3, r6
 8010bfc:	1e5a      	subs	r2, r3, #1
 8010bfe:	bf45      	ittet	mi
 8010c00:	f1c3 0301 	rsbmi	r3, r3, #1
 8010c04:	9300      	strmi	r3, [sp, #0]
 8010c06:	2300      	movpl	r3, #0
 8010c08:	2300      	movmi	r3, #0
 8010c0a:	9206      	str	r2, [sp, #24]
 8010c0c:	bf54      	ite	pl
 8010c0e:	9300      	strpl	r3, [sp, #0]
 8010c10:	9306      	strmi	r3, [sp, #24]
 8010c12:	2f00      	cmp	r7, #0
 8010c14:	db39      	blt.n	8010c8a <_dtoa_r+0x21a>
 8010c16:	9b06      	ldr	r3, [sp, #24]
 8010c18:	970d      	str	r7, [sp, #52]	@ 0x34
 8010c1a:	443b      	add	r3, r7
 8010c1c:	9306      	str	r3, [sp, #24]
 8010c1e:	2300      	movs	r3, #0
 8010c20:	9308      	str	r3, [sp, #32]
 8010c22:	9b07      	ldr	r3, [sp, #28]
 8010c24:	2b09      	cmp	r3, #9
 8010c26:	d863      	bhi.n	8010cf0 <_dtoa_r+0x280>
 8010c28:	2b05      	cmp	r3, #5
 8010c2a:	bfc4      	itt	gt
 8010c2c:	3b04      	subgt	r3, #4
 8010c2e:	9307      	strgt	r3, [sp, #28]
 8010c30:	9b07      	ldr	r3, [sp, #28]
 8010c32:	f1a3 0302 	sub.w	r3, r3, #2
 8010c36:	bfcc      	ite	gt
 8010c38:	2400      	movgt	r4, #0
 8010c3a:	2401      	movle	r4, #1
 8010c3c:	2b03      	cmp	r3, #3
 8010c3e:	d863      	bhi.n	8010d08 <_dtoa_r+0x298>
 8010c40:	e8df f003 	tbb	[pc, r3]
 8010c44:	2b375452 	.word	0x2b375452
 8010c48:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010c4c:	441e      	add	r6, r3
 8010c4e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010c52:	2b20      	cmp	r3, #32
 8010c54:	bfc1      	itttt	gt
 8010c56:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010c5a:	409f      	lslgt	r7, r3
 8010c5c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010c60:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010c64:	bfd6      	itet	le
 8010c66:	f1c3 0320 	rsble	r3, r3, #32
 8010c6a:	ea47 0003 	orrgt.w	r0, r7, r3
 8010c6e:	fa04 f003 	lslle.w	r0, r4, r3
 8010c72:	f7ef fc77 	bl	8000564 <__aeabi_ui2d>
 8010c76:	2201      	movs	r2, #1
 8010c78:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010c7c:	3e01      	subs	r6, #1
 8010c7e:	9212      	str	r2, [sp, #72]	@ 0x48
 8010c80:	e776      	b.n	8010b70 <_dtoa_r+0x100>
 8010c82:	2301      	movs	r3, #1
 8010c84:	e7b7      	b.n	8010bf6 <_dtoa_r+0x186>
 8010c86:	9010      	str	r0, [sp, #64]	@ 0x40
 8010c88:	e7b6      	b.n	8010bf8 <_dtoa_r+0x188>
 8010c8a:	9b00      	ldr	r3, [sp, #0]
 8010c8c:	1bdb      	subs	r3, r3, r7
 8010c8e:	9300      	str	r3, [sp, #0]
 8010c90:	427b      	negs	r3, r7
 8010c92:	9308      	str	r3, [sp, #32]
 8010c94:	2300      	movs	r3, #0
 8010c96:	930d      	str	r3, [sp, #52]	@ 0x34
 8010c98:	e7c3      	b.n	8010c22 <_dtoa_r+0x1b2>
 8010c9a:	2301      	movs	r3, #1
 8010c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010ca0:	eb07 0b03 	add.w	fp, r7, r3
 8010ca4:	f10b 0301 	add.w	r3, fp, #1
 8010ca8:	2b01      	cmp	r3, #1
 8010caa:	9303      	str	r3, [sp, #12]
 8010cac:	bfb8      	it	lt
 8010cae:	2301      	movlt	r3, #1
 8010cb0:	e006      	b.n	8010cc0 <_dtoa_r+0x250>
 8010cb2:	2301      	movs	r3, #1
 8010cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8010cb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	dd28      	ble.n	8010d0e <_dtoa_r+0x29e>
 8010cbc:	469b      	mov	fp, r3
 8010cbe:	9303      	str	r3, [sp, #12]
 8010cc0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010cc4:	2100      	movs	r1, #0
 8010cc6:	2204      	movs	r2, #4
 8010cc8:	f102 0514 	add.w	r5, r2, #20
 8010ccc:	429d      	cmp	r5, r3
 8010cce:	d926      	bls.n	8010d1e <_dtoa_r+0x2ae>
 8010cd0:	6041      	str	r1, [r0, #4]
 8010cd2:	4648      	mov	r0, r9
 8010cd4:	f000 fce6 	bl	80116a4 <_Balloc>
 8010cd8:	4682      	mov	sl, r0
 8010cda:	2800      	cmp	r0, #0
 8010cdc:	d142      	bne.n	8010d64 <_dtoa_r+0x2f4>
 8010cde:	4b1e      	ldr	r3, [pc, #120]	@ (8010d58 <_dtoa_r+0x2e8>)
 8010ce0:	4602      	mov	r2, r0
 8010ce2:	f240 11af 	movw	r1, #431	@ 0x1af
 8010ce6:	e6da      	b.n	8010a9e <_dtoa_r+0x2e>
 8010ce8:	2300      	movs	r3, #0
 8010cea:	e7e3      	b.n	8010cb4 <_dtoa_r+0x244>
 8010cec:	2300      	movs	r3, #0
 8010cee:	e7d5      	b.n	8010c9c <_dtoa_r+0x22c>
 8010cf0:	2401      	movs	r4, #1
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	9307      	str	r3, [sp, #28]
 8010cf6:	9409      	str	r4, [sp, #36]	@ 0x24
 8010cf8:	f04f 3bff 	mov.w	fp, #4294967295
 8010cfc:	2200      	movs	r2, #0
 8010cfe:	f8cd b00c 	str.w	fp, [sp, #12]
 8010d02:	2312      	movs	r3, #18
 8010d04:	920c      	str	r2, [sp, #48]	@ 0x30
 8010d06:	e7db      	b.n	8010cc0 <_dtoa_r+0x250>
 8010d08:	2301      	movs	r3, #1
 8010d0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d0c:	e7f4      	b.n	8010cf8 <_dtoa_r+0x288>
 8010d0e:	f04f 0b01 	mov.w	fp, #1
 8010d12:	f8cd b00c 	str.w	fp, [sp, #12]
 8010d16:	465b      	mov	r3, fp
 8010d18:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010d1c:	e7d0      	b.n	8010cc0 <_dtoa_r+0x250>
 8010d1e:	3101      	adds	r1, #1
 8010d20:	0052      	lsls	r2, r2, #1
 8010d22:	e7d1      	b.n	8010cc8 <_dtoa_r+0x258>
 8010d24:	f3af 8000 	nop.w
 8010d28:	636f4361 	.word	0x636f4361
 8010d2c:	3fd287a7 	.word	0x3fd287a7
 8010d30:	8b60c8b3 	.word	0x8b60c8b3
 8010d34:	3fc68a28 	.word	0x3fc68a28
 8010d38:	509f79fb 	.word	0x509f79fb
 8010d3c:	3fd34413 	.word	0x3fd34413
 8010d40:	08015445 	.word	0x08015445
 8010d44:	0801545c 	.word	0x0801545c
 8010d48:	7ff00000 	.word	0x7ff00000
 8010d4c:	08015415 	.word	0x08015415
 8010d50:	3ff80000 	.word	0x3ff80000
 8010d54:	080155b0 	.word	0x080155b0
 8010d58:	080154b4 	.word	0x080154b4
 8010d5c:	08015441 	.word	0x08015441
 8010d60:	08015414 	.word	0x08015414
 8010d64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010d68:	6018      	str	r0, [r3, #0]
 8010d6a:	9b03      	ldr	r3, [sp, #12]
 8010d6c:	2b0e      	cmp	r3, #14
 8010d6e:	f200 80a1 	bhi.w	8010eb4 <_dtoa_r+0x444>
 8010d72:	2c00      	cmp	r4, #0
 8010d74:	f000 809e 	beq.w	8010eb4 <_dtoa_r+0x444>
 8010d78:	2f00      	cmp	r7, #0
 8010d7a:	dd33      	ble.n	8010de4 <_dtoa_r+0x374>
 8010d7c:	4b9c      	ldr	r3, [pc, #624]	@ (8010ff0 <_dtoa_r+0x580>)
 8010d7e:	f007 020f 	and.w	r2, r7, #15
 8010d82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010d86:	ed93 7b00 	vldr	d7, [r3]
 8010d8a:	05f8      	lsls	r0, r7, #23
 8010d8c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010d90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010d94:	d516      	bpl.n	8010dc4 <_dtoa_r+0x354>
 8010d96:	4b97      	ldr	r3, [pc, #604]	@ (8010ff4 <_dtoa_r+0x584>)
 8010d98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010d9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010da0:	f7ef fd84 	bl	80008ac <__aeabi_ddiv>
 8010da4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010da8:	f004 040f 	and.w	r4, r4, #15
 8010dac:	2603      	movs	r6, #3
 8010dae:	4d91      	ldr	r5, [pc, #580]	@ (8010ff4 <_dtoa_r+0x584>)
 8010db0:	b954      	cbnz	r4, 8010dc8 <_dtoa_r+0x358>
 8010db2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010db6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010dba:	f7ef fd77 	bl	80008ac <__aeabi_ddiv>
 8010dbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010dc2:	e028      	b.n	8010e16 <_dtoa_r+0x3a6>
 8010dc4:	2602      	movs	r6, #2
 8010dc6:	e7f2      	b.n	8010dae <_dtoa_r+0x33e>
 8010dc8:	07e1      	lsls	r1, r4, #31
 8010dca:	d508      	bpl.n	8010dde <_dtoa_r+0x36e>
 8010dcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010dd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010dd4:	f7ef fc40 	bl	8000658 <__aeabi_dmul>
 8010dd8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010ddc:	3601      	adds	r6, #1
 8010dde:	1064      	asrs	r4, r4, #1
 8010de0:	3508      	adds	r5, #8
 8010de2:	e7e5      	b.n	8010db0 <_dtoa_r+0x340>
 8010de4:	f000 80af 	beq.w	8010f46 <_dtoa_r+0x4d6>
 8010de8:	427c      	negs	r4, r7
 8010dea:	4b81      	ldr	r3, [pc, #516]	@ (8010ff0 <_dtoa_r+0x580>)
 8010dec:	4d81      	ldr	r5, [pc, #516]	@ (8010ff4 <_dtoa_r+0x584>)
 8010dee:	f004 020f 	and.w	r2, r4, #15
 8010df2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dfa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010dfe:	f7ef fc2b 	bl	8000658 <__aeabi_dmul>
 8010e02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e06:	1124      	asrs	r4, r4, #4
 8010e08:	2300      	movs	r3, #0
 8010e0a:	2602      	movs	r6, #2
 8010e0c:	2c00      	cmp	r4, #0
 8010e0e:	f040 808f 	bne.w	8010f30 <_dtoa_r+0x4c0>
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d1d3      	bne.n	8010dbe <_dtoa_r+0x34e>
 8010e16:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010e18:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	f000 8094 	beq.w	8010f4a <_dtoa_r+0x4da>
 8010e22:	4b75      	ldr	r3, [pc, #468]	@ (8010ff8 <_dtoa_r+0x588>)
 8010e24:	2200      	movs	r2, #0
 8010e26:	4620      	mov	r0, r4
 8010e28:	4629      	mov	r1, r5
 8010e2a:	f7ef fe87 	bl	8000b3c <__aeabi_dcmplt>
 8010e2e:	2800      	cmp	r0, #0
 8010e30:	f000 808b 	beq.w	8010f4a <_dtoa_r+0x4da>
 8010e34:	9b03      	ldr	r3, [sp, #12]
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	f000 8087 	beq.w	8010f4a <_dtoa_r+0x4da>
 8010e3c:	f1bb 0f00 	cmp.w	fp, #0
 8010e40:	dd34      	ble.n	8010eac <_dtoa_r+0x43c>
 8010e42:	4620      	mov	r0, r4
 8010e44:	4b6d      	ldr	r3, [pc, #436]	@ (8010ffc <_dtoa_r+0x58c>)
 8010e46:	2200      	movs	r2, #0
 8010e48:	4629      	mov	r1, r5
 8010e4a:	f7ef fc05 	bl	8000658 <__aeabi_dmul>
 8010e4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e52:	f107 38ff 	add.w	r8, r7, #4294967295
 8010e56:	3601      	adds	r6, #1
 8010e58:	465c      	mov	r4, fp
 8010e5a:	4630      	mov	r0, r6
 8010e5c:	f7ef fb92 	bl	8000584 <__aeabi_i2d>
 8010e60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e64:	f7ef fbf8 	bl	8000658 <__aeabi_dmul>
 8010e68:	4b65      	ldr	r3, [pc, #404]	@ (8011000 <_dtoa_r+0x590>)
 8010e6a:	2200      	movs	r2, #0
 8010e6c:	f7ef fa3e 	bl	80002ec <__adddf3>
 8010e70:	4605      	mov	r5, r0
 8010e72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010e76:	2c00      	cmp	r4, #0
 8010e78:	d16a      	bne.n	8010f50 <_dtoa_r+0x4e0>
 8010e7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e7e:	4b61      	ldr	r3, [pc, #388]	@ (8011004 <_dtoa_r+0x594>)
 8010e80:	2200      	movs	r2, #0
 8010e82:	f7ef fa31 	bl	80002e8 <__aeabi_dsub>
 8010e86:	4602      	mov	r2, r0
 8010e88:	460b      	mov	r3, r1
 8010e8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010e8e:	462a      	mov	r2, r5
 8010e90:	4633      	mov	r3, r6
 8010e92:	f7ef fe71 	bl	8000b78 <__aeabi_dcmpgt>
 8010e96:	2800      	cmp	r0, #0
 8010e98:	f040 8298 	bne.w	80113cc <_dtoa_r+0x95c>
 8010e9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ea0:	462a      	mov	r2, r5
 8010ea2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010ea6:	f7ef fe49 	bl	8000b3c <__aeabi_dcmplt>
 8010eaa:	bb38      	cbnz	r0, 8010efc <_dtoa_r+0x48c>
 8010eac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010eb0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010eb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	f2c0 8157 	blt.w	801116a <_dtoa_r+0x6fa>
 8010ebc:	2f0e      	cmp	r7, #14
 8010ebe:	f300 8154 	bgt.w	801116a <_dtoa_r+0x6fa>
 8010ec2:	4b4b      	ldr	r3, [pc, #300]	@ (8010ff0 <_dtoa_r+0x580>)
 8010ec4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010ec8:	ed93 7b00 	vldr	d7, [r3]
 8010ecc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	ed8d 7b00 	vstr	d7, [sp]
 8010ed4:	f280 80e5 	bge.w	80110a2 <_dtoa_r+0x632>
 8010ed8:	9b03      	ldr	r3, [sp, #12]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	f300 80e1 	bgt.w	80110a2 <_dtoa_r+0x632>
 8010ee0:	d10c      	bne.n	8010efc <_dtoa_r+0x48c>
 8010ee2:	4b48      	ldr	r3, [pc, #288]	@ (8011004 <_dtoa_r+0x594>)
 8010ee4:	2200      	movs	r2, #0
 8010ee6:	ec51 0b17 	vmov	r0, r1, d7
 8010eea:	f7ef fbb5 	bl	8000658 <__aeabi_dmul>
 8010eee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010ef2:	f7ef fe37 	bl	8000b64 <__aeabi_dcmpge>
 8010ef6:	2800      	cmp	r0, #0
 8010ef8:	f000 8266 	beq.w	80113c8 <_dtoa_r+0x958>
 8010efc:	2400      	movs	r4, #0
 8010efe:	4625      	mov	r5, r4
 8010f00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010f02:	4656      	mov	r6, sl
 8010f04:	ea6f 0803 	mvn.w	r8, r3
 8010f08:	2700      	movs	r7, #0
 8010f0a:	4621      	mov	r1, r4
 8010f0c:	4648      	mov	r0, r9
 8010f0e:	f000 fc09 	bl	8011724 <_Bfree>
 8010f12:	2d00      	cmp	r5, #0
 8010f14:	f000 80bd 	beq.w	8011092 <_dtoa_r+0x622>
 8010f18:	b12f      	cbz	r7, 8010f26 <_dtoa_r+0x4b6>
 8010f1a:	42af      	cmp	r7, r5
 8010f1c:	d003      	beq.n	8010f26 <_dtoa_r+0x4b6>
 8010f1e:	4639      	mov	r1, r7
 8010f20:	4648      	mov	r0, r9
 8010f22:	f000 fbff 	bl	8011724 <_Bfree>
 8010f26:	4629      	mov	r1, r5
 8010f28:	4648      	mov	r0, r9
 8010f2a:	f000 fbfb 	bl	8011724 <_Bfree>
 8010f2e:	e0b0      	b.n	8011092 <_dtoa_r+0x622>
 8010f30:	07e2      	lsls	r2, r4, #31
 8010f32:	d505      	bpl.n	8010f40 <_dtoa_r+0x4d0>
 8010f34:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010f38:	f7ef fb8e 	bl	8000658 <__aeabi_dmul>
 8010f3c:	3601      	adds	r6, #1
 8010f3e:	2301      	movs	r3, #1
 8010f40:	1064      	asrs	r4, r4, #1
 8010f42:	3508      	adds	r5, #8
 8010f44:	e762      	b.n	8010e0c <_dtoa_r+0x39c>
 8010f46:	2602      	movs	r6, #2
 8010f48:	e765      	b.n	8010e16 <_dtoa_r+0x3a6>
 8010f4a:	9c03      	ldr	r4, [sp, #12]
 8010f4c:	46b8      	mov	r8, r7
 8010f4e:	e784      	b.n	8010e5a <_dtoa_r+0x3ea>
 8010f50:	4b27      	ldr	r3, [pc, #156]	@ (8010ff0 <_dtoa_r+0x580>)
 8010f52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010f54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010f58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010f5c:	4454      	add	r4, sl
 8010f5e:	2900      	cmp	r1, #0
 8010f60:	d054      	beq.n	801100c <_dtoa_r+0x59c>
 8010f62:	4929      	ldr	r1, [pc, #164]	@ (8011008 <_dtoa_r+0x598>)
 8010f64:	2000      	movs	r0, #0
 8010f66:	f7ef fca1 	bl	80008ac <__aeabi_ddiv>
 8010f6a:	4633      	mov	r3, r6
 8010f6c:	462a      	mov	r2, r5
 8010f6e:	f7ef f9bb 	bl	80002e8 <__aeabi_dsub>
 8010f72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010f76:	4656      	mov	r6, sl
 8010f78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f7c:	f7ef fe1c 	bl	8000bb8 <__aeabi_d2iz>
 8010f80:	4605      	mov	r5, r0
 8010f82:	f7ef faff 	bl	8000584 <__aeabi_i2d>
 8010f86:	4602      	mov	r2, r0
 8010f88:	460b      	mov	r3, r1
 8010f8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f8e:	f7ef f9ab 	bl	80002e8 <__aeabi_dsub>
 8010f92:	3530      	adds	r5, #48	@ 0x30
 8010f94:	4602      	mov	r2, r0
 8010f96:	460b      	mov	r3, r1
 8010f98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010f9c:	f806 5b01 	strb.w	r5, [r6], #1
 8010fa0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010fa4:	f7ef fdca 	bl	8000b3c <__aeabi_dcmplt>
 8010fa8:	2800      	cmp	r0, #0
 8010faa:	d172      	bne.n	8011092 <_dtoa_r+0x622>
 8010fac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010fb0:	4911      	ldr	r1, [pc, #68]	@ (8010ff8 <_dtoa_r+0x588>)
 8010fb2:	2000      	movs	r0, #0
 8010fb4:	f7ef f998 	bl	80002e8 <__aeabi_dsub>
 8010fb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010fbc:	f7ef fdbe 	bl	8000b3c <__aeabi_dcmplt>
 8010fc0:	2800      	cmp	r0, #0
 8010fc2:	f040 80b4 	bne.w	801112e <_dtoa_r+0x6be>
 8010fc6:	42a6      	cmp	r6, r4
 8010fc8:	f43f af70 	beq.w	8010eac <_dtoa_r+0x43c>
 8010fcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8010ffc <_dtoa_r+0x58c>)
 8010fd2:	2200      	movs	r2, #0
 8010fd4:	f7ef fb40 	bl	8000658 <__aeabi_dmul>
 8010fd8:	4b08      	ldr	r3, [pc, #32]	@ (8010ffc <_dtoa_r+0x58c>)
 8010fda:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010fde:	2200      	movs	r2, #0
 8010fe0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010fe4:	f7ef fb38 	bl	8000658 <__aeabi_dmul>
 8010fe8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010fec:	e7c4      	b.n	8010f78 <_dtoa_r+0x508>
 8010fee:	bf00      	nop
 8010ff0:	080155b0 	.word	0x080155b0
 8010ff4:	08015588 	.word	0x08015588
 8010ff8:	3ff00000 	.word	0x3ff00000
 8010ffc:	40240000 	.word	0x40240000
 8011000:	401c0000 	.word	0x401c0000
 8011004:	40140000 	.word	0x40140000
 8011008:	3fe00000 	.word	0x3fe00000
 801100c:	4631      	mov	r1, r6
 801100e:	4628      	mov	r0, r5
 8011010:	f7ef fb22 	bl	8000658 <__aeabi_dmul>
 8011014:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011018:	9413      	str	r4, [sp, #76]	@ 0x4c
 801101a:	4656      	mov	r6, sl
 801101c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011020:	f7ef fdca 	bl	8000bb8 <__aeabi_d2iz>
 8011024:	4605      	mov	r5, r0
 8011026:	f7ef faad 	bl	8000584 <__aeabi_i2d>
 801102a:	4602      	mov	r2, r0
 801102c:	460b      	mov	r3, r1
 801102e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011032:	f7ef f959 	bl	80002e8 <__aeabi_dsub>
 8011036:	3530      	adds	r5, #48	@ 0x30
 8011038:	f806 5b01 	strb.w	r5, [r6], #1
 801103c:	4602      	mov	r2, r0
 801103e:	460b      	mov	r3, r1
 8011040:	42a6      	cmp	r6, r4
 8011042:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011046:	f04f 0200 	mov.w	r2, #0
 801104a:	d124      	bne.n	8011096 <_dtoa_r+0x626>
 801104c:	4baf      	ldr	r3, [pc, #700]	@ (801130c <_dtoa_r+0x89c>)
 801104e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011052:	f7ef f94b 	bl	80002ec <__adddf3>
 8011056:	4602      	mov	r2, r0
 8011058:	460b      	mov	r3, r1
 801105a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801105e:	f7ef fd8b 	bl	8000b78 <__aeabi_dcmpgt>
 8011062:	2800      	cmp	r0, #0
 8011064:	d163      	bne.n	801112e <_dtoa_r+0x6be>
 8011066:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801106a:	49a8      	ldr	r1, [pc, #672]	@ (801130c <_dtoa_r+0x89c>)
 801106c:	2000      	movs	r0, #0
 801106e:	f7ef f93b 	bl	80002e8 <__aeabi_dsub>
 8011072:	4602      	mov	r2, r0
 8011074:	460b      	mov	r3, r1
 8011076:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801107a:	f7ef fd5f 	bl	8000b3c <__aeabi_dcmplt>
 801107e:	2800      	cmp	r0, #0
 8011080:	f43f af14 	beq.w	8010eac <_dtoa_r+0x43c>
 8011084:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011086:	1e73      	subs	r3, r6, #1
 8011088:	9313      	str	r3, [sp, #76]	@ 0x4c
 801108a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801108e:	2b30      	cmp	r3, #48	@ 0x30
 8011090:	d0f8      	beq.n	8011084 <_dtoa_r+0x614>
 8011092:	4647      	mov	r7, r8
 8011094:	e03b      	b.n	801110e <_dtoa_r+0x69e>
 8011096:	4b9e      	ldr	r3, [pc, #632]	@ (8011310 <_dtoa_r+0x8a0>)
 8011098:	f7ef fade 	bl	8000658 <__aeabi_dmul>
 801109c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80110a0:	e7bc      	b.n	801101c <_dtoa_r+0x5ac>
 80110a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80110a6:	4656      	mov	r6, sl
 80110a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80110ac:	4620      	mov	r0, r4
 80110ae:	4629      	mov	r1, r5
 80110b0:	f7ef fbfc 	bl	80008ac <__aeabi_ddiv>
 80110b4:	f7ef fd80 	bl	8000bb8 <__aeabi_d2iz>
 80110b8:	4680      	mov	r8, r0
 80110ba:	f7ef fa63 	bl	8000584 <__aeabi_i2d>
 80110be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80110c2:	f7ef fac9 	bl	8000658 <__aeabi_dmul>
 80110c6:	4602      	mov	r2, r0
 80110c8:	460b      	mov	r3, r1
 80110ca:	4620      	mov	r0, r4
 80110cc:	4629      	mov	r1, r5
 80110ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80110d2:	f7ef f909 	bl	80002e8 <__aeabi_dsub>
 80110d6:	f806 4b01 	strb.w	r4, [r6], #1
 80110da:	9d03      	ldr	r5, [sp, #12]
 80110dc:	eba6 040a 	sub.w	r4, r6, sl
 80110e0:	42a5      	cmp	r5, r4
 80110e2:	4602      	mov	r2, r0
 80110e4:	460b      	mov	r3, r1
 80110e6:	d133      	bne.n	8011150 <_dtoa_r+0x6e0>
 80110e8:	f7ef f900 	bl	80002ec <__adddf3>
 80110ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80110f0:	4604      	mov	r4, r0
 80110f2:	460d      	mov	r5, r1
 80110f4:	f7ef fd40 	bl	8000b78 <__aeabi_dcmpgt>
 80110f8:	b9c0      	cbnz	r0, 801112c <_dtoa_r+0x6bc>
 80110fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80110fe:	4620      	mov	r0, r4
 8011100:	4629      	mov	r1, r5
 8011102:	f7ef fd11 	bl	8000b28 <__aeabi_dcmpeq>
 8011106:	b110      	cbz	r0, 801110e <_dtoa_r+0x69e>
 8011108:	f018 0f01 	tst.w	r8, #1
 801110c:	d10e      	bne.n	801112c <_dtoa_r+0x6bc>
 801110e:	9902      	ldr	r1, [sp, #8]
 8011110:	4648      	mov	r0, r9
 8011112:	f000 fb07 	bl	8011724 <_Bfree>
 8011116:	2300      	movs	r3, #0
 8011118:	7033      	strb	r3, [r6, #0]
 801111a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801111c:	3701      	adds	r7, #1
 801111e:	601f      	str	r7, [r3, #0]
 8011120:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011122:	2b00      	cmp	r3, #0
 8011124:	f000 824b 	beq.w	80115be <_dtoa_r+0xb4e>
 8011128:	601e      	str	r6, [r3, #0]
 801112a:	e248      	b.n	80115be <_dtoa_r+0xb4e>
 801112c:	46b8      	mov	r8, r7
 801112e:	4633      	mov	r3, r6
 8011130:	461e      	mov	r6, r3
 8011132:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011136:	2a39      	cmp	r2, #57	@ 0x39
 8011138:	d106      	bne.n	8011148 <_dtoa_r+0x6d8>
 801113a:	459a      	cmp	sl, r3
 801113c:	d1f8      	bne.n	8011130 <_dtoa_r+0x6c0>
 801113e:	2230      	movs	r2, #48	@ 0x30
 8011140:	f108 0801 	add.w	r8, r8, #1
 8011144:	f88a 2000 	strb.w	r2, [sl]
 8011148:	781a      	ldrb	r2, [r3, #0]
 801114a:	3201      	adds	r2, #1
 801114c:	701a      	strb	r2, [r3, #0]
 801114e:	e7a0      	b.n	8011092 <_dtoa_r+0x622>
 8011150:	4b6f      	ldr	r3, [pc, #444]	@ (8011310 <_dtoa_r+0x8a0>)
 8011152:	2200      	movs	r2, #0
 8011154:	f7ef fa80 	bl	8000658 <__aeabi_dmul>
 8011158:	2200      	movs	r2, #0
 801115a:	2300      	movs	r3, #0
 801115c:	4604      	mov	r4, r0
 801115e:	460d      	mov	r5, r1
 8011160:	f7ef fce2 	bl	8000b28 <__aeabi_dcmpeq>
 8011164:	2800      	cmp	r0, #0
 8011166:	d09f      	beq.n	80110a8 <_dtoa_r+0x638>
 8011168:	e7d1      	b.n	801110e <_dtoa_r+0x69e>
 801116a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801116c:	2a00      	cmp	r2, #0
 801116e:	f000 80ea 	beq.w	8011346 <_dtoa_r+0x8d6>
 8011172:	9a07      	ldr	r2, [sp, #28]
 8011174:	2a01      	cmp	r2, #1
 8011176:	f300 80cd 	bgt.w	8011314 <_dtoa_r+0x8a4>
 801117a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801117c:	2a00      	cmp	r2, #0
 801117e:	f000 80c1 	beq.w	8011304 <_dtoa_r+0x894>
 8011182:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8011186:	9c08      	ldr	r4, [sp, #32]
 8011188:	9e00      	ldr	r6, [sp, #0]
 801118a:	9a00      	ldr	r2, [sp, #0]
 801118c:	441a      	add	r2, r3
 801118e:	9200      	str	r2, [sp, #0]
 8011190:	9a06      	ldr	r2, [sp, #24]
 8011192:	2101      	movs	r1, #1
 8011194:	441a      	add	r2, r3
 8011196:	4648      	mov	r0, r9
 8011198:	9206      	str	r2, [sp, #24]
 801119a:	f000 fb77 	bl	801188c <__i2b>
 801119e:	4605      	mov	r5, r0
 80111a0:	b166      	cbz	r6, 80111bc <_dtoa_r+0x74c>
 80111a2:	9b06      	ldr	r3, [sp, #24]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	dd09      	ble.n	80111bc <_dtoa_r+0x74c>
 80111a8:	42b3      	cmp	r3, r6
 80111aa:	9a00      	ldr	r2, [sp, #0]
 80111ac:	bfa8      	it	ge
 80111ae:	4633      	movge	r3, r6
 80111b0:	1ad2      	subs	r2, r2, r3
 80111b2:	9200      	str	r2, [sp, #0]
 80111b4:	9a06      	ldr	r2, [sp, #24]
 80111b6:	1af6      	subs	r6, r6, r3
 80111b8:	1ad3      	subs	r3, r2, r3
 80111ba:	9306      	str	r3, [sp, #24]
 80111bc:	9b08      	ldr	r3, [sp, #32]
 80111be:	b30b      	cbz	r3, 8011204 <_dtoa_r+0x794>
 80111c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	f000 80c6 	beq.w	8011354 <_dtoa_r+0x8e4>
 80111c8:	2c00      	cmp	r4, #0
 80111ca:	f000 80c0 	beq.w	801134e <_dtoa_r+0x8de>
 80111ce:	4629      	mov	r1, r5
 80111d0:	4622      	mov	r2, r4
 80111d2:	4648      	mov	r0, r9
 80111d4:	f000 fc12 	bl	80119fc <__pow5mult>
 80111d8:	9a02      	ldr	r2, [sp, #8]
 80111da:	4601      	mov	r1, r0
 80111dc:	4605      	mov	r5, r0
 80111de:	4648      	mov	r0, r9
 80111e0:	f000 fb6a 	bl	80118b8 <__multiply>
 80111e4:	9902      	ldr	r1, [sp, #8]
 80111e6:	4680      	mov	r8, r0
 80111e8:	4648      	mov	r0, r9
 80111ea:	f000 fa9b 	bl	8011724 <_Bfree>
 80111ee:	9b08      	ldr	r3, [sp, #32]
 80111f0:	1b1b      	subs	r3, r3, r4
 80111f2:	9308      	str	r3, [sp, #32]
 80111f4:	f000 80b1 	beq.w	801135a <_dtoa_r+0x8ea>
 80111f8:	9a08      	ldr	r2, [sp, #32]
 80111fa:	4641      	mov	r1, r8
 80111fc:	4648      	mov	r0, r9
 80111fe:	f000 fbfd 	bl	80119fc <__pow5mult>
 8011202:	9002      	str	r0, [sp, #8]
 8011204:	2101      	movs	r1, #1
 8011206:	4648      	mov	r0, r9
 8011208:	f000 fb40 	bl	801188c <__i2b>
 801120c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801120e:	4604      	mov	r4, r0
 8011210:	2b00      	cmp	r3, #0
 8011212:	f000 81d8 	beq.w	80115c6 <_dtoa_r+0xb56>
 8011216:	461a      	mov	r2, r3
 8011218:	4601      	mov	r1, r0
 801121a:	4648      	mov	r0, r9
 801121c:	f000 fbee 	bl	80119fc <__pow5mult>
 8011220:	9b07      	ldr	r3, [sp, #28]
 8011222:	2b01      	cmp	r3, #1
 8011224:	4604      	mov	r4, r0
 8011226:	f300 809f 	bgt.w	8011368 <_dtoa_r+0x8f8>
 801122a:	9b04      	ldr	r3, [sp, #16]
 801122c:	2b00      	cmp	r3, #0
 801122e:	f040 8097 	bne.w	8011360 <_dtoa_r+0x8f0>
 8011232:	9b05      	ldr	r3, [sp, #20]
 8011234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011238:	2b00      	cmp	r3, #0
 801123a:	f040 8093 	bne.w	8011364 <_dtoa_r+0x8f4>
 801123e:	9b05      	ldr	r3, [sp, #20]
 8011240:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011244:	0d1b      	lsrs	r3, r3, #20
 8011246:	051b      	lsls	r3, r3, #20
 8011248:	b133      	cbz	r3, 8011258 <_dtoa_r+0x7e8>
 801124a:	9b00      	ldr	r3, [sp, #0]
 801124c:	3301      	adds	r3, #1
 801124e:	9300      	str	r3, [sp, #0]
 8011250:	9b06      	ldr	r3, [sp, #24]
 8011252:	3301      	adds	r3, #1
 8011254:	9306      	str	r3, [sp, #24]
 8011256:	2301      	movs	r3, #1
 8011258:	9308      	str	r3, [sp, #32]
 801125a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801125c:	2b00      	cmp	r3, #0
 801125e:	f000 81b8 	beq.w	80115d2 <_dtoa_r+0xb62>
 8011262:	6923      	ldr	r3, [r4, #16]
 8011264:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011268:	6918      	ldr	r0, [r3, #16]
 801126a:	f000 fac3 	bl	80117f4 <__hi0bits>
 801126e:	f1c0 0020 	rsb	r0, r0, #32
 8011272:	9b06      	ldr	r3, [sp, #24]
 8011274:	4418      	add	r0, r3
 8011276:	f010 001f 	ands.w	r0, r0, #31
 801127a:	f000 8082 	beq.w	8011382 <_dtoa_r+0x912>
 801127e:	f1c0 0320 	rsb	r3, r0, #32
 8011282:	2b04      	cmp	r3, #4
 8011284:	dd73      	ble.n	801136e <_dtoa_r+0x8fe>
 8011286:	9b00      	ldr	r3, [sp, #0]
 8011288:	f1c0 001c 	rsb	r0, r0, #28
 801128c:	4403      	add	r3, r0
 801128e:	9300      	str	r3, [sp, #0]
 8011290:	9b06      	ldr	r3, [sp, #24]
 8011292:	4403      	add	r3, r0
 8011294:	4406      	add	r6, r0
 8011296:	9306      	str	r3, [sp, #24]
 8011298:	9b00      	ldr	r3, [sp, #0]
 801129a:	2b00      	cmp	r3, #0
 801129c:	dd05      	ble.n	80112aa <_dtoa_r+0x83a>
 801129e:	9902      	ldr	r1, [sp, #8]
 80112a0:	461a      	mov	r2, r3
 80112a2:	4648      	mov	r0, r9
 80112a4:	f000 fc04 	bl	8011ab0 <__lshift>
 80112a8:	9002      	str	r0, [sp, #8]
 80112aa:	9b06      	ldr	r3, [sp, #24]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	dd05      	ble.n	80112bc <_dtoa_r+0x84c>
 80112b0:	4621      	mov	r1, r4
 80112b2:	461a      	mov	r2, r3
 80112b4:	4648      	mov	r0, r9
 80112b6:	f000 fbfb 	bl	8011ab0 <__lshift>
 80112ba:	4604      	mov	r4, r0
 80112bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d061      	beq.n	8011386 <_dtoa_r+0x916>
 80112c2:	9802      	ldr	r0, [sp, #8]
 80112c4:	4621      	mov	r1, r4
 80112c6:	f000 fc5f 	bl	8011b88 <__mcmp>
 80112ca:	2800      	cmp	r0, #0
 80112cc:	da5b      	bge.n	8011386 <_dtoa_r+0x916>
 80112ce:	2300      	movs	r3, #0
 80112d0:	9902      	ldr	r1, [sp, #8]
 80112d2:	220a      	movs	r2, #10
 80112d4:	4648      	mov	r0, r9
 80112d6:	f000 fa47 	bl	8011768 <__multadd>
 80112da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112dc:	9002      	str	r0, [sp, #8]
 80112de:	f107 38ff 	add.w	r8, r7, #4294967295
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	f000 8177 	beq.w	80115d6 <_dtoa_r+0xb66>
 80112e8:	4629      	mov	r1, r5
 80112ea:	2300      	movs	r3, #0
 80112ec:	220a      	movs	r2, #10
 80112ee:	4648      	mov	r0, r9
 80112f0:	f000 fa3a 	bl	8011768 <__multadd>
 80112f4:	f1bb 0f00 	cmp.w	fp, #0
 80112f8:	4605      	mov	r5, r0
 80112fa:	dc6f      	bgt.n	80113dc <_dtoa_r+0x96c>
 80112fc:	9b07      	ldr	r3, [sp, #28]
 80112fe:	2b02      	cmp	r3, #2
 8011300:	dc49      	bgt.n	8011396 <_dtoa_r+0x926>
 8011302:	e06b      	b.n	80113dc <_dtoa_r+0x96c>
 8011304:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011306:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801130a:	e73c      	b.n	8011186 <_dtoa_r+0x716>
 801130c:	3fe00000 	.word	0x3fe00000
 8011310:	40240000 	.word	0x40240000
 8011314:	9b03      	ldr	r3, [sp, #12]
 8011316:	1e5c      	subs	r4, r3, #1
 8011318:	9b08      	ldr	r3, [sp, #32]
 801131a:	42a3      	cmp	r3, r4
 801131c:	db09      	blt.n	8011332 <_dtoa_r+0x8c2>
 801131e:	1b1c      	subs	r4, r3, r4
 8011320:	9b03      	ldr	r3, [sp, #12]
 8011322:	2b00      	cmp	r3, #0
 8011324:	f6bf af30 	bge.w	8011188 <_dtoa_r+0x718>
 8011328:	9b00      	ldr	r3, [sp, #0]
 801132a:	9a03      	ldr	r2, [sp, #12]
 801132c:	1a9e      	subs	r6, r3, r2
 801132e:	2300      	movs	r3, #0
 8011330:	e72b      	b.n	801118a <_dtoa_r+0x71a>
 8011332:	9b08      	ldr	r3, [sp, #32]
 8011334:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011336:	9408      	str	r4, [sp, #32]
 8011338:	1ae3      	subs	r3, r4, r3
 801133a:	441a      	add	r2, r3
 801133c:	9e00      	ldr	r6, [sp, #0]
 801133e:	9b03      	ldr	r3, [sp, #12]
 8011340:	920d      	str	r2, [sp, #52]	@ 0x34
 8011342:	2400      	movs	r4, #0
 8011344:	e721      	b.n	801118a <_dtoa_r+0x71a>
 8011346:	9c08      	ldr	r4, [sp, #32]
 8011348:	9e00      	ldr	r6, [sp, #0]
 801134a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801134c:	e728      	b.n	80111a0 <_dtoa_r+0x730>
 801134e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011352:	e751      	b.n	80111f8 <_dtoa_r+0x788>
 8011354:	9a08      	ldr	r2, [sp, #32]
 8011356:	9902      	ldr	r1, [sp, #8]
 8011358:	e750      	b.n	80111fc <_dtoa_r+0x78c>
 801135a:	f8cd 8008 	str.w	r8, [sp, #8]
 801135e:	e751      	b.n	8011204 <_dtoa_r+0x794>
 8011360:	2300      	movs	r3, #0
 8011362:	e779      	b.n	8011258 <_dtoa_r+0x7e8>
 8011364:	9b04      	ldr	r3, [sp, #16]
 8011366:	e777      	b.n	8011258 <_dtoa_r+0x7e8>
 8011368:	2300      	movs	r3, #0
 801136a:	9308      	str	r3, [sp, #32]
 801136c:	e779      	b.n	8011262 <_dtoa_r+0x7f2>
 801136e:	d093      	beq.n	8011298 <_dtoa_r+0x828>
 8011370:	9a00      	ldr	r2, [sp, #0]
 8011372:	331c      	adds	r3, #28
 8011374:	441a      	add	r2, r3
 8011376:	9200      	str	r2, [sp, #0]
 8011378:	9a06      	ldr	r2, [sp, #24]
 801137a:	441a      	add	r2, r3
 801137c:	441e      	add	r6, r3
 801137e:	9206      	str	r2, [sp, #24]
 8011380:	e78a      	b.n	8011298 <_dtoa_r+0x828>
 8011382:	4603      	mov	r3, r0
 8011384:	e7f4      	b.n	8011370 <_dtoa_r+0x900>
 8011386:	9b03      	ldr	r3, [sp, #12]
 8011388:	2b00      	cmp	r3, #0
 801138a:	46b8      	mov	r8, r7
 801138c:	dc20      	bgt.n	80113d0 <_dtoa_r+0x960>
 801138e:	469b      	mov	fp, r3
 8011390:	9b07      	ldr	r3, [sp, #28]
 8011392:	2b02      	cmp	r3, #2
 8011394:	dd1e      	ble.n	80113d4 <_dtoa_r+0x964>
 8011396:	f1bb 0f00 	cmp.w	fp, #0
 801139a:	f47f adb1 	bne.w	8010f00 <_dtoa_r+0x490>
 801139e:	4621      	mov	r1, r4
 80113a0:	465b      	mov	r3, fp
 80113a2:	2205      	movs	r2, #5
 80113a4:	4648      	mov	r0, r9
 80113a6:	f000 f9df 	bl	8011768 <__multadd>
 80113aa:	4601      	mov	r1, r0
 80113ac:	4604      	mov	r4, r0
 80113ae:	9802      	ldr	r0, [sp, #8]
 80113b0:	f000 fbea 	bl	8011b88 <__mcmp>
 80113b4:	2800      	cmp	r0, #0
 80113b6:	f77f ada3 	ble.w	8010f00 <_dtoa_r+0x490>
 80113ba:	4656      	mov	r6, sl
 80113bc:	2331      	movs	r3, #49	@ 0x31
 80113be:	f806 3b01 	strb.w	r3, [r6], #1
 80113c2:	f108 0801 	add.w	r8, r8, #1
 80113c6:	e59f      	b.n	8010f08 <_dtoa_r+0x498>
 80113c8:	9c03      	ldr	r4, [sp, #12]
 80113ca:	46b8      	mov	r8, r7
 80113cc:	4625      	mov	r5, r4
 80113ce:	e7f4      	b.n	80113ba <_dtoa_r+0x94a>
 80113d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80113d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	f000 8101 	beq.w	80115de <_dtoa_r+0xb6e>
 80113dc:	2e00      	cmp	r6, #0
 80113de:	dd05      	ble.n	80113ec <_dtoa_r+0x97c>
 80113e0:	4629      	mov	r1, r5
 80113e2:	4632      	mov	r2, r6
 80113e4:	4648      	mov	r0, r9
 80113e6:	f000 fb63 	bl	8011ab0 <__lshift>
 80113ea:	4605      	mov	r5, r0
 80113ec:	9b08      	ldr	r3, [sp, #32]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d05c      	beq.n	80114ac <_dtoa_r+0xa3c>
 80113f2:	6869      	ldr	r1, [r5, #4]
 80113f4:	4648      	mov	r0, r9
 80113f6:	f000 f955 	bl	80116a4 <_Balloc>
 80113fa:	4606      	mov	r6, r0
 80113fc:	b928      	cbnz	r0, 801140a <_dtoa_r+0x99a>
 80113fe:	4b82      	ldr	r3, [pc, #520]	@ (8011608 <_dtoa_r+0xb98>)
 8011400:	4602      	mov	r2, r0
 8011402:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011406:	f7ff bb4a 	b.w	8010a9e <_dtoa_r+0x2e>
 801140a:	692a      	ldr	r2, [r5, #16]
 801140c:	3202      	adds	r2, #2
 801140e:	0092      	lsls	r2, r2, #2
 8011410:	f105 010c 	add.w	r1, r5, #12
 8011414:	300c      	adds	r0, #12
 8011416:	f7ff fa92 	bl	801093e <memcpy>
 801141a:	2201      	movs	r2, #1
 801141c:	4631      	mov	r1, r6
 801141e:	4648      	mov	r0, r9
 8011420:	f000 fb46 	bl	8011ab0 <__lshift>
 8011424:	f10a 0301 	add.w	r3, sl, #1
 8011428:	9300      	str	r3, [sp, #0]
 801142a:	eb0a 030b 	add.w	r3, sl, fp
 801142e:	9308      	str	r3, [sp, #32]
 8011430:	9b04      	ldr	r3, [sp, #16]
 8011432:	f003 0301 	and.w	r3, r3, #1
 8011436:	462f      	mov	r7, r5
 8011438:	9306      	str	r3, [sp, #24]
 801143a:	4605      	mov	r5, r0
 801143c:	9b00      	ldr	r3, [sp, #0]
 801143e:	9802      	ldr	r0, [sp, #8]
 8011440:	4621      	mov	r1, r4
 8011442:	f103 3bff 	add.w	fp, r3, #4294967295
 8011446:	f7ff fa88 	bl	801095a <quorem>
 801144a:	4603      	mov	r3, r0
 801144c:	3330      	adds	r3, #48	@ 0x30
 801144e:	9003      	str	r0, [sp, #12]
 8011450:	4639      	mov	r1, r7
 8011452:	9802      	ldr	r0, [sp, #8]
 8011454:	9309      	str	r3, [sp, #36]	@ 0x24
 8011456:	f000 fb97 	bl	8011b88 <__mcmp>
 801145a:	462a      	mov	r2, r5
 801145c:	9004      	str	r0, [sp, #16]
 801145e:	4621      	mov	r1, r4
 8011460:	4648      	mov	r0, r9
 8011462:	f000 fbad 	bl	8011bc0 <__mdiff>
 8011466:	68c2      	ldr	r2, [r0, #12]
 8011468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801146a:	4606      	mov	r6, r0
 801146c:	bb02      	cbnz	r2, 80114b0 <_dtoa_r+0xa40>
 801146e:	4601      	mov	r1, r0
 8011470:	9802      	ldr	r0, [sp, #8]
 8011472:	f000 fb89 	bl	8011b88 <__mcmp>
 8011476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011478:	4602      	mov	r2, r0
 801147a:	4631      	mov	r1, r6
 801147c:	4648      	mov	r0, r9
 801147e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011480:	9309      	str	r3, [sp, #36]	@ 0x24
 8011482:	f000 f94f 	bl	8011724 <_Bfree>
 8011486:	9b07      	ldr	r3, [sp, #28]
 8011488:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801148a:	9e00      	ldr	r6, [sp, #0]
 801148c:	ea42 0103 	orr.w	r1, r2, r3
 8011490:	9b06      	ldr	r3, [sp, #24]
 8011492:	4319      	orrs	r1, r3
 8011494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011496:	d10d      	bne.n	80114b4 <_dtoa_r+0xa44>
 8011498:	2b39      	cmp	r3, #57	@ 0x39
 801149a:	d027      	beq.n	80114ec <_dtoa_r+0xa7c>
 801149c:	9a04      	ldr	r2, [sp, #16]
 801149e:	2a00      	cmp	r2, #0
 80114a0:	dd01      	ble.n	80114a6 <_dtoa_r+0xa36>
 80114a2:	9b03      	ldr	r3, [sp, #12]
 80114a4:	3331      	adds	r3, #49	@ 0x31
 80114a6:	f88b 3000 	strb.w	r3, [fp]
 80114aa:	e52e      	b.n	8010f0a <_dtoa_r+0x49a>
 80114ac:	4628      	mov	r0, r5
 80114ae:	e7b9      	b.n	8011424 <_dtoa_r+0x9b4>
 80114b0:	2201      	movs	r2, #1
 80114b2:	e7e2      	b.n	801147a <_dtoa_r+0xa0a>
 80114b4:	9904      	ldr	r1, [sp, #16]
 80114b6:	2900      	cmp	r1, #0
 80114b8:	db04      	blt.n	80114c4 <_dtoa_r+0xa54>
 80114ba:	9807      	ldr	r0, [sp, #28]
 80114bc:	4301      	orrs	r1, r0
 80114be:	9806      	ldr	r0, [sp, #24]
 80114c0:	4301      	orrs	r1, r0
 80114c2:	d120      	bne.n	8011506 <_dtoa_r+0xa96>
 80114c4:	2a00      	cmp	r2, #0
 80114c6:	ddee      	ble.n	80114a6 <_dtoa_r+0xa36>
 80114c8:	9902      	ldr	r1, [sp, #8]
 80114ca:	9300      	str	r3, [sp, #0]
 80114cc:	2201      	movs	r2, #1
 80114ce:	4648      	mov	r0, r9
 80114d0:	f000 faee 	bl	8011ab0 <__lshift>
 80114d4:	4621      	mov	r1, r4
 80114d6:	9002      	str	r0, [sp, #8]
 80114d8:	f000 fb56 	bl	8011b88 <__mcmp>
 80114dc:	2800      	cmp	r0, #0
 80114de:	9b00      	ldr	r3, [sp, #0]
 80114e0:	dc02      	bgt.n	80114e8 <_dtoa_r+0xa78>
 80114e2:	d1e0      	bne.n	80114a6 <_dtoa_r+0xa36>
 80114e4:	07da      	lsls	r2, r3, #31
 80114e6:	d5de      	bpl.n	80114a6 <_dtoa_r+0xa36>
 80114e8:	2b39      	cmp	r3, #57	@ 0x39
 80114ea:	d1da      	bne.n	80114a2 <_dtoa_r+0xa32>
 80114ec:	2339      	movs	r3, #57	@ 0x39
 80114ee:	f88b 3000 	strb.w	r3, [fp]
 80114f2:	4633      	mov	r3, r6
 80114f4:	461e      	mov	r6, r3
 80114f6:	3b01      	subs	r3, #1
 80114f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80114fc:	2a39      	cmp	r2, #57	@ 0x39
 80114fe:	d04e      	beq.n	801159e <_dtoa_r+0xb2e>
 8011500:	3201      	adds	r2, #1
 8011502:	701a      	strb	r2, [r3, #0]
 8011504:	e501      	b.n	8010f0a <_dtoa_r+0x49a>
 8011506:	2a00      	cmp	r2, #0
 8011508:	dd03      	ble.n	8011512 <_dtoa_r+0xaa2>
 801150a:	2b39      	cmp	r3, #57	@ 0x39
 801150c:	d0ee      	beq.n	80114ec <_dtoa_r+0xa7c>
 801150e:	3301      	adds	r3, #1
 8011510:	e7c9      	b.n	80114a6 <_dtoa_r+0xa36>
 8011512:	9a00      	ldr	r2, [sp, #0]
 8011514:	9908      	ldr	r1, [sp, #32]
 8011516:	f802 3c01 	strb.w	r3, [r2, #-1]
 801151a:	428a      	cmp	r2, r1
 801151c:	d028      	beq.n	8011570 <_dtoa_r+0xb00>
 801151e:	9902      	ldr	r1, [sp, #8]
 8011520:	2300      	movs	r3, #0
 8011522:	220a      	movs	r2, #10
 8011524:	4648      	mov	r0, r9
 8011526:	f000 f91f 	bl	8011768 <__multadd>
 801152a:	42af      	cmp	r7, r5
 801152c:	9002      	str	r0, [sp, #8]
 801152e:	f04f 0300 	mov.w	r3, #0
 8011532:	f04f 020a 	mov.w	r2, #10
 8011536:	4639      	mov	r1, r7
 8011538:	4648      	mov	r0, r9
 801153a:	d107      	bne.n	801154c <_dtoa_r+0xadc>
 801153c:	f000 f914 	bl	8011768 <__multadd>
 8011540:	4607      	mov	r7, r0
 8011542:	4605      	mov	r5, r0
 8011544:	9b00      	ldr	r3, [sp, #0]
 8011546:	3301      	adds	r3, #1
 8011548:	9300      	str	r3, [sp, #0]
 801154a:	e777      	b.n	801143c <_dtoa_r+0x9cc>
 801154c:	f000 f90c 	bl	8011768 <__multadd>
 8011550:	4629      	mov	r1, r5
 8011552:	4607      	mov	r7, r0
 8011554:	2300      	movs	r3, #0
 8011556:	220a      	movs	r2, #10
 8011558:	4648      	mov	r0, r9
 801155a:	f000 f905 	bl	8011768 <__multadd>
 801155e:	4605      	mov	r5, r0
 8011560:	e7f0      	b.n	8011544 <_dtoa_r+0xad4>
 8011562:	f1bb 0f00 	cmp.w	fp, #0
 8011566:	bfcc      	ite	gt
 8011568:	465e      	movgt	r6, fp
 801156a:	2601      	movle	r6, #1
 801156c:	4456      	add	r6, sl
 801156e:	2700      	movs	r7, #0
 8011570:	9902      	ldr	r1, [sp, #8]
 8011572:	9300      	str	r3, [sp, #0]
 8011574:	2201      	movs	r2, #1
 8011576:	4648      	mov	r0, r9
 8011578:	f000 fa9a 	bl	8011ab0 <__lshift>
 801157c:	4621      	mov	r1, r4
 801157e:	9002      	str	r0, [sp, #8]
 8011580:	f000 fb02 	bl	8011b88 <__mcmp>
 8011584:	2800      	cmp	r0, #0
 8011586:	dcb4      	bgt.n	80114f2 <_dtoa_r+0xa82>
 8011588:	d102      	bne.n	8011590 <_dtoa_r+0xb20>
 801158a:	9b00      	ldr	r3, [sp, #0]
 801158c:	07db      	lsls	r3, r3, #31
 801158e:	d4b0      	bmi.n	80114f2 <_dtoa_r+0xa82>
 8011590:	4633      	mov	r3, r6
 8011592:	461e      	mov	r6, r3
 8011594:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011598:	2a30      	cmp	r2, #48	@ 0x30
 801159a:	d0fa      	beq.n	8011592 <_dtoa_r+0xb22>
 801159c:	e4b5      	b.n	8010f0a <_dtoa_r+0x49a>
 801159e:	459a      	cmp	sl, r3
 80115a0:	d1a8      	bne.n	80114f4 <_dtoa_r+0xa84>
 80115a2:	2331      	movs	r3, #49	@ 0x31
 80115a4:	f108 0801 	add.w	r8, r8, #1
 80115a8:	f88a 3000 	strb.w	r3, [sl]
 80115ac:	e4ad      	b.n	8010f0a <_dtoa_r+0x49a>
 80115ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80115b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801160c <_dtoa_r+0xb9c>
 80115b4:	b11b      	cbz	r3, 80115be <_dtoa_r+0xb4e>
 80115b6:	f10a 0308 	add.w	r3, sl, #8
 80115ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80115bc:	6013      	str	r3, [r2, #0]
 80115be:	4650      	mov	r0, sl
 80115c0:	b017      	add	sp, #92	@ 0x5c
 80115c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115c6:	9b07      	ldr	r3, [sp, #28]
 80115c8:	2b01      	cmp	r3, #1
 80115ca:	f77f ae2e 	ble.w	801122a <_dtoa_r+0x7ba>
 80115ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80115d0:	9308      	str	r3, [sp, #32]
 80115d2:	2001      	movs	r0, #1
 80115d4:	e64d      	b.n	8011272 <_dtoa_r+0x802>
 80115d6:	f1bb 0f00 	cmp.w	fp, #0
 80115da:	f77f aed9 	ble.w	8011390 <_dtoa_r+0x920>
 80115de:	4656      	mov	r6, sl
 80115e0:	9802      	ldr	r0, [sp, #8]
 80115e2:	4621      	mov	r1, r4
 80115e4:	f7ff f9b9 	bl	801095a <quorem>
 80115e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80115ec:	f806 3b01 	strb.w	r3, [r6], #1
 80115f0:	eba6 020a 	sub.w	r2, r6, sl
 80115f4:	4593      	cmp	fp, r2
 80115f6:	ddb4      	ble.n	8011562 <_dtoa_r+0xaf2>
 80115f8:	9902      	ldr	r1, [sp, #8]
 80115fa:	2300      	movs	r3, #0
 80115fc:	220a      	movs	r2, #10
 80115fe:	4648      	mov	r0, r9
 8011600:	f000 f8b2 	bl	8011768 <__multadd>
 8011604:	9002      	str	r0, [sp, #8]
 8011606:	e7eb      	b.n	80115e0 <_dtoa_r+0xb70>
 8011608:	080154b4 	.word	0x080154b4
 801160c:	08015438 	.word	0x08015438

08011610 <_free_r>:
 8011610:	b538      	push	{r3, r4, r5, lr}
 8011612:	4605      	mov	r5, r0
 8011614:	2900      	cmp	r1, #0
 8011616:	d041      	beq.n	801169c <_free_r+0x8c>
 8011618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801161c:	1f0c      	subs	r4, r1, #4
 801161e:	2b00      	cmp	r3, #0
 8011620:	bfb8      	it	lt
 8011622:	18e4      	addlt	r4, r4, r3
 8011624:	f7fe fa1c 	bl	800fa60 <__malloc_lock>
 8011628:	4a1d      	ldr	r2, [pc, #116]	@ (80116a0 <_free_r+0x90>)
 801162a:	6813      	ldr	r3, [r2, #0]
 801162c:	b933      	cbnz	r3, 801163c <_free_r+0x2c>
 801162e:	6063      	str	r3, [r4, #4]
 8011630:	6014      	str	r4, [r2, #0]
 8011632:	4628      	mov	r0, r5
 8011634:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011638:	f7fe ba18 	b.w	800fa6c <__malloc_unlock>
 801163c:	42a3      	cmp	r3, r4
 801163e:	d908      	bls.n	8011652 <_free_r+0x42>
 8011640:	6820      	ldr	r0, [r4, #0]
 8011642:	1821      	adds	r1, r4, r0
 8011644:	428b      	cmp	r3, r1
 8011646:	bf01      	itttt	eq
 8011648:	6819      	ldreq	r1, [r3, #0]
 801164a:	685b      	ldreq	r3, [r3, #4]
 801164c:	1809      	addeq	r1, r1, r0
 801164e:	6021      	streq	r1, [r4, #0]
 8011650:	e7ed      	b.n	801162e <_free_r+0x1e>
 8011652:	461a      	mov	r2, r3
 8011654:	685b      	ldr	r3, [r3, #4]
 8011656:	b10b      	cbz	r3, 801165c <_free_r+0x4c>
 8011658:	42a3      	cmp	r3, r4
 801165a:	d9fa      	bls.n	8011652 <_free_r+0x42>
 801165c:	6811      	ldr	r1, [r2, #0]
 801165e:	1850      	adds	r0, r2, r1
 8011660:	42a0      	cmp	r0, r4
 8011662:	d10b      	bne.n	801167c <_free_r+0x6c>
 8011664:	6820      	ldr	r0, [r4, #0]
 8011666:	4401      	add	r1, r0
 8011668:	1850      	adds	r0, r2, r1
 801166a:	4283      	cmp	r3, r0
 801166c:	6011      	str	r1, [r2, #0]
 801166e:	d1e0      	bne.n	8011632 <_free_r+0x22>
 8011670:	6818      	ldr	r0, [r3, #0]
 8011672:	685b      	ldr	r3, [r3, #4]
 8011674:	6053      	str	r3, [r2, #4]
 8011676:	4408      	add	r0, r1
 8011678:	6010      	str	r0, [r2, #0]
 801167a:	e7da      	b.n	8011632 <_free_r+0x22>
 801167c:	d902      	bls.n	8011684 <_free_r+0x74>
 801167e:	230c      	movs	r3, #12
 8011680:	602b      	str	r3, [r5, #0]
 8011682:	e7d6      	b.n	8011632 <_free_r+0x22>
 8011684:	6820      	ldr	r0, [r4, #0]
 8011686:	1821      	adds	r1, r4, r0
 8011688:	428b      	cmp	r3, r1
 801168a:	bf04      	itt	eq
 801168c:	6819      	ldreq	r1, [r3, #0]
 801168e:	685b      	ldreq	r3, [r3, #4]
 8011690:	6063      	str	r3, [r4, #4]
 8011692:	bf04      	itt	eq
 8011694:	1809      	addeq	r1, r1, r0
 8011696:	6021      	streq	r1, [r4, #0]
 8011698:	6054      	str	r4, [r2, #4]
 801169a:	e7ca      	b.n	8011632 <_free_r+0x22>
 801169c:	bd38      	pop	{r3, r4, r5, pc}
 801169e:	bf00      	nop
 80116a0:	20007040 	.word	0x20007040

080116a4 <_Balloc>:
 80116a4:	b570      	push	{r4, r5, r6, lr}
 80116a6:	69c6      	ldr	r6, [r0, #28]
 80116a8:	4604      	mov	r4, r0
 80116aa:	460d      	mov	r5, r1
 80116ac:	b976      	cbnz	r6, 80116cc <_Balloc+0x28>
 80116ae:	2010      	movs	r0, #16
 80116b0:	f7fe f924 	bl	800f8fc <malloc>
 80116b4:	4602      	mov	r2, r0
 80116b6:	61e0      	str	r0, [r4, #28]
 80116b8:	b920      	cbnz	r0, 80116c4 <_Balloc+0x20>
 80116ba:	4b18      	ldr	r3, [pc, #96]	@ (801171c <_Balloc+0x78>)
 80116bc:	4818      	ldr	r0, [pc, #96]	@ (8011720 <_Balloc+0x7c>)
 80116be:	216b      	movs	r1, #107	@ 0x6b
 80116c0:	f000 ff44 	bl	801254c <__assert_func>
 80116c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80116c8:	6006      	str	r6, [r0, #0]
 80116ca:	60c6      	str	r6, [r0, #12]
 80116cc:	69e6      	ldr	r6, [r4, #28]
 80116ce:	68f3      	ldr	r3, [r6, #12]
 80116d0:	b183      	cbz	r3, 80116f4 <_Balloc+0x50>
 80116d2:	69e3      	ldr	r3, [r4, #28]
 80116d4:	68db      	ldr	r3, [r3, #12]
 80116d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80116da:	b9b8      	cbnz	r0, 801170c <_Balloc+0x68>
 80116dc:	2101      	movs	r1, #1
 80116de:	fa01 f605 	lsl.w	r6, r1, r5
 80116e2:	1d72      	adds	r2, r6, #5
 80116e4:	0092      	lsls	r2, r2, #2
 80116e6:	4620      	mov	r0, r4
 80116e8:	f000 ff4e 	bl	8012588 <_calloc_r>
 80116ec:	b160      	cbz	r0, 8011708 <_Balloc+0x64>
 80116ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80116f2:	e00e      	b.n	8011712 <_Balloc+0x6e>
 80116f4:	2221      	movs	r2, #33	@ 0x21
 80116f6:	2104      	movs	r1, #4
 80116f8:	4620      	mov	r0, r4
 80116fa:	f000 ff45 	bl	8012588 <_calloc_r>
 80116fe:	69e3      	ldr	r3, [r4, #28]
 8011700:	60f0      	str	r0, [r6, #12]
 8011702:	68db      	ldr	r3, [r3, #12]
 8011704:	2b00      	cmp	r3, #0
 8011706:	d1e4      	bne.n	80116d2 <_Balloc+0x2e>
 8011708:	2000      	movs	r0, #0
 801170a:	bd70      	pop	{r4, r5, r6, pc}
 801170c:	6802      	ldr	r2, [r0, #0]
 801170e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011712:	2300      	movs	r3, #0
 8011714:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011718:	e7f7      	b.n	801170a <_Balloc+0x66>
 801171a:	bf00      	nop
 801171c:	08015445 	.word	0x08015445
 8011720:	080154c5 	.word	0x080154c5

08011724 <_Bfree>:
 8011724:	b570      	push	{r4, r5, r6, lr}
 8011726:	69c6      	ldr	r6, [r0, #28]
 8011728:	4605      	mov	r5, r0
 801172a:	460c      	mov	r4, r1
 801172c:	b976      	cbnz	r6, 801174c <_Bfree+0x28>
 801172e:	2010      	movs	r0, #16
 8011730:	f7fe f8e4 	bl	800f8fc <malloc>
 8011734:	4602      	mov	r2, r0
 8011736:	61e8      	str	r0, [r5, #28]
 8011738:	b920      	cbnz	r0, 8011744 <_Bfree+0x20>
 801173a:	4b09      	ldr	r3, [pc, #36]	@ (8011760 <_Bfree+0x3c>)
 801173c:	4809      	ldr	r0, [pc, #36]	@ (8011764 <_Bfree+0x40>)
 801173e:	218f      	movs	r1, #143	@ 0x8f
 8011740:	f000 ff04 	bl	801254c <__assert_func>
 8011744:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011748:	6006      	str	r6, [r0, #0]
 801174a:	60c6      	str	r6, [r0, #12]
 801174c:	b13c      	cbz	r4, 801175e <_Bfree+0x3a>
 801174e:	69eb      	ldr	r3, [r5, #28]
 8011750:	6862      	ldr	r2, [r4, #4]
 8011752:	68db      	ldr	r3, [r3, #12]
 8011754:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011758:	6021      	str	r1, [r4, #0]
 801175a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801175e:	bd70      	pop	{r4, r5, r6, pc}
 8011760:	08015445 	.word	0x08015445
 8011764:	080154c5 	.word	0x080154c5

08011768 <__multadd>:
 8011768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801176c:	690d      	ldr	r5, [r1, #16]
 801176e:	4607      	mov	r7, r0
 8011770:	460c      	mov	r4, r1
 8011772:	461e      	mov	r6, r3
 8011774:	f101 0c14 	add.w	ip, r1, #20
 8011778:	2000      	movs	r0, #0
 801177a:	f8dc 3000 	ldr.w	r3, [ip]
 801177e:	b299      	uxth	r1, r3
 8011780:	fb02 6101 	mla	r1, r2, r1, r6
 8011784:	0c1e      	lsrs	r6, r3, #16
 8011786:	0c0b      	lsrs	r3, r1, #16
 8011788:	fb02 3306 	mla	r3, r2, r6, r3
 801178c:	b289      	uxth	r1, r1
 801178e:	3001      	adds	r0, #1
 8011790:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011794:	4285      	cmp	r5, r0
 8011796:	f84c 1b04 	str.w	r1, [ip], #4
 801179a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801179e:	dcec      	bgt.n	801177a <__multadd+0x12>
 80117a0:	b30e      	cbz	r6, 80117e6 <__multadd+0x7e>
 80117a2:	68a3      	ldr	r3, [r4, #8]
 80117a4:	42ab      	cmp	r3, r5
 80117a6:	dc19      	bgt.n	80117dc <__multadd+0x74>
 80117a8:	6861      	ldr	r1, [r4, #4]
 80117aa:	4638      	mov	r0, r7
 80117ac:	3101      	adds	r1, #1
 80117ae:	f7ff ff79 	bl	80116a4 <_Balloc>
 80117b2:	4680      	mov	r8, r0
 80117b4:	b928      	cbnz	r0, 80117c2 <__multadd+0x5a>
 80117b6:	4602      	mov	r2, r0
 80117b8:	4b0c      	ldr	r3, [pc, #48]	@ (80117ec <__multadd+0x84>)
 80117ba:	480d      	ldr	r0, [pc, #52]	@ (80117f0 <__multadd+0x88>)
 80117bc:	21ba      	movs	r1, #186	@ 0xba
 80117be:	f000 fec5 	bl	801254c <__assert_func>
 80117c2:	6922      	ldr	r2, [r4, #16]
 80117c4:	3202      	adds	r2, #2
 80117c6:	f104 010c 	add.w	r1, r4, #12
 80117ca:	0092      	lsls	r2, r2, #2
 80117cc:	300c      	adds	r0, #12
 80117ce:	f7ff f8b6 	bl	801093e <memcpy>
 80117d2:	4621      	mov	r1, r4
 80117d4:	4638      	mov	r0, r7
 80117d6:	f7ff ffa5 	bl	8011724 <_Bfree>
 80117da:	4644      	mov	r4, r8
 80117dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80117e0:	3501      	adds	r5, #1
 80117e2:	615e      	str	r6, [r3, #20]
 80117e4:	6125      	str	r5, [r4, #16]
 80117e6:	4620      	mov	r0, r4
 80117e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117ec:	080154b4 	.word	0x080154b4
 80117f0:	080154c5 	.word	0x080154c5

080117f4 <__hi0bits>:
 80117f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80117f8:	4603      	mov	r3, r0
 80117fa:	bf36      	itet	cc
 80117fc:	0403      	lslcc	r3, r0, #16
 80117fe:	2000      	movcs	r0, #0
 8011800:	2010      	movcc	r0, #16
 8011802:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011806:	bf3c      	itt	cc
 8011808:	021b      	lslcc	r3, r3, #8
 801180a:	3008      	addcc	r0, #8
 801180c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011810:	bf3c      	itt	cc
 8011812:	011b      	lslcc	r3, r3, #4
 8011814:	3004      	addcc	r0, #4
 8011816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801181a:	bf3c      	itt	cc
 801181c:	009b      	lslcc	r3, r3, #2
 801181e:	3002      	addcc	r0, #2
 8011820:	2b00      	cmp	r3, #0
 8011822:	db05      	blt.n	8011830 <__hi0bits+0x3c>
 8011824:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011828:	f100 0001 	add.w	r0, r0, #1
 801182c:	bf08      	it	eq
 801182e:	2020      	moveq	r0, #32
 8011830:	4770      	bx	lr

08011832 <__lo0bits>:
 8011832:	6803      	ldr	r3, [r0, #0]
 8011834:	4602      	mov	r2, r0
 8011836:	f013 0007 	ands.w	r0, r3, #7
 801183a:	d00b      	beq.n	8011854 <__lo0bits+0x22>
 801183c:	07d9      	lsls	r1, r3, #31
 801183e:	d421      	bmi.n	8011884 <__lo0bits+0x52>
 8011840:	0798      	lsls	r0, r3, #30
 8011842:	bf49      	itett	mi
 8011844:	085b      	lsrmi	r3, r3, #1
 8011846:	089b      	lsrpl	r3, r3, #2
 8011848:	2001      	movmi	r0, #1
 801184a:	6013      	strmi	r3, [r2, #0]
 801184c:	bf5c      	itt	pl
 801184e:	6013      	strpl	r3, [r2, #0]
 8011850:	2002      	movpl	r0, #2
 8011852:	4770      	bx	lr
 8011854:	b299      	uxth	r1, r3
 8011856:	b909      	cbnz	r1, 801185c <__lo0bits+0x2a>
 8011858:	0c1b      	lsrs	r3, r3, #16
 801185a:	2010      	movs	r0, #16
 801185c:	b2d9      	uxtb	r1, r3
 801185e:	b909      	cbnz	r1, 8011864 <__lo0bits+0x32>
 8011860:	3008      	adds	r0, #8
 8011862:	0a1b      	lsrs	r3, r3, #8
 8011864:	0719      	lsls	r1, r3, #28
 8011866:	bf04      	itt	eq
 8011868:	091b      	lsreq	r3, r3, #4
 801186a:	3004      	addeq	r0, #4
 801186c:	0799      	lsls	r1, r3, #30
 801186e:	bf04      	itt	eq
 8011870:	089b      	lsreq	r3, r3, #2
 8011872:	3002      	addeq	r0, #2
 8011874:	07d9      	lsls	r1, r3, #31
 8011876:	d403      	bmi.n	8011880 <__lo0bits+0x4e>
 8011878:	085b      	lsrs	r3, r3, #1
 801187a:	f100 0001 	add.w	r0, r0, #1
 801187e:	d003      	beq.n	8011888 <__lo0bits+0x56>
 8011880:	6013      	str	r3, [r2, #0]
 8011882:	4770      	bx	lr
 8011884:	2000      	movs	r0, #0
 8011886:	4770      	bx	lr
 8011888:	2020      	movs	r0, #32
 801188a:	4770      	bx	lr

0801188c <__i2b>:
 801188c:	b510      	push	{r4, lr}
 801188e:	460c      	mov	r4, r1
 8011890:	2101      	movs	r1, #1
 8011892:	f7ff ff07 	bl	80116a4 <_Balloc>
 8011896:	4602      	mov	r2, r0
 8011898:	b928      	cbnz	r0, 80118a6 <__i2b+0x1a>
 801189a:	4b05      	ldr	r3, [pc, #20]	@ (80118b0 <__i2b+0x24>)
 801189c:	4805      	ldr	r0, [pc, #20]	@ (80118b4 <__i2b+0x28>)
 801189e:	f240 1145 	movw	r1, #325	@ 0x145
 80118a2:	f000 fe53 	bl	801254c <__assert_func>
 80118a6:	2301      	movs	r3, #1
 80118a8:	6144      	str	r4, [r0, #20]
 80118aa:	6103      	str	r3, [r0, #16]
 80118ac:	bd10      	pop	{r4, pc}
 80118ae:	bf00      	nop
 80118b0:	080154b4 	.word	0x080154b4
 80118b4:	080154c5 	.word	0x080154c5

080118b8 <__multiply>:
 80118b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118bc:	4617      	mov	r7, r2
 80118be:	690a      	ldr	r2, [r1, #16]
 80118c0:	693b      	ldr	r3, [r7, #16]
 80118c2:	429a      	cmp	r2, r3
 80118c4:	bfa8      	it	ge
 80118c6:	463b      	movge	r3, r7
 80118c8:	4689      	mov	r9, r1
 80118ca:	bfa4      	itt	ge
 80118cc:	460f      	movge	r7, r1
 80118ce:	4699      	movge	r9, r3
 80118d0:	693d      	ldr	r5, [r7, #16]
 80118d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80118d6:	68bb      	ldr	r3, [r7, #8]
 80118d8:	6879      	ldr	r1, [r7, #4]
 80118da:	eb05 060a 	add.w	r6, r5, sl
 80118de:	42b3      	cmp	r3, r6
 80118e0:	b085      	sub	sp, #20
 80118e2:	bfb8      	it	lt
 80118e4:	3101      	addlt	r1, #1
 80118e6:	f7ff fedd 	bl	80116a4 <_Balloc>
 80118ea:	b930      	cbnz	r0, 80118fa <__multiply+0x42>
 80118ec:	4602      	mov	r2, r0
 80118ee:	4b41      	ldr	r3, [pc, #260]	@ (80119f4 <__multiply+0x13c>)
 80118f0:	4841      	ldr	r0, [pc, #260]	@ (80119f8 <__multiply+0x140>)
 80118f2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80118f6:	f000 fe29 	bl	801254c <__assert_func>
 80118fa:	f100 0414 	add.w	r4, r0, #20
 80118fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011902:	4623      	mov	r3, r4
 8011904:	2200      	movs	r2, #0
 8011906:	4573      	cmp	r3, lr
 8011908:	d320      	bcc.n	801194c <__multiply+0x94>
 801190a:	f107 0814 	add.w	r8, r7, #20
 801190e:	f109 0114 	add.w	r1, r9, #20
 8011912:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011916:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801191a:	9302      	str	r3, [sp, #8]
 801191c:	1beb      	subs	r3, r5, r7
 801191e:	3b15      	subs	r3, #21
 8011920:	f023 0303 	bic.w	r3, r3, #3
 8011924:	3304      	adds	r3, #4
 8011926:	3715      	adds	r7, #21
 8011928:	42bd      	cmp	r5, r7
 801192a:	bf38      	it	cc
 801192c:	2304      	movcc	r3, #4
 801192e:	9301      	str	r3, [sp, #4]
 8011930:	9b02      	ldr	r3, [sp, #8]
 8011932:	9103      	str	r1, [sp, #12]
 8011934:	428b      	cmp	r3, r1
 8011936:	d80c      	bhi.n	8011952 <__multiply+0x9a>
 8011938:	2e00      	cmp	r6, #0
 801193a:	dd03      	ble.n	8011944 <__multiply+0x8c>
 801193c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011940:	2b00      	cmp	r3, #0
 8011942:	d055      	beq.n	80119f0 <__multiply+0x138>
 8011944:	6106      	str	r6, [r0, #16]
 8011946:	b005      	add	sp, #20
 8011948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801194c:	f843 2b04 	str.w	r2, [r3], #4
 8011950:	e7d9      	b.n	8011906 <__multiply+0x4e>
 8011952:	f8b1 a000 	ldrh.w	sl, [r1]
 8011956:	f1ba 0f00 	cmp.w	sl, #0
 801195a:	d01f      	beq.n	801199c <__multiply+0xe4>
 801195c:	46c4      	mov	ip, r8
 801195e:	46a1      	mov	r9, r4
 8011960:	2700      	movs	r7, #0
 8011962:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011966:	f8d9 3000 	ldr.w	r3, [r9]
 801196a:	fa1f fb82 	uxth.w	fp, r2
 801196e:	b29b      	uxth	r3, r3
 8011970:	fb0a 330b 	mla	r3, sl, fp, r3
 8011974:	443b      	add	r3, r7
 8011976:	f8d9 7000 	ldr.w	r7, [r9]
 801197a:	0c12      	lsrs	r2, r2, #16
 801197c:	0c3f      	lsrs	r7, r7, #16
 801197e:	fb0a 7202 	mla	r2, sl, r2, r7
 8011982:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011986:	b29b      	uxth	r3, r3
 8011988:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801198c:	4565      	cmp	r5, ip
 801198e:	f849 3b04 	str.w	r3, [r9], #4
 8011992:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011996:	d8e4      	bhi.n	8011962 <__multiply+0xaa>
 8011998:	9b01      	ldr	r3, [sp, #4]
 801199a:	50e7      	str	r7, [r4, r3]
 801199c:	9b03      	ldr	r3, [sp, #12]
 801199e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80119a2:	3104      	adds	r1, #4
 80119a4:	f1b9 0f00 	cmp.w	r9, #0
 80119a8:	d020      	beq.n	80119ec <__multiply+0x134>
 80119aa:	6823      	ldr	r3, [r4, #0]
 80119ac:	4647      	mov	r7, r8
 80119ae:	46a4      	mov	ip, r4
 80119b0:	f04f 0a00 	mov.w	sl, #0
 80119b4:	f8b7 b000 	ldrh.w	fp, [r7]
 80119b8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80119bc:	fb09 220b 	mla	r2, r9, fp, r2
 80119c0:	4452      	add	r2, sl
 80119c2:	b29b      	uxth	r3, r3
 80119c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80119c8:	f84c 3b04 	str.w	r3, [ip], #4
 80119cc:	f857 3b04 	ldr.w	r3, [r7], #4
 80119d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80119d4:	f8bc 3000 	ldrh.w	r3, [ip]
 80119d8:	fb09 330a 	mla	r3, r9, sl, r3
 80119dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80119e0:	42bd      	cmp	r5, r7
 80119e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80119e6:	d8e5      	bhi.n	80119b4 <__multiply+0xfc>
 80119e8:	9a01      	ldr	r2, [sp, #4]
 80119ea:	50a3      	str	r3, [r4, r2]
 80119ec:	3404      	adds	r4, #4
 80119ee:	e79f      	b.n	8011930 <__multiply+0x78>
 80119f0:	3e01      	subs	r6, #1
 80119f2:	e7a1      	b.n	8011938 <__multiply+0x80>
 80119f4:	080154b4 	.word	0x080154b4
 80119f8:	080154c5 	.word	0x080154c5

080119fc <__pow5mult>:
 80119fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011a00:	4615      	mov	r5, r2
 8011a02:	f012 0203 	ands.w	r2, r2, #3
 8011a06:	4607      	mov	r7, r0
 8011a08:	460e      	mov	r6, r1
 8011a0a:	d007      	beq.n	8011a1c <__pow5mult+0x20>
 8011a0c:	4c25      	ldr	r4, [pc, #148]	@ (8011aa4 <__pow5mult+0xa8>)
 8011a0e:	3a01      	subs	r2, #1
 8011a10:	2300      	movs	r3, #0
 8011a12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011a16:	f7ff fea7 	bl	8011768 <__multadd>
 8011a1a:	4606      	mov	r6, r0
 8011a1c:	10ad      	asrs	r5, r5, #2
 8011a1e:	d03d      	beq.n	8011a9c <__pow5mult+0xa0>
 8011a20:	69fc      	ldr	r4, [r7, #28]
 8011a22:	b97c      	cbnz	r4, 8011a44 <__pow5mult+0x48>
 8011a24:	2010      	movs	r0, #16
 8011a26:	f7fd ff69 	bl	800f8fc <malloc>
 8011a2a:	4602      	mov	r2, r0
 8011a2c:	61f8      	str	r0, [r7, #28]
 8011a2e:	b928      	cbnz	r0, 8011a3c <__pow5mult+0x40>
 8011a30:	4b1d      	ldr	r3, [pc, #116]	@ (8011aa8 <__pow5mult+0xac>)
 8011a32:	481e      	ldr	r0, [pc, #120]	@ (8011aac <__pow5mult+0xb0>)
 8011a34:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011a38:	f000 fd88 	bl	801254c <__assert_func>
 8011a3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011a40:	6004      	str	r4, [r0, #0]
 8011a42:	60c4      	str	r4, [r0, #12]
 8011a44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011a48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011a4c:	b94c      	cbnz	r4, 8011a62 <__pow5mult+0x66>
 8011a4e:	f240 2171 	movw	r1, #625	@ 0x271
 8011a52:	4638      	mov	r0, r7
 8011a54:	f7ff ff1a 	bl	801188c <__i2b>
 8011a58:	2300      	movs	r3, #0
 8011a5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8011a5e:	4604      	mov	r4, r0
 8011a60:	6003      	str	r3, [r0, #0]
 8011a62:	f04f 0900 	mov.w	r9, #0
 8011a66:	07eb      	lsls	r3, r5, #31
 8011a68:	d50a      	bpl.n	8011a80 <__pow5mult+0x84>
 8011a6a:	4631      	mov	r1, r6
 8011a6c:	4622      	mov	r2, r4
 8011a6e:	4638      	mov	r0, r7
 8011a70:	f7ff ff22 	bl	80118b8 <__multiply>
 8011a74:	4631      	mov	r1, r6
 8011a76:	4680      	mov	r8, r0
 8011a78:	4638      	mov	r0, r7
 8011a7a:	f7ff fe53 	bl	8011724 <_Bfree>
 8011a7e:	4646      	mov	r6, r8
 8011a80:	106d      	asrs	r5, r5, #1
 8011a82:	d00b      	beq.n	8011a9c <__pow5mult+0xa0>
 8011a84:	6820      	ldr	r0, [r4, #0]
 8011a86:	b938      	cbnz	r0, 8011a98 <__pow5mult+0x9c>
 8011a88:	4622      	mov	r2, r4
 8011a8a:	4621      	mov	r1, r4
 8011a8c:	4638      	mov	r0, r7
 8011a8e:	f7ff ff13 	bl	80118b8 <__multiply>
 8011a92:	6020      	str	r0, [r4, #0]
 8011a94:	f8c0 9000 	str.w	r9, [r0]
 8011a98:	4604      	mov	r4, r0
 8011a9a:	e7e4      	b.n	8011a66 <__pow5mult+0x6a>
 8011a9c:	4630      	mov	r0, r6
 8011a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011aa2:	bf00      	nop
 8011aa4:	08015578 	.word	0x08015578
 8011aa8:	08015445 	.word	0x08015445
 8011aac:	080154c5 	.word	0x080154c5

08011ab0 <__lshift>:
 8011ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ab4:	460c      	mov	r4, r1
 8011ab6:	6849      	ldr	r1, [r1, #4]
 8011ab8:	6923      	ldr	r3, [r4, #16]
 8011aba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011abe:	68a3      	ldr	r3, [r4, #8]
 8011ac0:	4607      	mov	r7, r0
 8011ac2:	4691      	mov	r9, r2
 8011ac4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011ac8:	f108 0601 	add.w	r6, r8, #1
 8011acc:	42b3      	cmp	r3, r6
 8011ace:	db0b      	blt.n	8011ae8 <__lshift+0x38>
 8011ad0:	4638      	mov	r0, r7
 8011ad2:	f7ff fde7 	bl	80116a4 <_Balloc>
 8011ad6:	4605      	mov	r5, r0
 8011ad8:	b948      	cbnz	r0, 8011aee <__lshift+0x3e>
 8011ada:	4602      	mov	r2, r0
 8011adc:	4b28      	ldr	r3, [pc, #160]	@ (8011b80 <__lshift+0xd0>)
 8011ade:	4829      	ldr	r0, [pc, #164]	@ (8011b84 <__lshift+0xd4>)
 8011ae0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011ae4:	f000 fd32 	bl	801254c <__assert_func>
 8011ae8:	3101      	adds	r1, #1
 8011aea:	005b      	lsls	r3, r3, #1
 8011aec:	e7ee      	b.n	8011acc <__lshift+0x1c>
 8011aee:	2300      	movs	r3, #0
 8011af0:	f100 0114 	add.w	r1, r0, #20
 8011af4:	f100 0210 	add.w	r2, r0, #16
 8011af8:	4618      	mov	r0, r3
 8011afa:	4553      	cmp	r3, sl
 8011afc:	db33      	blt.n	8011b66 <__lshift+0xb6>
 8011afe:	6920      	ldr	r0, [r4, #16]
 8011b00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011b04:	f104 0314 	add.w	r3, r4, #20
 8011b08:	f019 091f 	ands.w	r9, r9, #31
 8011b0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011b10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011b14:	d02b      	beq.n	8011b6e <__lshift+0xbe>
 8011b16:	f1c9 0e20 	rsb	lr, r9, #32
 8011b1a:	468a      	mov	sl, r1
 8011b1c:	2200      	movs	r2, #0
 8011b1e:	6818      	ldr	r0, [r3, #0]
 8011b20:	fa00 f009 	lsl.w	r0, r0, r9
 8011b24:	4310      	orrs	r0, r2
 8011b26:	f84a 0b04 	str.w	r0, [sl], #4
 8011b2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b2e:	459c      	cmp	ip, r3
 8011b30:	fa22 f20e 	lsr.w	r2, r2, lr
 8011b34:	d8f3      	bhi.n	8011b1e <__lshift+0x6e>
 8011b36:	ebac 0304 	sub.w	r3, ip, r4
 8011b3a:	3b15      	subs	r3, #21
 8011b3c:	f023 0303 	bic.w	r3, r3, #3
 8011b40:	3304      	adds	r3, #4
 8011b42:	f104 0015 	add.w	r0, r4, #21
 8011b46:	4560      	cmp	r0, ip
 8011b48:	bf88      	it	hi
 8011b4a:	2304      	movhi	r3, #4
 8011b4c:	50ca      	str	r2, [r1, r3]
 8011b4e:	b10a      	cbz	r2, 8011b54 <__lshift+0xa4>
 8011b50:	f108 0602 	add.w	r6, r8, #2
 8011b54:	3e01      	subs	r6, #1
 8011b56:	4638      	mov	r0, r7
 8011b58:	612e      	str	r6, [r5, #16]
 8011b5a:	4621      	mov	r1, r4
 8011b5c:	f7ff fde2 	bl	8011724 <_Bfree>
 8011b60:	4628      	mov	r0, r5
 8011b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b66:	f842 0f04 	str.w	r0, [r2, #4]!
 8011b6a:	3301      	adds	r3, #1
 8011b6c:	e7c5      	b.n	8011afa <__lshift+0x4a>
 8011b6e:	3904      	subs	r1, #4
 8011b70:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b74:	f841 2f04 	str.w	r2, [r1, #4]!
 8011b78:	459c      	cmp	ip, r3
 8011b7a:	d8f9      	bhi.n	8011b70 <__lshift+0xc0>
 8011b7c:	e7ea      	b.n	8011b54 <__lshift+0xa4>
 8011b7e:	bf00      	nop
 8011b80:	080154b4 	.word	0x080154b4
 8011b84:	080154c5 	.word	0x080154c5

08011b88 <__mcmp>:
 8011b88:	690a      	ldr	r2, [r1, #16]
 8011b8a:	4603      	mov	r3, r0
 8011b8c:	6900      	ldr	r0, [r0, #16]
 8011b8e:	1a80      	subs	r0, r0, r2
 8011b90:	b530      	push	{r4, r5, lr}
 8011b92:	d10e      	bne.n	8011bb2 <__mcmp+0x2a>
 8011b94:	3314      	adds	r3, #20
 8011b96:	3114      	adds	r1, #20
 8011b98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011b9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011ba0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011ba4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011ba8:	4295      	cmp	r5, r2
 8011baa:	d003      	beq.n	8011bb4 <__mcmp+0x2c>
 8011bac:	d205      	bcs.n	8011bba <__mcmp+0x32>
 8011bae:	f04f 30ff 	mov.w	r0, #4294967295
 8011bb2:	bd30      	pop	{r4, r5, pc}
 8011bb4:	42a3      	cmp	r3, r4
 8011bb6:	d3f3      	bcc.n	8011ba0 <__mcmp+0x18>
 8011bb8:	e7fb      	b.n	8011bb2 <__mcmp+0x2a>
 8011bba:	2001      	movs	r0, #1
 8011bbc:	e7f9      	b.n	8011bb2 <__mcmp+0x2a>
	...

08011bc0 <__mdiff>:
 8011bc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bc4:	4689      	mov	r9, r1
 8011bc6:	4606      	mov	r6, r0
 8011bc8:	4611      	mov	r1, r2
 8011bca:	4648      	mov	r0, r9
 8011bcc:	4614      	mov	r4, r2
 8011bce:	f7ff ffdb 	bl	8011b88 <__mcmp>
 8011bd2:	1e05      	subs	r5, r0, #0
 8011bd4:	d112      	bne.n	8011bfc <__mdiff+0x3c>
 8011bd6:	4629      	mov	r1, r5
 8011bd8:	4630      	mov	r0, r6
 8011bda:	f7ff fd63 	bl	80116a4 <_Balloc>
 8011bde:	4602      	mov	r2, r0
 8011be0:	b928      	cbnz	r0, 8011bee <__mdiff+0x2e>
 8011be2:	4b3f      	ldr	r3, [pc, #252]	@ (8011ce0 <__mdiff+0x120>)
 8011be4:	f240 2137 	movw	r1, #567	@ 0x237
 8011be8:	483e      	ldr	r0, [pc, #248]	@ (8011ce4 <__mdiff+0x124>)
 8011bea:	f000 fcaf 	bl	801254c <__assert_func>
 8011bee:	2301      	movs	r3, #1
 8011bf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011bf4:	4610      	mov	r0, r2
 8011bf6:	b003      	add	sp, #12
 8011bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bfc:	bfbc      	itt	lt
 8011bfe:	464b      	movlt	r3, r9
 8011c00:	46a1      	movlt	r9, r4
 8011c02:	4630      	mov	r0, r6
 8011c04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011c08:	bfba      	itte	lt
 8011c0a:	461c      	movlt	r4, r3
 8011c0c:	2501      	movlt	r5, #1
 8011c0e:	2500      	movge	r5, #0
 8011c10:	f7ff fd48 	bl	80116a4 <_Balloc>
 8011c14:	4602      	mov	r2, r0
 8011c16:	b918      	cbnz	r0, 8011c20 <__mdiff+0x60>
 8011c18:	4b31      	ldr	r3, [pc, #196]	@ (8011ce0 <__mdiff+0x120>)
 8011c1a:	f240 2145 	movw	r1, #581	@ 0x245
 8011c1e:	e7e3      	b.n	8011be8 <__mdiff+0x28>
 8011c20:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011c24:	6926      	ldr	r6, [r4, #16]
 8011c26:	60c5      	str	r5, [r0, #12]
 8011c28:	f109 0310 	add.w	r3, r9, #16
 8011c2c:	f109 0514 	add.w	r5, r9, #20
 8011c30:	f104 0e14 	add.w	lr, r4, #20
 8011c34:	f100 0b14 	add.w	fp, r0, #20
 8011c38:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011c3c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011c40:	9301      	str	r3, [sp, #4]
 8011c42:	46d9      	mov	r9, fp
 8011c44:	f04f 0c00 	mov.w	ip, #0
 8011c48:	9b01      	ldr	r3, [sp, #4]
 8011c4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011c4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011c52:	9301      	str	r3, [sp, #4]
 8011c54:	fa1f f38a 	uxth.w	r3, sl
 8011c58:	4619      	mov	r1, r3
 8011c5a:	b283      	uxth	r3, r0
 8011c5c:	1acb      	subs	r3, r1, r3
 8011c5e:	0c00      	lsrs	r0, r0, #16
 8011c60:	4463      	add	r3, ip
 8011c62:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011c66:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011c6a:	b29b      	uxth	r3, r3
 8011c6c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011c70:	4576      	cmp	r6, lr
 8011c72:	f849 3b04 	str.w	r3, [r9], #4
 8011c76:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011c7a:	d8e5      	bhi.n	8011c48 <__mdiff+0x88>
 8011c7c:	1b33      	subs	r3, r6, r4
 8011c7e:	3b15      	subs	r3, #21
 8011c80:	f023 0303 	bic.w	r3, r3, #3
 8011c84:	3415      	adds	r4, #21
 8011c86:	3304      	adds	r3, #4
 8011c88:	42a6      	cmp	r6, r4
 8011c8a:	bf38      	it	cc
 8011c8c:	2304      	movcc	r3, #4
 8011c8e:	441d      	add	r5, r3
 8011c90:	445b      	add	r3, fp
 8011c92:	461e      	mov	r6, r3
 8011c94:	462c      	mov	r4, r5
 8011c96:	4544      	cmp	r4, r8
 8011c98:	d30e      	bcc.n	8011cb8 <__mdiff+0xf8>
 8011c9a:	f108 0103 	add.w	r1, r8, #3
 8011c9e:	1b49      	subs	r1, r1, r5
 8011ca0:	f021 0103 	bic.w	r1, r1, #3
 8011ca4:	3d03      	subs	r5, #3
 8011ca6:	45a8      	cmp	r8, r5
 8011ca8:	bf38      	it	cc
 8011caa:	2100      	movcc	r1, #0
 8011cac:	440b      	add	r3, r1
 8011cae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011cb2:	b191      	cbz	r1, 8011cda <__mdiff+0x11a>
 8011cb4:	6117      	str	r7, [r2, #16]
 8011cb6:	e79d      	b.n	8011bf4 <__mdiff+0x34>
 8011cb8:	f854 1b04 	ldr.w	r1, [r4], #4
 8011cbc:	46e6      	mov	lr, ip
 8011cbe:	0c08      	lsrs	r0, r1, #16
 8011cc0:	fa1c fc81 	uxtah	ip, ip, r1
 8011cc4:	4471      	add	r1, lr
 8011cc6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011cca:	b289      	uxth	r1, r1
 8011ccc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011cd0:	f846 1b04 	str.w	r1, [r6], #4
 8011cd4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011cd8:	e7dd      	b.n	8011c96 <__mdiff+0xd6>
 8011cda:	3f01      	subs	r7, #1
 8011cdc:	e7e7      	b.n	8011cae <__mdiff+0xee>
 8011cde:	bf00      	nop
 8011ce0:	080154b4 	.word	0x080154b4
 8011ce4:	080154c5 	.word	0x080154c5

08011ce8 <__d2b>:
 8011ce8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011cec:	460f      	mov	r7, r1
 8011cee:	2101      	movs	r1, #1
 8011cf0:	ec59 8b10 	vmov	r8, r9, d0
 8011cf4:	4616      	mov	r6, r2
 8011cf6:	f7ff fcd5 	bl	80116a4 <_Balloc>
 8011cfa:	4604      	mov	r4, r0
 8011cfc:	b930      	cbnz	r0, 8011d0c <__d2b+0x24>
 8011cfe:	4602      	mov	r2, r0
 8011d00:	4b23      	ldr	r3, [pc, #140]	@ (8011d90 <__d2b+0xa8>)
 8011d02:	4824      	ldr	r0, [pc, #144]	@ (8011d94 <__d2b+0xac>)
 8011d04:	f240 310f 	movw	r1, #783	@ 0x30f
 8011d08:	f000 fc20 	bl	801254c <__assert_func>
 8011d0c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011d10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011d14:	b10d      	cbz	r5, 8011d1a <__d2b+0x32>
 8011d16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011d1a:	9301      	str	r3, [sp, #4]
 8011d1c:	f1b8 0300 	subs.w	r3, r8, #0
 8011d20:	d023      	beq.n	8011d6a <__d2b+0x82>
 8011d22:	4668      	mov	r0, sp
 8011d24:	9300      	str	r3, [sp, #0]
 8011d26:	f7ff fd84 	bl	8011832 <__lo0bits>
 8011d2a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011d2e:	b1d0      	cbz	r0, 8011d66 <__d2b+0x7e>
 8011d30:	f1c0 0320 	rsb	r3, r0, #32
 8011d34:	fa02 f303 	lsl.w	r3, r2, r3
 8011d38:	430b      	orrs	r3, r1
 8011d3a:	40c2      	lsrs	r2, r0
 8011d3c:	6163      	str	r3, [r4, #20]
 8011d3e:	9201      	str	r2, [sp, #4]
 8011d40:	9b01      	ldr	r3, [sp, #4]
 8011d42:	61a3      	str	r3, [r4, #24]
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	bf0c      	ite	eq
 8011d48:	2201      	moveq	r2, #1
 8011d4a:	2202      	movne	r2, #2
 8011d4c:	6122      	str	r2, [r4, #16]
 8011d4e:	b1a5      	cbz	r5, 8011d7a <__d2b+0x92>
 8011d50:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011d54:	4405      	add	r5, r0
 8011d56:	603d      	str	r5, [r7, #0]
 8011d58:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011d5c:	6030      	str	r0, [r6, #0]
 8011d5e:	4620      	mov	r0, r4
 8011d60:	b003      	add	sp, #12
 8011d62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d66:	6161      	str	r1, [r4, #20]
 8011d68:	e7ea      	b.n	8011d40 <__d2b+0x58>
 8011d6a:	a801      	add	r0, sp, #4
 8011d6c:	f7ff fd61 	bl	8011832 <__lo0bits>
 8011d70:	9b01      	ldr	r3, [sp, #4]
 8011d72:	6163      	str	r3, [r4, #20]
 8011d74:	3020      	adds	r0, #32
 8011d76:	2201      	movs	r2, #1
 8011d78:	e7e8      	b.n	8011d4c <__d2b+0x64>
 8011d7a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011d7e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011d82:	6038      	str	r0, [r7, #0]
 8011d84:	6918      	ldr	r0, [r3, #16]
 8011d86:	f7ff fd35 	bl	80117f4 <__hi0bits>
 8011d8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011d8e:	e7e5      	b.n	8011d5c <__d2b+0x74>
 8011d90:	080154b4 	.word	0x080154b4
 8011d94:	080154c5 	.word	0x080154c5

08011d98 <__ssputs_r>:
 8011d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d9c:	688e      	ldr	r6, [r1, #8]
 8011d9e:	461f      	mov	r7, r3
 8011da0:	42be      	cmp	r6, r7
 8011da2:	680b      	ldr	r3, [r1, #0]
 8011da4:	4682      	mov	sl, r0
 8011da6:	460c      	mov	r4, r1
 8011da8:	4690      	mov	r8, r2
 8011daa:	d82d      	bhi.n	8011e08 <__ssputs_r+0x70>
 8011dac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011db0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011db4:	d026      	beq.n	8011e04 <__ssputs_r+0x6c>
 8011db6:	6965      	ldr	r5, [r4, #20]
 8011db8:	6909      	ldr	r1, [r1, #16]
 8011dba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011dbe:	eba3 0901 	sub.w	r9, r3, r1
 8011dc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011dc6:	1c7b      	adds	r3, r7, #1
 8011dc8:	444b      	add	r3, r9
 8011dca:	106d      	asrs	r5, r5, #1
 8011dcc:	429d      	cmp	r5, r3
 8011dce:	bf38      	it	cc
 8011dd0:	461d      	movcc	r5, r3
 8011dd2:	0553      	lsls	r3, r2, #21
 8011dd4:	d527      	bpl.n	8011e26 <__ssputs_r+0x8e>
 8011dd6:	4629      	mov	r1, r5
 8011dd8:	f7fd fdc2 	bl	800f960 <_malloc_r>
 8011ddc:	4606      	mov	r6, r0
 8011dde:	b360      	cbz	r0, 8011e3a <__ssputs_r+0xa2>
 8011de0:	6921      	ldr	r1, [r4, #16]
 8011de2:	464a      	mov	r2, r9
 8011de4:	f7fe fdab 	bl	801093e <memcpy>
 8011de8:	89a3      	ldrh	r3, [r4, #12]
 8011dea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011dee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011df2:	81a3      	strh	r3, [r4, #12]
 8011df4:	6126      	str	r6, [r4, #16]
 8011df6:	6165      	str	r5, [r4, #20]
 8011df8:	444e      	add	r6, r9
 8011dfa:	eba5 0509 	sub.w	r5, r5, r9
 8011dfe:	6026      	str	r6, [r4, #0]
 8011e00:	60a5      	str	r5, [r4, #8]
 8011e02:	463e      	mov	r6, r7
 8011e04:	42be      	cmp	r6, r7
 8011e06:	d900      	bls.n	8011e0a <__ssputs_r+0x72>
 8011e08:	463e      	mov	r6, r7
 8011e0a:	6820      	ldr	r0, [r4, #0]
 8011e0c:	4632      	mov	r2, r6
 8011e0e:	4641      	mov	r1, r8
 8011e10:	f7fe fc34 	bl	801067c <memmove>
 8011e14:	68a3      	ldr	r3, [r4, #8]
 8011e16:	1b9b      	subs	r3, r3, r6
 8011e18:	60a3      	str	r3, [r4, #8]
 8011e1a:	6823      	ldr	r3, [r4, #0]
 8011e1c:	4433      	add	r3, r6
 8011e1e:	6023      	str	r3, [r4, #0]
 8011e20:	2000      	movs	r0, #0
 8011e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e26:	462a      	mov	r2, r5
 8011e28:	f000 fbd4 	bl	80125d4 <_realloc_r>
 8011e2c:	4606      	mov	r6, r0
 8011e2e:	2800      	cmp	r0, #0
 8011e30:	d1e0      	bne.n	8011df4 <__ssputs_r+0x5c>
 8011e32:	6921      	ldr	r1, [r4, #16]
 8011e34:	4650      	mov	r0, sl
 8011e36:	f7ff fbeb 	bl	8011610 <_free_r>
 8011e3a:	230c      	movs	r3, #12
 8011e3c:	f8ca 3000 	str.w	r3, [sl]
 8011e40:	89a3      	ldrh	r3, [r4, #12]
 8011e42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e46:	81a3      	strh	r3, [r4, #12]
 8011e48:	f04f 30ff 	mov.w	r0, #4294967295
 8011e4c:	e7e9      	b.n	8011e22 <__ssputs_r+0x8a>
	...

08011e50 <_svfiprintf_r>:
 8011e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e54:	4698      	mov	r8, r3
 8011e56:	898b      	ldrh	r3, [r1, #12]
 8011e58:	061b      	lsls	r3, r3, #24
 8011e5a:	b09d      	sub	sp, #116	@ 0x74
 8011e5c:	4607      	mov	r7, r0
 8011e5e:	460d      	mov	r5, r1
 8011e60:	4614      	mov	r4, r2
 8011e62:	d510      	bpl.n	8011e86 <_svfiprintf_r+0x36>
 8011e64:	690b      	ldr	r3, [r1, #16]
 8011e66:	b973      	cbnz	r3, 8011e86 <_svfiprintf_r+0x36>
 8011e68:	2140      	movs	r1, #64	@ 0x40
 8011e6a:	f7fd fd79 	bl	800f960 <_malloc_r>
 8011e6e:	6028      	str	r0, [r5, #0]
 8011e70:	6128      	str	r0, [r5, #16]
 8011e72:	b930      	cbnz	r0, 8011e82 <_svfiprintf_r+0x32>
 8011e74:	230c      	movs	r3, #12
 8011e76:	603b      	str	r3, [r7, #0]
 8011e78:	f04f 30ff 	mov.w	r0, #4294967295
 8011e7c:	b01d      	add	sp, #116	@ 0x74
 8011e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e82:	2340      	movs	r3, #64	@ 0x40
 8011e84:	616b      	str	r3, [r5, #20]
 8011e86:	2300      	movs	r3, #0
 8011e88:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e8a:	2320      	movs	r3, #32
 8011e8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011e90:	f8cd 800c 	str.w	r8, [sp, #12]
 8011e94:	2330      	movs	r3, #48	@ 0x30
 8011e96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012034 <_svfiprintf_r+0x1e4>
 8011e9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011e9e:	f04f 0901 	mov.w	r9, #1
 8011ea2:	4623      	mov	r3, r4
 8011ea4:	469a      	mov	sl, r3
 8011ea6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011eaa:	b10a      	cbz	r2, 8011eb0 <_svfiprintf_r+0x60>
 8011eac:	2a25      	cmp	r2, #37	@ 0x25
 8011eae:	d1f9      	bne.n	8011ea4 <_svfiprintf_r+0x54>
 8011eb0:	ebba 0b04 	subs.w	fp, sl, r4
 8011eb4:	d00b      	beq.n	8011ece <_svfiprintf_r+0x7e>
 8011eb6:	465b      	mov	r3, fp
 8011eb8:	4622      	mov	r2, r4
 8011eba:	4629      	mov	r1, r5
 8011ebc:	4638      	mov	r0, r7
 8011ebe:	f7ff ff6b 	bl	8011d98 <__ssputs_r>
 8011ec2:	3001      	adds	r0, #1
 8011ec4:	f000 80a7 	beq.w	8012016 <_svfiprintf_r+0x1c6>
 8011ec8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011eca:	445a      	add	r2, fp
 8011ecc:	9209      	str	r2, [sp, #36]	@ 0x24
 8011ece:	f89a 3000 	ldrb.w	r3, [sl]
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	f000 809f 	beq.w	8012016 <_svfiprintf_r+0x1c6>
 8011ed8:	2300      	movs	r3, #0
 8011eda:	f04f 32ff 	mov.w	r2, #4294967295
 8011ede:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011ee2:	f10a 0a01 	add.w	sl, sl, #1
 8011ee6:	9304      	str	r3, [sp, #16]
 8011ee8:	9307      	str	r3, [sp, #28]
 8011eea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011eee:	931a      	str	r3, [sp, #104]	@ 0x68
 8011ef0:	4654      	mov	r4, sl
 8011ef2:	2205      	movs	r2, #5
 8011ef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ef8:	484e      	ldr	r0, [pc, #312]	@ (8012034 <_svfiprintf_r+0x1e4>)
 8011efa:	f7ee f999 	bl	8000230 <memchr>
 8011efe:	9a04      	ldr	r2, [sp, #16]
 8011f00:	b9d8      	cbnz	r0, 8011f3a <_svfiprintf_r+0xea>
 8011f02:	06d0      	lsls	r0, r2, #27
 8011f04:	bf44      	itt	mi
 8011f06:	2320      	movmi	r3, #32
 8011f08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f0c:	0711      	lsls	r1, r2, #28
 8011f0e:	bf44      	itt	mi
 8011f10:	232b      	movmi	r3, #43	@ 0x2b
 8011f12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f16:	f89a 3000 	ldrb.w	r3, [sl]
 8011f1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f1c:	d015      	beq.n	8011f4a <_svfiprintf_r+0xfa>
 8011f1e:	9a07      	ldr	r2, [sp, #28]
 8011f20:	4654      	mov	r4, sl
 8011f22:	2000      	movs	r0, #0
 8011f24:	f04f 0c0a 	mov.w	ip, #10
 8011f28:	4621      	mov	r1, r4
 8011f2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011f2e:	3b30      	subs	r3, #48	@ 0x30
 8011f30:	2b09      	cmp	r3, #9
 8011f32:	d94b      	bls.n	8011fcc <_svfiprintf_r+0x17c>
 8011f34:	b1b0      	cbz	r0, 8011f64 <_svfiprintf_r+0x114>
 8011f36:	9207      	str	r2, [sp, #28]
 8011f38:	e014      	b.n	8011f64 <_svfiprintf_r+0x114>
 8011f3a:	eba0 0308 	sub.w	r3, r0, r8
 8011f3e:	fa09 f303 	lsl.w	r3, r9, r3
 8011f42:	4313      	orrs	r3, r2
 8011f44:	9304      	str	r3, [sp, #16]
 8011f46:	46a2      	mov	sl, r4
 8011f48:	e7d2      	b.n	8011ef0 <_svfiprintf_r+0xa0>
 8011f4a:	9b03      	ldr	r3, [sp, #12]
 8011f4c:	1d19      	adds	r1, r3, #4
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	9103      	str	r1, [sp, #12]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	bfbb      	ittet	lt
 8011f56:	425b      	neglt	r3, r3
 8011f58:	f042 0202 	orrlt.w	r2, r2, #2
 8011f5c:	9307      	strge	r3, [sp, #28]
 8011f5e:	9307      	strlt	r3, [sp, #28]
 8011f60:	bfb8      	it	lt
 8011f62:	9204      	strlt	r2, [sp, #16]
 8011f64:	7823      	ldrb	r3, [r4, #0]
 8011f66:	2b2e      	cmp	r3, #46	@ 0x2e
 8011f68:	d10a      	bne.n	8011f80 <_svfiprintf_r+0x130>
 8011f6a:	7863      	ldrb	r3, [r4, #1]
 8011f6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f6e:	d132      	bne.n	8011fd6 <_svfiprintf_r+0x186>
 8011f70:	9b03      	ldr	r3, [sp, #12]
 8011f72:	1d1a      	adds	r2, r3, #4
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	9203      	str	r2, [sp, #12]
 8011f78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011f7c:	3402      	adds	r4, #2
 8011f7e:	9305      	str	r3, [sp, #20]
 8011f80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012044 <_svfiprintf_r+0x1f4>
 8011f84:	7821      	ldrb	r1, [r4, #0]
 8011f86:	2203      	movs	r2, #3
 8011f88:	4650      	mov	r0, sl
 8011f8a:	f7ee f951 	bl	8000230 <memchr>
 8011f8e:	b138      	cbz	r0, 8011fa0 <_svfiprintf_r+0x150>
 8011f90:	9b04      	ldr	r3, [sp, #16]
 8011f92:	eba0 000a 	sub.w	r0, r0, sl
 8011f96:	2240      	movs	r2, #64	@ 0x40
 8011f98:	4082      	lsls	r2, r0
 8011f9a:	4313      	orrs	r3, r2
 8011f9c:	3401      	adds	r4, #1
 8011f9e:	9304      	str	r3, [sp, #16]
 8011fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fa4:	4824      	ldr	r0, [pc, #144]	@ (8012038 <_svfiprintf_r+0x1e8>)
 8011fa6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011faa:	2206      	movs	r2, #6
 8011fac:	f7ee f940 	bl	8000230 <memchr>
 8011fb0:	2800      	cmp	r0, #0
 8011fb2:	d036      	beq.n	8012022 <_svfiprintf_r+0x1d2>
 8011fb4:	4b21      	ldr	r3, [pc, #132]	@ (801203c <_svfiprintf_r+0x1ec>)
 8011fb6:	bb1b      	cbnz	r3, 8012000 <_svfiprintf_r+0x1b0>
 8011fb8:	9b03      	ldr	r3, [sp, #12]
 8011fba:	3307      	adds	r3, #7
 8011fbc:	f023 0307 	bic.w	r3, r3, #7
 8011fc0:	3308      	adds	r3, #8
 8011fc2:	9303      	str	r3, [sp, #12]
 8011fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fc6:	4433      	add	r3, r6
 8011fc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8011fca:	e76a      	b.n	8011ea2 <_svfiprintf_r+0x52>
 8011fcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8011fd0:	460c      	mov	r4, r1
 8011fd2:	2001      	movs	r0, #1
 8011fd4:	e7a8      	b.n	8011f28 <_svfiprintf_r+0xd8>
 8011fd6:	2300      	movs	r3, #0
 8011fd8:	3401      	adds	r4, #1
 8011fda:	9305      	str	r3, [sp, #20]
 8011fdc:	4619      	mov	r1, r3
 8011fde:	f04f 0c0a 	mov.w	ip, #10
 8011fe2:	4620      	mov	r0, r4
 8011fe4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011fe8:	3a30      	subs	r2, #48	@ 0x30
 8011fea:	2a09      	cmp	r2, #9
 8011fec:	d903      	bls.n	8011ff6 <_svfiprintf_r+0x1a6>
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d0c6      	beq.n	8011f80 <_svfiprintf_r+0x130>
 8011ff2:	9105      	str	r1, [sp, #20]
 8011ff4:	e7c4      	b.n	8011f80 <_svfiprintf_r+0x130>
 8011ff6:	fb0c 2101 	mla	r1, ip, r1, r2
 8011ffa:	4604      	mov	r4, r0
 8011ffc:	2301      	movs	r3, #1
 8011ffe:	e7f0      	b.n	8011fe2 <_svfiprintf_r+0x192>
 8012000:	ab03      	add	r3, sp, #12
 8012002:	9300      	str	r3, [sp, #0]
 8012004:	462a      	mov	r2, r5
 8012006:	4b0e      	ldr	r3, [pc, #56]	@ (8012040 <_svfiprintf_r+0x1f0>)
 8012008:	a904      	add	r1, sp, #16
 801200a:	4638      	mov	r0, r7
 801200c:	f7fd fdd4 	bl	800fbb8 <_printf_float>
 8012010:	1c42      	adds	r2, r0, #1
 8012012:	4606      	mov	r6, r0
 8012014:	d1d6      	bne.n	8011fc4 <_svfiprintf_r+0x174>
 8012016:	89ab      	ldrh	r3, [r5, #12]
 8012018:	065b      	lsls	r3, r3, #25
 801201a:	f53f af2d 	bmi.w	8011e78 <_svfiprintf_r+0x28>
 801201e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012020:	e72c      	b.n	8011e7c <_svfiprintf_r+0x2c>
 8012022:	ab03      	add	r3, sp, #12
 8012024:	9300      	str	r3, [sp, #0]
 8012026:	462a      	mov	r2, r5
 8012028:	4b05      	ldr	r3, [pc, #20]	@ (8012040 <_svfiprintf_r+0x1f0>)
 801202a:	a904      	add	r1, sp, #16
 801202c:	4638      	mov	r0, r7
 801202e:	f7fe f85b 	bl	80100e8 <_printf_i>
 8012032:	e7ed      	b.n	8012010 <_svfiprintf_r+0x1c0>
 8012034:	0801551e 	.word	0x0801551e
 8012038:	08015528 	.word	0x08015528
 801203c:	0800fbb9 	.word	0x0800fbb9
 8012040:	08011d99 	.word	0x08011d99
 8012044:	08015524 	.word	0x08015524

08012048 <__sfputc_r>:
 8012048:	6893      	ldr	r3, [r2, #8]
 801204a:	3b01      	subs	r3, #1
 801204c:	2b00      	cmp	r3, #0
 801204e:	b410      	push	{r4}
 8012050:	6093      	str	r3, [r2, #8]
 8012052:	da08      	bge.n	8012066 <__sfputc_r+0x1e>
 8012054:	6994      	ldr	r4, [r2, #24]
 8012056:	42a3      	cmp	r3, r4
 8012058:	db01      	blt.n	801205e <__sfputc_r+0x16>
 801205a:	290a      	cmp	r1, #10
 801205c:	d103      	bne.n	8012066 <__sfputc_r+0x1e>
 801205e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012062:	f000 b9df 	b.w	8012424 <__swbuf_r>
 8012066:	6813      	ldr	r3, [r2, #0]
 8012068:	1c58      	adds	r0, r3, #1
 801206a:	6010      	str	r0, [r2, #0]
 801206c:	7019      	strb	r1, [r3, #0]
 801206e:	4608      	mov	r0, r1
 8012070:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012074:	4770      	bx	lr

08012076 <__sfputs_r>:
 8012076:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012078:	4606      	mov	r6, r0
 801207a:	460f      	mov	r7, r1
 801207c:	4614      	mov	r4, r2
 801207e:	18d5      	adds	r5, r2, r3
 8012080:	42ac      	cmp	r4, r5
 8012082:	d101      	bne.n	8012088 <__sfputs_r+0x12>
 8012084:	2000      	movs	r0, #0
 8012086:	e007      	b.n	8012098 <__sfputs_r+0x22>
 8012088:	f814 1b01 	ldrb.w	r1, [r4], #1
 801208c:	463a      	mov	r2, r7
 801208e:	4630      	mov	r0, r6
 8012090:	f7ff ffda 	bl	8012048 <__sfputc_r>
 8012094:	1c43      	adds	r3, r0, #1
 8012096:	d1f3      	bne.n	8012080 <__sfputs_r+0xa>
 8012098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801209c <_vfiprintf_r>:
 801209c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120a0:	460d      	mov	r5, r1
 80120a2:	b09d      	sub	sp, #116	@ 0x74
 80120a4:	4614      	mov	r4, r2
 80120a6:	4698      	mov	r8, r3
 80120a8:	4606      	mov	r6, r0
 80120aa:	b118      	cbz	r0, 80120b4 <_vfiprintf_r+0x18>
 80120ac:	6a03      	ldr	r3, [r0, #32]
 80120ae:	b90b      	cbnz	r3, 80120b4 <_vfiprintf_r+0x18>
 80120b0:	f7fe f9c4 	bl	801043c <__sinit>
 80120b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120b6:	07d9      	lsls	r1, r3, #31
 80120b8:	d405      	bmi.n	80120c6 <_vfiprintf_r+0x2a>
 80120ba:	89ab      	ldrh	r3, [r5, #12]
 80120bc:	059a      	lsls	r2, r3, #22
 80120be:	d402      	bmi.n	80120c6 <_vfiprintf_r+0x2a>
 80120c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120c2:	f7fe fc3a 	bl	801093a <__retarget_lock_acquire_recursive>
 80120c6:	89ab      	ldrh	r3, [r5, #12]
 80120c8:	071b      	lsls	r3, r3, #28
 80120ca:	d501      	bpl.n	80120d0 <_vfiprintf_r+0x34>
 80120cc:	692b      	ldr	r3, [r5, #16]
 80120ce:	b99b      	cbnz	r3, 80120f8 <_vfiprintf_r+0x5c>
 80120d0:	4629      	mov	r1, r5
 80120d2:	4630      	mov	r0, r6
 80120d4:	f000 f9e4 	bl	80124a0 <__swsetup_r>
 80120d8:	b170      	cbz	r0, 80120f8 <_vfiprintf_r+0x5c>
 80120da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120dc:	07dc      	lsls	r4, r3, #31
 80120de:	d504      	bpl.n	80120ea <_vfiprintf_r+0x4e>
 80120e0:	f04f 30ff 	mov.w	r0, #4294967295
 80120e4:	b01d      	add	sp, #116	@ 0x74
 80120e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120ea:	89ab      	ldrh	r3, [r5, #12]
 80120ec:	0598      	lsls	r0, r3, #22
 80120ee:	d4f7      	bmi.n	80120e0 <_vfiprintf_r+0x44>
 80120f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120f2:	f7fe fc23 	bl	801093c <__retarget_lock_release_recursive>
 80120f6:	e7f3      	b.n	80120e0 <_vfiprintf_r+0x44>
 80120f8:	2300      	movs	r3, #0
 80120fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80120fc:	2320      	movs	r3, #32
 80120fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012102:	f8cd 800c 	str.w	r8, [sp, #12]
 8012106:	2330      	movs	r3, #48	@ 0x30
 8012108:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80122b8 <_vfiprintf_r+0x21c>
 801210c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012110:	f04f 0901 	mov.w	r9, #1
 8012114:	4623      	mov	r3, r4
 8012116:	469a      	mov	sl, r3
 8012118:	f813 2b01 	ldrb.w	r2, [r3], #1
 801211c:	b10a      	cbz	r2, 8012122 <_vfiprintf_r+0x86>
 801211e:	2a25      	cmp	r2, #37	@ 0x25
 8012120:	d1f9      	bne.n	8012116 <_vfiprintf_r+0x7a>
 8012122:	ebba 0b04 	subs.w	fp, sl, r4
 8012126:	d00b      	beq.n	8012140 <_vfiprintf_r+0xa4>
 8012128:	465b      	mov	r3, fp
 801212a:	4622      	mov	r2, r4
 801212c:	4629      	mov	r1, r5
 801212e:	4630      	mov	r0, r6
 8012130:	f7ff ffa1 	bl	8012076 <__sfputs_r>
 8012134:	3001      	adds	r0, #1
 8012136:	f000 80a7 	beq.w	8012288 <_vfiprintf_r+0x1ec>
 801213a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801213c:	445a      	add	r2, fp
 801213e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012140:	f89a 3000 	ldrb.w	r3, [sl]
 8012144:	2b00      	cmp	r3, #0
 8012146:	f000 809f 	beq.w	8012288 <_vfiprintf_r+0x1ec>
 801214a:	2300      	movs	r3, #0
 801214c:	f04f 32ff 	mov.w	r2, #4294967295
 8012150:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012154:	f10a 0a01 	add.w	sl, sl, #1
 8012158:	9304      	str	r3, [sp, #16]
 801215a:	9307      	str	r3, [sp, #28]
 801215c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012160:	931a      	str	r3, [sp, #104]	@ 0x68
 8012162:	4654      	mov	r4, sl
 8012164:	2205      	movs	r2, #5
 8012166:	f814 1b01 	ldrb.w	r1, [r4], #1
 801216a:	4853      	ldr	r0, [pc, #332]	@ (80122b8 <_vfiprintf_r+0x21c>)
 801216c:	f7ee f860 	bl	8000230 <memchr>
 8012170:	9a04      	ldr	r2, [sp, #16]
 8012172:	b9d8      	cbnz	r0, 80121ac <_vfiprintf_r+0x110>
 8012174:	06d1      	lsls	r1, r2, #27
 8012176:	bf44      	itt	mi
 8012178:	2320      	movmi	r3, #32
 801217a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801217e:	0713      	lsls	r3, r2, #28
 8012180:	bf44      	itt	mi
 8012182:	232b      	movmi	r3, #43	@ 0x2b
 8012184:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012188:	f89a 3000 	ldrb.w	r3, [sl]
 801218c:	2b2a      	cmp	r3, #42	@ 0x2a
 801218e:	d015      	beq.n	80121bc <_vfiprintf_r+0x120>
 8012190:	9a07      	ldr	r2, [sp, #28]
 8012192:	4654      	mov	r4, sl
 8012194:	2000      	movs	r0, #0
 8012196:	f04f 0c0a 	mov.w	ip, #10
 801219a:	4621      	mov	r1, r4
 801219c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80121a0:	3b30      	subs	r3, #48	@ 0x30
 80121a2:	2b09      	cmp	r3, #9
 80121a4:	d94b      	bls.n	801223e <_vfiprintf_r+0x1a2>
 80121a6:	b1b0      	cbz	r0, 80121d6 <_vfiprintf_r+0x13a>
 80121a8:	9207      	str	r2, [sp, #28]
 80121aa:	e014      	b.n	80121d6 <_vfiprintf_r+0x13a>
 80121ac:	eba0 0308 	sub.w	r3, r0, r8
 80121b0:	fa09 f303 	lsl.w	r3, r9, r3
 80121b4:	4313      	orrs	r3, r2
 80121b6:	9304      	str	r3, [sp, #16]
 80121b8:	46a2      	mov	sl, r4
 80121ba:	e7d2      	b.n	8012162 <_vfiprintf_r+0xc6>
 80121bc:	9b03      	ldr	r3, [sp, #12]
 80121be:	1d19      	adds	r1, r3, #4
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	9103      	str	r1, [sp, #12]
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	bfbb      	ittet	lt
 80121c8:	425b      	neglt	r3, r3
 80121ca:	f042 0202 	orrlt.w	r2, r2, #2
 80121ce:	9307      	strge	r3, [sp, #28]
 80121d0:	9307      	strlt	r3, [sp, #28]
 80121d2:	bfb8      	it	lt
 80121d4:	9204      	strlt	r2, [sp, #16]
 80121d6:	7823      	ldrb	r3, [r4, #0]
 80121d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80121da:	d10a      	bne.n	80121f2 <_vfiprintf_r+0x156>
 80121dc:	7863      	ldrb	r3, [r4, #1]
 80121de:	2b2a      	cmp	r3, #42	@ 0x2a
 80121e0:	d132      	bne.n	8012248 <_vfiprintf_r+0x1ac>
 80121e2:	9b03      	ldr	r3, [sp, #12]
 80121e4:	1d1a      	adds	r2, r3, #4
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	9203      	str	r2, [sp, #12]
 80121ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80121ee:	3402      	adds	r4, #2
 80121f0:	9305      	str	r3, [sp, #20]
 80121f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80122c8 <_vfiprintf_r+0x22c>
 80121f6:	7821      	ldrb	r1, [r4, #0]
 80121f8:	2203      	movs	r2, #3
 80121fa:	4650      	mov	r0, sl
 80121fc:	f7ee f818 	bl	8000230 <memchr>
 8012200:	b138      	cbz	r0, 8012212 <_vfiprintf_r+0x176>
 8012202:	9b04      	ldr	r3, [sp, #16]
 8012204:	eba0 000a 	sub.w	r0, r0, sl
 8012208:	2240      	movs	r2, #64	@ 0x40
 801220a:	4082      	lsls	r2, r0
 801220c:	4313      	orrs	r3, r2
 801220e:	3401      	adds	r4, #1
 8012210:	9304      	str	r3, [sp, #16]
 8012212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012216:	4829      	ldr	r0, [pc, #164]	@ (80122bc <_vfiprintf_r+0x220>)
 8012218:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801221c:	2206      	movs	r2, #6
 801221e:	f7ee f807 	bl	8000230 <memchr>
 8012222:	2800      	cmp	r0, #0
 8012224:	d03f      	beq.n	80122a6 <_vfiprintf_r+0x20a>
 8012226:	4b26      	ldr	r3, [pc, #152]	@ (80122c0 <_vfiprintf_r+0x224>)
 8012228:	bb1b      	cbnz	r3, 8012272 <_vfiprintf_r+0x1d6>
 801222a:	9b03      	ldr	r3, [sp, #12]
 801222c:	3307      	adds	r3, #7
 801222e:	f023 0307 	bic.w	r3, r3, #7
 8012232:	3308      	adds	r3, #8
 8012234:	9303      	str	r3, [sp, #12]
 8012236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012238:	443b      	add	r3, r7
 801223a:	9309      	str	r3, [sp, #36]	@ 0x24
 801223c:	e76a      	b.n	8012114 <_vfiprintf_r+0x78>
 801223e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012242:	460c      	mov	r4, r1
 8012244:	2001      	movs	r0, #1
 8012246:	e7a8      	b.n	801219a <_vfiprintf_r+0xfe>
 8012248:	2300      	movs	r3, #0
 801224a:	3401      	adds	r4, #1
 801224c:	9305      	str	r3, [sp, #20]
 801224e:	4619      	mov	r1, r3
 8012250:	f04f 0c0a 	mov.w	ip, #10
 8012254:	4620      	mov	r0, r4
 8012256:	f810 2b01 	ldrb.w	r2, [r0], #1
 801225a:	3a30      	subs	r2, #48	@ 0x30
 801225c:	2a09      	cmp	r2, #9
 801225e:	d903      	bls.n	8012268 <_vfiprintf_r+0x1cc>
 8012260:	2b00      	cmp	r3, #0
 8012262:	d0c6      	beq.n	80121f2 <_vfiprintf_r+0x156>
 8012264:	9105      	str	r1, [sp, #20]
 8012266:	e7c4      	b.n	80121f2 <_vfiprintf_r+0x156>
 8012268:	fb0c 2101 	mla	r1, ip, r1, r2
 801226c:	4604      	mov	r4, r0
 801226e:	2301      	movs	r3, #1
 8012270:	e7f0      	b.n	8012254 <_vfiprintf_r+0x1b8>
 8012272:	ab03      	add	r3, sp, #12
 8012274:	9300      	str	r3, [sp, #0]
 8012276:	462a      	mov	r2, r5
 8012278:	4b12      	ldr	r3, [pc, #72]	@ (80122c4 <_vfiprintf_r+0x228>)
 801227a:	a904      	add	r1, sp, #16
 801227c:	4630      	mov	r0, r6
 801227e:	f7fd fc9b 	bl	800fbb8 <_printf_float>
 8012282:	4607      	mov	r7, r0
 8012284:	1c78      	adds	r0, r7, #1
 8012286:	d1d6      	bne.n	8012236 <_vfiprintf_r+0x19a>
 8012288:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801228a:	07d9      	lsls	r1, r3, #31
 801228c:	d405      	bmi.n	801229a <_vfiprintf_r+0x1fe>
 801228e:	89ab      	ldrh	r3, [r5, #12]
 8012290:	059a      	lsls	r2, r3, #22
 8012292:	d402      	bmi.n	801229a <_vfiprintf_r+0x1fe>
 8012294:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012296:	f7fe fb51 	bl	801093c <__retarget_lock_release_recursive>
 801229a:	89ab      	ldrh	r3, [r5, #12]
 801229c:	065b      	lsls	r3, r3, #25
 801229e:	f53f af1f 	bmi.w	80120e0 <_vfiprintf_r+0x44>
 80122a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80122a4:	e71e      	b.n	80120e4 <_vfiprintf_r+0x48>
 80122a6:	ab03      	add	r3, sp, #12
 80122a8:	9300      	str	r3, [sp, #0]
 80122aa:	462a      	mov	r2, r5
 80122ac:	4b05      	ldr	r3, [pc, #20]	@ (80122c4 <_vfiprintf_r+0x228>)
 80122ae:	a904      	add	r1, sp, #16
 80122b0:	4630      	mov	r0, r6
 80122b2:	f7fd ff19 	bl	80100e8 <_printf_i>
 80122b6:	e7e4      	b.n	8012282 <_vfiprintf_r+0x1e6>
 80122b8:	0801551e 	.word	0x0801551e
 80122bc:	08015528 	.word	0x08015528
 80122c0:	0800fbb9 	.word	0x0800fbb9
 80122c4:	08012077 	.word	0x08012077
 80122c8:	08015524 	.word	0x08015524

080122cc <__sflush_r>:
 80122cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80122d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122d4:	0716      	lsls	r6, r2, #28
 80122d6:	4605      	mov	r5, r0
 80122d8:	460c      	mov	r4, r1
 80122da:	d454      	bmi.n	8012386 <__sflush_r+0xba>
 80122dc:	684b      	ldr	r3, [r1, #4]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	dc02      	bgt.n	80122e8 <__sflush_r+0x1c>
 80122e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	dd48      	ble.n	801237a <__sflush_r+0xae>
 80122e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80122ea:	2e00      	cmp	r6, #0
 80122ec:	d045      	beq.n	801237a <__sflush_r+0xae>
 80122ee:	2300      	movs	r3, #0
 80122f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80122f4:	682f      	ldr	r7, [r5, #0]
 80122f6:	6a21      	ldr	r1, [r4, #32]
 80122f8:	602b      	str	r3, [r5, #0]
 80122fa:	d030      	beq.n	801235e <__sflush_r+0x92>
 80122fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80122fe:	89a3      	ldrh	r3, [r4, #12]
 8012300:	0759      	lsls	r1, r3, #29
 8012302:	d505      	bpl.n	8012310 <__sflush_r+0x44>
 8012304:	6863      	ldr	r3, [r4, #4]
 8012306:	1ad2      	subs	r2, r2, r3
 8012308:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801230a:	b10b      	cbz	r3, 8012310 <__sflush_r+0x44>
 801230c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801230e:	1ad2      	subs	r2, r2, r3
 8012310:	2300      	movs	r3, #0
 8012312:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012314:	6a21      	ldr	r1, [r4, #32]
 8012316:	4628      	mov	r0, r5
 8012318:	47b0      	blx	r6
 801231a:	1c43      	adds	r3, r0, #1
 801231c:	89a3      	ldrh	r3, [r4, #12]
 801231e:	d106      	bne.n	801232e <__sflush_r+0x62>
 8012320:	6829      	ldr	r1, [r5, #0]
 8012322:	291d      	cmp	r1, #29
 8012324:	d82b      	bhi.n	801237e <__sflush_r+0xb2>
 8012326:	4a2a      	ldr	r2, [pc, #168]	@ (80123d0 <__sflush_r+0x104>)
 8012328:	40ca      	lsrs	r2, r1
 801232a:	07d6      	lsls	r6, r2, #31
 801232c:	d527      	bpl.n	801237e <__sflush_r+0xb2>
 801232e:	2200      	movs	r2, #0
 8012330:	6062      	str	r2, [r4, #4]
 8012332:	04d9      	lsls	r1, r3, #19
 8012334:	6922      	ldr	r2, [r4, #16]
 8012336:	6022      	str	r2, [r4, #0]
 8012338:	d504      	bpl.n	8012344 <__sflush_r+0x78>
 801233a:	1c42      	adds	r2, r0, #1
 801233c:	d101      	bne.n	8012342 <__sflush_r+0x76>
 801233e:	682b      	ldr	r3, [r5, #0]
 8012340:	b903      	cbnz	r3, 8012344 <__sflush_r+0x78>
 8012342:	6560      	str	r0, [r4, #84]	@ 0x54
 8012344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012346:	602f      	str	r7, [r5, #0]
 8012348:	b1b9      	cbz	r1, 801237a <__sflush_r+0xae>
 801234a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801234e:	4299      	cmp	r1, r3
 8012350:	d002      	beq.n	8012358 <__sflush_r+0x8c>
 8012352:	4628      	mov	r0, r5
 8012354:	f7ff f95c 	bl	8011610 <_free_r>
 8012358:	2300      	movs	r3, #0
 801235a:	6363      	str	r3, [r4, #52]	@ 0x34
 801235c:	e00d      	b.n	801237a <__sflush_r+0xae>
 801235e:	2301      	movs	r3, #1
 8012360:	4628      	mov	r0, r5
 8012362:	47b0      	blx	r6
 8012364:	4602      	mov	r2, r0
 8012366:	1c50      	adds	r0, r2, #1
 8012368:	d1c9      	bne.n	80122fe <__sflush_r+0x32>
 801236a:	682b      	ldr	r3, [r5, #0]
 801236c:	2b00      	cmp	r3, #0
 801236e:	d0c6      	beq.n	80122fe <__sflush_r+0x32>
 8012370:	2b1d      	cmp	r3, #29
 8012372:	d001      	beq.n	8012378 <__sflush_r+0xac>
 8012374:	2b16      	cmp	r3, #22
 8012376:	d11e      	bne.n	80123b6 <__sflush_r+0xea>
 8012378:	602f      	str	r7, [r5, #0]
 801237a:	2000      	movs	r0, #0
 801237c:	e022      	b.n	80123c4 <__sflush_r+0xf8>
 801237e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012382:	b21b      	sxth	r3, r3
 8012384:	e01b      	b.n	80123be <__sflush_r+0xf2>
 8012386:	690f      	ldr	r7, [r1, #16]
 8012388:	2f00      	cmp	r7, #0
 801238a:	d0f6      	beq.n	801237a <__sflush_r+0xae>
 801238c:	0793      	lsls	r3, r2, #30
 801238e:	680e      	ldr	r6, [r1, #0]
 8012390:	bf08      	it	eq
 8012392:	694b      	ldreq	r3, [r1, #20]
 8012394:	600f      	str	r7, [r1, #0]
 8012396:	bf18      	it	ne
 8012398:	2300      	movne	r3, #0
 801239a:	eba6 0807 	sub.w	r8, r6, r7
 801239e:	608b      	str	r3, [r1, #8]
 80123a0:	f1b8 0f00 	cmp.w	r8, #0
 80123a4:	dde9      	ble.n	801237a <__sflush_r+0xae>
 80123a6:	6a21      	ldr	r1, [r4, #32]
 80123a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80123aa:	4643      	mov	r3, r8
 80123ac:	463a      	mov	r2, r7
 80123ae:	4628      	mov	r0, r5
 80123b0:	47b0      	blx	r6
 80123b2:	2800      	cmp	r0, #0
 80123b4:	dc08      	bgt.n	80123c8 <__sflush_r+0xfc>
 80123b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80123be:	81a3      	strh	r3, [r4, #12]
 80123c0:	f04f 30ff 	mov.w	r0, #4294967295
 80123c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123c8:	4407      	add	r7, r0
 80123ca:	eba8 0800 	sub.w	r8, r8, r0
 80123ce:	e7e7      	b.n	80123a0 <__sflush_r+0xd4>
 80123d0:	20400001 	.word	0x20400001

080123d4 <_fflush_r>:
 80123d4:	b538      	push	{r3, r4, r5, lr}
 80123d6:	690b      	ldr	r3, [r1, #16]
 80123d8:	4605      	mov	r5, r0
 80123da:	460c      	mov	r4, r1
 80123dc:	b913      	cbnz	r3, 80123e4 <_fflush_r+0x10>
 80123de:	2500      	movs	r5, #0
 80123e0:	4628      	mov	r0, r5
 80123e2:	bd38      	pop	{r3, r4, r5, pc}
 80123e4:	b118      	cbz	r0, 80123ee <_fflush_r+0x1a>
 80123e6:	6a03      	ldr	r3, [r0, #32]
 80123e8:	b90b      	cbnz	r3, 80123ee <_fflush_r+0x1a>
 80123ea:	f7fe f827 	bl	801043c <__sinit>
 80123ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d0f3      	beq.n	80123de <_fflush_r+0xa>
 80123f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80123f8:	07d0      	lsls	r0, r2, #31
 80123fa:	d404      	bmi.n	8012406 <_fflush_r+0x32>
 80123fc:	0599      	lsls	r1, r3, #22
 80123fe:	d402      	bmi.n	8012406 <_fflush_r+0x32>
 8012400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012402:	f7fe fa9a 	bl	801093a <__retarget_lock_acquire_recursive>
 8012406:	4628      	mov	r0, r5
 8012408:	4621      	mov	r1, r4
 801240a:	f7ff ff5f 	bl	80122cc <__sflush_r>
 801240e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012410:	07da      	lsls	r2, r3, #31
 8012412:	4605      	mov	r5, r0
 8012414:	d4e4      	bmi.n	80123e0 <_fflush_r+0xc>
 8012416:	89a3      	ldrh	r3, [r4, #12]
 8012418:	059b      	lsls	r3, r3, #22
 801241a:	d4e1      	bmi.n	80123e0 <_fflush_r+0xc>
 801241c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801241e:	f7fe fa8d 	bl	801093c <__retarget_lock_release_recursive>
 8012422:	e7dd      	b.n	80123e0 <_fflush_r+0xc>

08012424 <__swbuf_r>:
 8012424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012426:	460e      	mov	r6, r1
 8012428:	4614      	mov	r4, r2
 801242a:	4605      	mov	r5, r0
 801242c:	b118      	cbz	r0, 8012436 <__swbuf_r+0x12>
 801242e:	6a03      	ldr	r3, [r0, #32]
 8012430:	b90b      	cbnz	r3, 8012436 <__swbuf_r+0x12>
 8012432:	f7fe f803 	bl	801043c <__sinit>
 8012436:	69a3      	ldr	r3, [r4, #24]
 8012438:	60a3      	str	r3, [r4, #8]
 801243a:	89a3      	ldrh	r3, [r4, #12]
 801243c:	071a      	lsls	r2, r3, #28
 801243e:	d501      	bpl.n	8012444 <__swbuf_r+0x20>
 8012440:	6923      	ldr	r3, [r4, #16]
 8012442:	b943      	cbnz	r3, 8012456 <__swbuf_r+0x32>
 8012444:	4621      	mov	r1, r4
 8012446:	4628      	mov	r0, r5
 8012448:	f000 f82a 	bl	80124a0 <__swsetup_r>
 801244c:	b118      	cbz	r0, 8012456 <__swbuf_r+0x32>
 801244e:	f04f 37ff 	mov.w	r7, #4294967295
 8012452:	4638      	mov	r0, r7
 8012454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012456:	6823      	ldr	r3, [r4, #0]
 8012458:	6922      	ldr	r2, [r4, #16]
 801245a:	1a98      	subs	r0, r3, r2
 801245c:	6963      	ldr	r3, [r4, #20]
 801245e:	b2f6      	uxtb	r6, r6
 8012460:	4283      	cmp	r3, r0
 8012462:	4637      	mov	r7, r6
 8012464:	dc05      	bgt.n	8012472 <__swbuf_r+0x4e>
 8012466:	4621      	mov	r1, r4
 8012468:	4628      	mov	r0, r5
 801246a:	f7ff ffb3 	bl	80123d4 <_fflush_r>
 801246e:	2800      	cmp	r0, #0
 8012470:	d1ed      	bne.n	801244e <__swbuf_r+0x2a>
 8012472:	68a3      	ldr	r3, [r4, #8]
 8012474:	3b01      	subs	r3, #1
 8012476:	60a3      	str	r3, [r4, #8]
 8012478:	6823      	ldr	r3, [r4, #0]
 801247a:	1c5a      	adds	r2, r3, #1
 801247c:	6022      	str	r2, [r4, #0]
 801247e:	701e      	strb	r6, [r3, #0]
 8012480:	6962      	ldr	r2, [r4, #20]
 8012482:	1c43      	adds	r3, r0, #1
 8012484:	429a      	cmp	r2, r3
 8012486:	d004      	beq.n	8012492 <__swbuf_r+0x6e>
 8012488:	89a3      	ldrh	r3, [r4, #12]
 801248a:	07db      	lsls	r3, r3, #31
 801248c:	d5e1      	bpl.n	8012452 <__swbuf_r+0x2e>
 801248e:	2e0a      	cmp	r6, #10
 8012490:	d1df      	bne.n	8012452 <__swbuf_r+0x2e>
 8012492:	4621      	mov	r1, r4
 8012494:	4628      	mov	r0, r5
 8012496:	f7ff ff9d 	bl	80123d4 <_fflush_r>
 801249a:	2800      	cmp	r0, #0
 801249c:	d0d9      	beq.n	8012452 <__swbuf_r+0x2e>
 801249e:	e7d6      	b.n	801244e <__swbuf_r+0x2a>

080124a0 <__swsetup_r>:
 80124a0:	b538      	push	{r3, r4, r5, lr}
 80124a2:	4b29      	ldr	r3, [pc, #164]	@ (8012548 <__swsetup_r+0xa8>)
 80124a4:	4605      	mov	r5, r0
 80124a6:	6818      	ldr	r0, [r3, #0]
 80124a8:	460c      	mov	r4, r1
 80124aa:	b118      	cbz	r0, 80124b4 <__swsetup_r+0x14>
 80124ac:	6a03      	ldr	r3, [r0, #32]
 80124ae:	b90b      	cbnz	r3, 80124b4 <__swsetup_r+0x14>
 80124b0:	f7fd ffc4 	bl	801043c <__sinit>
 80124b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80124b8:	0719      	lsls	r1, r3, #28
 80124ba:	d422      	bmi.n	8012502 <__swsetup_r+0x62>
 80124bc:	06da      	lsls	r2, r3, #27
 80124be:	d407      	bmi.n	80124d0 <__swsetup_r+0x30>
 80124c0:	2209      	movs	r2, #9
 80124c2:	602a      	str	r2, [r5, #0]
 80124c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80124c8:	81a3      	strh	r3, [r4, #12]
 80124ca:	f04f 30ff 	mov.w	r0, #4294967295
 80124ce:	e033      	b.n	8012538 <__swsetup_r+0x98>
 80124d0:	0758      	lsls	r0, r3, #29
 80124d2:	d512      	bpl.n	80124fa <__swsetup_r+0x5a>
 80124d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80124d6:	b141      	cbz	r1, 80124ea <__swsetup_r+0x4a>
 80124d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80124dc:	4299      	cmp	r1, r3
 80124de:	d002      	beq.n	80124e6 <__swsetup_r+0x46>
 80124e0:	4628      	mov	r0, r5
 80124e2:	f7ff f895 	bl	8011610 <_free_r>
 80124e6:	2300      	movs	r3, #0
 80124e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80124ea:	89a3      	ldrh	r3, [r4, #12]
 80124ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80124f0:	81a3      	strh	r3, [r4, #12]
 80124f2:	2300      	movs	r3, #0
 80124f4:	6063      	str	r3, [r4, #4]
 80124f6:	6923      	ldr	r3, [r4, #16]
 80124f8:	6023      	str	r3, [r4, #0]
 80124fa:	89a3      	ldrh	r3, [r4, #12]
 80124fc:	f043 0308 	orr.w	r3, r3, #8
 8012500:	81a3      	strh	r3, [r4, #12]
 8012502:	6923      	ldr	r3, [r4, #16]
 8012504:	b94b      	cbnz	r3, 801251a <__swsetup_r+0x7a>
 8012506:	89a3      	ldrh	r3, [r4, #12]
 8012508:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801250c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012510:	d003      	beq.n	801251a <__swsetup_r+0x7a>
 8012512:	4621      	mov	r1, r4
 8012514:	4628      	mov	r0, r5
 8012516:	f000 f8d1 	bl	80126bc <__smakebuf_r>
 801251a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801251e:	f013 0201 	ands.w	r2, r3, #1
 8012522:	d00a      	beq.n	801253a <__swsetup_r+0x9a>
 8012524:	2200      	movs	r2, #0
 8012526:	60a2      	str	r2, [r4, #8]
 8012528:	6962      	ldr	r2, [r4, #20]
 801252a:	4252      	negs	r2, r2
 801252c:	61a2      	str	r2, [r4, #24]
 801252e:	6922      	ldr	r2, [r4, #16]
 8012530:	b942      	cbnz	r2, 8012544 <__swsetup_r+0xa4>
 8012532:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012536:	d1c5      	bne.n	80124c4 <__swsetup_r+0x24>
 8012538:	bd38      	pop	{r3, r4, r5, pc}
 801253a:	0799      	lsls	r1, r3, #30
 801253c:	bf58      	it	pl
 801253e:	6962      	ldrpl	r2, [r4, #20]
 8012540:	60a2      	str	r2, [r4, #8]
 8012542:	e7f4      	b.n	801252e <__swsetup_r+0x8e>
 8012544:	2000      	movs	r0, #0
 8012546:	e7f7      	b.n	8012538 <__swsetup_r+0x98>
 8012548:	20000058 	.word	0x20000058

0801254c <__assert_func>:
 801254c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801254e:	4614      	mov	r4, r2
 8012550:	461a      	mov	r2, r3
 8012552:	4b09      	ldr	r3, [pc, #36]	@ (8012578 <__assert_func+0x2c>)
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	4605      	mov	r5, r0
 8012558:	68d8      	ldr	r0, [r3, #12]
 801255a:	b14c      	cbz	r4, 8012570 <__assert_func+0x24>
 801255c:	4b07      	ldr	r3, [pc, #28]	@ (801257c <__assert_func+0x30>)
 801255e:	9100      	str	r1, [sp, #0]
 8012560:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012564:	4906      	ldr	r1, [pc, #24]	@ (8012580 <__assert_func+0x34>)
 8012566:	462b      	mov	r3, r5
 8012568:	f000 f870 	bl	801264c <fiprintf>
 801256c:	f7fd f9bf 	bl	800f8ee <abort>
 8012570:	4b04      	ldr	r3, [pc, #16]	@ (8012584 <__assert_func+0x38>)
 8012572:	461c      	mov	r4, r3
 8012574:	e7f3      	b.n	801255e <__assert_func+0x12>
 8012576:	bf00      	nop
 8012578:	20000058 	.word	0x20000058
 801257c:	08015539 	.word	0x08015539
 8012580:	08015546 	.word	0x08015546
 8012584:	08015574 	.word	0x08015574

08012588 <_calloc_r>:
 8012588:	b570      	push	{r4, r5, r6, lr}
 801258a:	fba1 5402 	umull	r5, r4, r1, r2
 801258e:	b934      	cbnz	r4, 801259e <_calloc_r+0x16>
 8012590:	4629      	mov	r1, r5
 8012592:	f7fd f9e5 	bl	800f960 <_malloc_r>
 8012596:	4606      	mov	r6, r0
 8012598:	b928      	cbnz	r0, 80125a6 <_calloc_r+0x1e>
 801259a:	4630      	mov	r0, r6
 801259c:	bd70      	pop	{r4, r5, r6, pc}
 801259e:	220c      	movs	r2, #12
 80125a0:	6002      	str	r2, [r0, #0]
 80125a2:	2600      	movs	r6, #0
 80125a4:	e7f9      	b.n	801259a <_calloc_r+0x12>
 80125a6:	462a      	mov	r2, r5
 80125a8:	4621      	mov	r1, r4
 80125aa:	f7fe f881 	bl	80106b0 <memset>
 80125ae:	e7f4      	b.n	801259a <_calloc_r+0x12>

080125b0 <__ascii_mbtowc>:
 80125b0:	b082      	sub	sp, #8
 80125b2:	b901      	cbnz	r1, 80125b6 <__ascii_mbtowc+0x6>
 80125b4:	a901      	add	r1, sp, #4
 80125b6:	b142      	cbz	r2, 80125ca <__ascii_mbtowc+0x1a>
 80125b8:	b14b      	cbz	r3, 80125ce <__ascii_mbtowc+0x1e>
 80125ba:	7813      	ldrb	r3, [r2, #0]
 80125bc:	600b      	str	r3, [r1, #0]
 80125be:	7812      	ldrb	r2, [r2, #0]
 80125c0:	1e10      	subs	r0, r2, #0
 80125c2:	bf18      	it	ne
 80125c4:	2001      	movne	r0, #1
 80125c6:	b002      	add	sp, #8
 80125c8:	4770      	bx	lr
 80125ca:	4610      	mov	r0, r2
 80125cc:	e7fb      	b.n	80125c6 <__ascii_mbtowc+0x16>
 80125ce:	f06f 0001 	mvn.w	r0, #1
 80125d2:	e7f8      	b.n	80125c6 <__ascii_mbtowc+0x16>

080125d4 <_realloc_r>:
 80125d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125d8:	4607      	mov	r7, r0
 80125da:	4614      	mov	r4, r2
 80125dc:	460d      	mov	r5, r1
 80125de:	b921      	cbnz	r1, 80125ea <_realloc_r+0x16>
 80125e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125e4:	4611      	mov	r1, r2
 80125e6:	f7fd b9bb 	b.w	800f960 <_malloc_r>
 80125ea:	b92a      	cbnz	r2, 80125f8 <_realloc_r+0x24>
 80125ec:	f7ff f810 	bl	8011610 <_free_r>
 80125f0:	4625      	mov	r5, r4
 80125f2:	4628      	mov	r0, r5
 80125f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125f8:	f000 f8be 	bl	8012778 <_malloc_usable_size_r>
 80125fc:	4284      	cmp	r4, r0
 80125fe:	4606      	mov	r6, r0
 8012600:	d802      	bhi.n	8012608 <_realloc_r+0x34>
 8012602:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012606:	d8f4      	bhi.n	80125f2 <_realloc_r+0x1e>
 8012608:	4621      	mov	r1, r4
 801260a:	4638      	mov	r0, r7
 801260c:	f7fd f9a8 	bl	800f960 <_malloc_r>
 8012610:	4680      	mov	r8, r0
 8012612:	b908      	cbnz	r0, 8012618 <_realloc_r+0x44>
 8012614:	4645      	mov	r5, r8
 8012616:	e7ec      	b.n	80125f2 <_realloc_r+0x1e>
 8012618:	42b4      	cmp	r4, r6
 801261a:	4622      	mov	r2, r4
 801261c:	4629      	mov	r1, r5
 801261e:	bf28      	it	cs
 8012620:	4632      	movcs	r2, r6
 8012622:	f7fe f98c 	bl	801093e <memcpy>
 8012626:	4629      	mov	r1, r5
 8012628:	4638      	mov	r0, r7
 801262a:	f7fe fff1 	bl	8011610 <_free_r>
 801262e:	e7f1      	b.n	8012614 <_realloc_r+0x40>

08012630 <__ascii_wctomb>:
 8012630:	4603      	mov	r3, r0
 8012632:	4608      	mov	r0, r1
 8012634:	b141      	cbz	r1, 8012648 <__ascii_wctomb+0x18>
 8012636:	2aff      	cmp	r2, #255	@ 0xff
 8012638:	d904      	bls.n	8012644 <__ascii_wctomb+0x14>
 801263a:	228a      	movs	r2, #138	@ 0x8a
 801263c:	601a      	str	r2, [r3, #0]
 801263e:	f04f 30ff 	mov.w	r0, #4294967295
 8012642:	4770      	bx	lr
 8012644:	700a      	strb	r2, [r1, #0]
 8012646:	2001      	movs	r0, #1
 8012648:	4770      	bx	lr
	...

0801264c <fiprintf>:
 801264c:	b40e      	push	{r1, r2, r3}
 801264e:	b503      	push	{r0, r1, lr}
 8012650:	4601      	mov	r1, r0
 8012652:	ab03      	add	r3, sp, #12
 8012654:	4805      	ldr	r0, [pc, #20]	@ (801266c <fiprintf+0x20>)
 8012656:	f853 2b04 	ldr.w	r2, [r3], #4
 801265a:	6800      	ldr	r0, [r0, #0]
 801265c:	9301      	str	r3, [sp, #4]
 801265e:	f7ff fd1d 	bl	801209c <_vfiprintf_r>
 8012662:	b002      	add	sp, #8
 8012664:	f85d eb04 	ldr.w	lr, [sp], #4
 8012668:	b003      	add	sp, #12
 801266a:	4770      	bx	lr
 801266c:	20000058 	.word	0x20000058

08012670 <__swhatbuf_r>:
 8012670:	b570      	push	{r4, r5, r6, lr}
 8012672:	460c      	mov	r4, r1
 8012674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012678:	2900      	cmp	r1, #0
 801267a:	b096      	sub	sp, #88	@ 0x58
 801267c:	4615      	mov	r5, r2
 801267e:	461e      	mov	r6, r3
 8012680:	da0d      	bge.n	801269e <__swhatbuf_r+0x2e>
 8012682:	89a3      	ldrh	r3, [r4, #12]
 8012684:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012688:	f04f 0100 	mov.w	r1, #0
 801268c:	bf14      	ite	ne
 801268e:	2340      	movne	r3, #64	@ 0x40
 8012690:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012694:	2000      	movs	r0, #0
 8012696:	6031      	str	r1, [r6, #0]
 8012698:	602b      	str	r3, [r5, #0]
 801269a:	b016      	add	sp, #88	@ 0x58
 801269c:	bd70      	pop	{r4, r5, r6, pc}
 801269e:	466a      	mov	r2, sp
 80126a0:	f000 f848 	bl	8012734 <_fstat_r>
 80126a4:	2800      	cmp	r0, #0
 80126a6:	dbec      	blt.n	8012682 <__swhatbuf_r+0x12>
 80126a8:	9901      	ldr	r1, [sp, #4]
 80126aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80126ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80126b2:	4259      	negs	r1, r3
 80126b4:	4159      	adcs	r1, r3
 80126b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80126ba:	e7eb      	b.n	8012694 <__swhatbuf_r+0x24>

080126bc <__smakebuf_r>:
 80126bc:	898b      	ldrh	r3, [r1, #12]
 80126be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80126c0:	079d      	lsls	r5, r3, #30
 80126c2:	4606      	mov	r6, r0
 80126c4:	460c      	mov	r4, r1
 80126c6:	d507      	bpl.n	80126d8 <__smakebuf_r+0x1c>
 80126c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80126cc:	6023      	str	r3, [r4, #0]
 80126ce:	6123      	str	r3, [r4, #16]
 80126d0:	2301      	movs	r3, #1
 80126d2:	6163      	str	r3, [r4, #20]
 80126d4:	b003      	add	sp, #12
 80126d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80126d8:	ab01      	add	r3, sp, #4
 80126da:	466a      	mov	r2, sp
 80126dc:	f7ff ffc8 	bl	8012670 <__swhatbuf_r>
 80126e0:	9f00      	ldr	r7, [sp, #0]
 80126e2:	4605      	mov	r5, r0
 80126e4:	4639      	mov	r1, r7
 80126e6:	4630      	mov	r0, r6
 80126e8:	f7fd f93a 	bl	800f960 <_malloc_r>
 80126ec:	b948      	cbnz	r0, 8012702 <__smakebuf_r+0x46>
 80126ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126f2:	059a      	lsls	r2, r3, #22
 80126f4:	d4ee      	bmi.n	80126d4 <__smakebuf_r+0x18>
 80126f6:	f023 0303 	bic.w	r3, r3, #3
 80126fa:	f043 0302 	orr.w	r3, r3, #2
 80126fe:	81a3      	strh	r3, [r4, #12]
 8012700:	e7e2      	b.n	80126c8 <__smakebuf_r+0xc>
 8012702:	89a3      	ldrh	r3, [r4, #12]
 8012704:	6020      	str	r0, [r4, #0]
 8012706:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801270a:	81a3      	strh	r3, [r4, #12]
 801270c:	9b01      	ldr	r3, [sp, #4]
 801270e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012712:	b15b      	cbz	r3, 801272c <__smakebuf_r+0x70>
 8012714:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012718:	4630      	mov	r0, r6
 801271a:	f000 f81d 	bl	8012758 <_isatty_r>
 801271e:	b128      	cbz	r0, 801272c <__smakebuf_r+0x70>
 8012720:	89a3      	ldrh	r3, [r4, #12]
 8012722:	f023 0303 	bic.w	r3, r3, #3
 8012726:	f043 0301 	orr.w	r3, r3, #1
 801272a:	81a3      	strh	r3, [r4, #12]
 801272c:	89a3      	ldrh	r3, [r4, #12]
 801272e:	431d      	orrs	r5, r3
 8012730:	81a5      	strh	r5, [r4, #12]
 8012732:	e7cf      	b.n	80126d4 <__smakebuf_r+0x18>

08012734 <_fstat_r>:
 8012734:	b538      	push	{r3, r4, r5, lr}
 8012736:	4d07      	ldr	r5, [pc, #28]	@ (8012754 <_fstat_r+0x20>)
 8012738:	2300      	movs	r3, #0
 801273a:	4604      	mov	r4, r0
 801273c:	4608      	mov	r0, r1
 801273e:	4611      	mov	r1, r2
 8012740:	602b      	str	r3, [r5, #0]
 8012742:	f7f4 fc7b 	bl	800703c <_fstat>
 8012746:	1c43      	adds	r3, r0, #1
 8012748:	d102      	bne.n	8012750 <_fstat_r+0x1c>
 801274a:	682b      	ldr	r3, [r5, #0]
 801274c:	b103      	cbz	r3, 8012750 <_fstat_r+0x1c>
 801274e:	6023      	str	r3, [r4, #0]
 8012750:	bd38      	pop	{r3, r4, r5, pc}
 8012752:	bf00      	nop
 8012754:	20007180 	.word	0x20007180

08012758 <_isatty_r>:
 8012758:	b538      	push	{r3, r4, r5, lr}
 801275a:	4d06      	ldr	r5, [pc, #24]	@ (8012774 <_isatty_r+0x1c>)
 801275c:	2300      	movs	r3, #0
 801275e:	4604      	mov	r4, r0
 8012760:	4608      	mov	r0, r1
 8012762:	602b      	str	r3, [r5, #0]
 8012764:	f7f4 fc7a 	bl	800705c <_isatty>
 8012768:	1c43      	adds	r3, r0, #1
 801276a:	d102      	bne.n	8012772 <_isatty_r+0x1a>
 801276c:	682b      	ldr	r3, [r5, #0]
 801276e:	b103      	cbz	r3, 8012772 <_isatty_r+0x1a>
 8012770:	6023      	str	r3, [r4, #0]
 8012772:	bd38      	pop	{r3, r4, r5, pc}
 8012774:	20007180 	.word	0x20007180

08012778 <_malloc_usable_size_r>:
 8012778:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801277c:	1f18      	subs	r0, r3, #4
 801277e:	2b00      	cmp	r3, #0
 8012780:	bfbc      	itt	lt
 8012782:	580b      	ldrlt	r3, [r1, r0]
 8012784:	18c0      	addlt	r0, r0, r3
 8012786:	4770      	bx	lr

08012788 <_init>:
 8012788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801278a:	bf00      	nop
 801278c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801278e:	bc08      	pop	{r3}
 8012790:	469e      	mov	lr, r3
 8012792:	4770      	bx	lr

08012794 <_fini>:
 8012794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012796:	bf00      	nop
 8012798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801279a:	bc08      	pop	{r3}
 801279c:	469e      	mov	lr, r3
 801279e:	4770      	bx	lr
