# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 766 \
    name bucket_sizes_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_113 \
    op interface \
    ports { bucket_sizes_113 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 767 \
    name bucket_sizes_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_112 \
    op interface \
    ports { bucket_sizes_112 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 768 \
    name bucket_sizes_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_111 \
    op interface \
    ports { bucket_sizes_111 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 769 \
    name bucket_sizes_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_110 \
    op interface \
    ports { bucket_sizes_110 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 770 \
    name bucket_sizes_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_109 \
    op interface \
    ports { bucket_sizes_109 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 771 \
    name bucket_sizes_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_108 \
    op interface \
    ports { bucket_sizes_108 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 772 \
    name bucket_sizes_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_107 \
    op interface \
    ports { bucket_sizes_107 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 773 \
    name bucket_sizes_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_106 \
    op interface \
    ports { bucket_sizes_106 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 774 \
    name bucket_pointer_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_40 \
    op interface \
    ports { bucket_pointer_40 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 775 \
    name bucket_pointer_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_39 \
    op interface \
    ports { bucket_pointer_39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 776 \
    name bucket_pointer_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_38 \
    op interface \
    ports { bucket_pointer_38 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 777 \
    name bucket_pointer_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_37 \
    op interface \
    ports { bucket_pointer_37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 778 \
    name bucket_pointer_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_36 \
    op interface \
    ports { bucket_pointer_36 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 779 \
    name bucket_pointer_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_35 \
    op interface \
    ports { bucket_pointer_35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 780 \
    name bucket_pointer_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_34 \
    op interface \
    ports { bucket_pointer_34 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 781 \
    name bucket_pointer \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer \
    op interface \
    ports { bucket_pointer { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 782 \
    name bucket_sizes_121_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_121_out \
    op interface \
    ports { bucket_sizes_121_out { O 32 vector } bucket_sizes_121_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name bucket_sizes_120_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_120_out \
    op interface \
    ports { bucket_sizes_120_out { O 32 vector } bucket_sizes_120_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name bucket_sizes_119_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_119_out \
    op interface \
    ports { bucket_sizes_119_out { O 32 vector } bucket_sizes_119_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 785 \
    name bucket_sizes_118_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_118_out \
    op interface \
    ports { bucket_sizes_118_out { O 32 vector } bucket_sizes_118_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 786 \
    name bucket_sizes_117_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_117_out \
    op interface \
    ports { bucket_sizes_117_out { O 32 vector } bucket_sizes_117_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 787 \
    name bucket_sizes_116_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_116_out \
    op interface \
    ports { bucket_sizes_116_out { O 32 vector } bucket_sizes_116_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 788 \
    name bucket_sizes_115_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_115_out \
    op interface \
    ports { bucket_sizes_115_out { O 32 vector } bucket_sizes_115_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 789 \
    name bucket_sizes_114_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_114_out \
    op interface \
    ports { bucket_sizes_114_out { O 32 vector } bucket_sizes_114_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 790 \
    name bucket_pointer_48_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_48_out \
    op interface \
    ports { bucket_pointer_48_out { O 32 vector } bucket_pointer_48_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 791 \
    name bucket_pointer_47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_47_out \
    op interface \
    ports { bucket_pointer_47_out { O 32 vector } bucket_pointer_47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 792 \
    name bucket_pointer_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_46_out \
    op interface \
    ports { bucket_pointer_46_out { O 32 vector } bucket_pointer_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 793 \
    name bucket_pointer_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_45_out \
    op interface \
    ports { bucket_pointer_45_out { O 32 vector } bucket_pointer_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 794 \
    name bucket_pointer_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_44_out \
    op interface \
    ports { bucket_pointer_44_out { O 32 vector } bucket_pointer_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 795 \
    name bucket_pointer_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_43_out \
    op interface \
    ports { bucket_pointer_43_out { O 32 vector } bucket_pointer_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 796 \
    name bucket_pointer_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_42_out \
    op interface \
    ports { bucket_pointer_42_out { O 32 vector } bucket_pointer_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 797 \
    name bucket_pointer_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_41_out \
    op interface \
    ports { bucket_pointer_41_out { O 32 vector } bucket_pointer_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName multi_radix_oct_kmerge_flow_control_loop_pipe_sequential_init_U
set CompName multi_radix_oct_kmerge_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix multi_radix_oct_kmerge_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


