INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/aru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/ben_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ben_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/cpu_to_io.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_to_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/instantiate_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instantiate_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxgate
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux_pc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/processor_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/sext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-311] analyzing module sync_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sim_1/new/auto_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_autocount
