# Health-Checking-System
In this project, a health diagnosis system was designed using logic circuits course knowledge in Verilog.

- Logic Circuits Course Final Project - Under supervision of Dr. Sedighi

- Impelemented by : 
  - [Amirhossein Poolad](https://github.com/AmirhosseinPoolad) <br />
  - [Samin Mahdipour](https://github.com/Precioux) <br />
  
- Amirkabir University of Technology - Spring 2021


