Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 15 02:55:04 2022
| Host         : DESKTOP-DRQ6LGH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.104        0.000                      0                  395        0.159        0.000                      0                  395        4.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.104        0.000                      0                  395        0.159        0.000                      0                  395        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_state_q_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.934ns (19.204%)  route 3.930ns (80.796%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.539     5.123    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[1]/Q
                         net (fo=173, routed)         3.103     8.682    betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[4]_0[1]
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  betaCPU/matrix_decoder6/matrix_writer/M_state_q_inv_i_2__0/O
                         net (fo=1, routed)           0.826     9.661    betaCPU/matrix_decoder6/matrix_writer/M_state_q_inv_i_2__0_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I1_O)        0.326     9.987 r  betaCPU/matrix_decoder6/matrix_writer/M_state_q_inv_i_1__0/O
                         net (fo=1, routed)           0.000     9.987    betaCPU/matrix_decoder6/matrix_writer/M_state_q_inv_i_1__0_n_0
    SLICE_X32Y76         FDSE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_state_q_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.420    14.824    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X32Y76         FDSE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_state_q_reg_inv/C
                         clock pessimism              0.273    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X32Y76         FDSE (Setup_fdse_C_D)        0.029    15.091    betaCPU/matrix_decoder6/matrix_writer/M_state_q_reg_inv
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.078ns (24.619%)  route 3.301ns (75.381%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.566     5.150    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.707     6.313    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[2]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.437 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.865     7.302    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.452 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.988     8.440    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X46Y43         LUT3 (Prop_lut3_I1_O)        0.348     8.788 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=7, routed)           0.741     9.529    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X48Y39         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.449    14.854    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[1]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X48Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.873    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.078ns (24.619%)  route 3.301ns (75.381%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.566     5.150    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.707     6.313    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[2]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.437 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.865     7.302    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.452 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.988     8.440    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X46Y43         LUT3 (Prop_lut3_I1_O)        0.348     8.788 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=7, routed)           0.741     9.529    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X48Y39         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.449    14.854    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[2]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X48Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.873    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.107ns (26.643%)  route 3.048ns (73.357%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.566     5.150    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.707     6.313    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[2]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.437 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.865     7.302    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.452 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.988     8.440    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.377     8.817 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.489     9.305    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.446    14.851    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X47Y40         FDRE (Setup_fdre_C_CE)      -0.412    14.663    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.078ns (24.700%)  route 3.286ns (75.300%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.566     5.150    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.707     6.313    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[2]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.437 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.865     7.302    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.452 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.988     8.440    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X46Y43         LUT3 (Prop_lut3_I1_O)        0.348     8.788 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=7, routed)           0.727     9.515    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X49Y41         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.450    14.855    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X49Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.874    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.078ns (24.700%)  route 3.286ns (75.300%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.566     5.150    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.707     6.313    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[2]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.437 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.865     7.302    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.452 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.988     8.440    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X46Y43         LUT3 (Prop_lut3_I1_O)        0.348     8.788 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=7, routed)           0.727     9.515    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X49Y41         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.450    14.855    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X49Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.874    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.078ns (24.700%)  route 3.286ns (75.300%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.566     5.150    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.707     6.313    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[2]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.437 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.865     7.302    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.452 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.988     8.440    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X46Y43         LUT3 (Prop_lut3_I1_O)        0.348     8.788 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=7, routed)           0.727     9.515    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X49Y41         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.450    14.855    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X49Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.874    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.107ns (26.643%)  route 3.048ns (73.357%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.566     5.150    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.707     6.313    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[2]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.437 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.865     7.302    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.452 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.988     8.440    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.377     8.817 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.489     9.305    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X46Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.446    14.851    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X46Y40         FDRE (Setup_fdre_C_CE)      -0.376    14.699    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.107ns (26.643%)  route 3.048ns (73.357%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.566     5.150    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.707     6.313    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[2]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.437 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.865     7.302    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.452 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.988     8.440    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.377     8.817 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.489     9.305    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X46Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.446    14.851    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X46Y40         FDRE (Setup_fdre_C_CE)      -0.376    14.699    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.107ns (26.643%)  route 3.048ns (73.357%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.566     5.150    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.707     6.313    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[2]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.437 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.865     7.302    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.452 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.988     8.440    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.377     8.817 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.489     9.305    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X46Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.446    14.851    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X46Y40         FDRE (Setup_fdre_C_CE)      -0.376    14.699    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.563     1.507    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.114     1.762    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[3]
    SLICE_X46Y40         LUT5 (Prop_lut5_I4_O)        0.048     1.810 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.810    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X46Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.833     2.023    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.131     1.651    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.550     1.494    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X35Y77         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.133     1.767    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.048     1.815 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.815    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X34Y77         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.815     2.005    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.131     1.638    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.505    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.134     1.779    betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q[0]
    SLICE_X42Y94         LUT5 (Prop_lut5_I1_O)        0.048     1.827 r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q[4]_i_2__2/O
                         net (fo=1, routed)           0.000     1.827    betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q[4]_i_2__2_n_0
    SLICE_X42Y94         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.831     2.020    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X42Y94         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.131     1.649    betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.550     1.494    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X35Y77         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.133     1.767    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[0]
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.812 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.812    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[2]_i_1__1_n_0
    SLICE_X34Y77         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.815     2.005    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.120     1.627    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.505    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.134     1.779    betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q[0]
    SLICE_X42Y94         LUT3 (Prop_lut3_I1_O)        0.045     1.824 r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q[2]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.831     2.020    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X42Y94         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120     1.638    betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.550     1.494    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X35Y77         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.137     1.771    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[0]
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.045     1.816 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[3]_i_1__0_n_0
    SLICE_X34Y77         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.815     2.005    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.121     1.628    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.505    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.138     1.783    betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q[0]
    SLICE_X42Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.828 r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.828    betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q[3]_i_1__2_n_0
    SLICE_X42Y94         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.831     2.020    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X42Y94         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.121     1.639    betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.578%)  route 0.336ns (70.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.551     1.495    reset_cond/clk
    SLICE_X41Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=84, routed)          0.336     1.971    betaCPU/matrix_decoder6/matrix_writer/Q[0]
    SLICE_X34Y75         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.812     2.002    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[0]/C
                         clock pessimism             -0.251     1.752    
    SLICE_X34Y75         FDRE (Hold_fdre_C_R)         0.009     1.761    betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.578%)  route 0.336ns (70.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.551     1.495    reset_cond/clk
    SLICE_X41Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=84, routed)          0.336     1.971    betaCPU/matrix_decoder6/matrix_writer/Q[0]
    SLICE_X34Y75         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.812     2.002    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[1]/C
                         clock pessimism             -0.251     1.752    
    SLICE_X34Y75         FDRE (Hold_fdre_C_R)         0.009     1.761    betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.578%)  route 0.336ns (70.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.551     1.495    reset_cond/clk
    SLICE_X41Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=84, routed)          0.336     1.971    betaCPU/matrix_decoder6/matrix_writer/Q[0]
    SLICE_X34Y75         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.812     2.002    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.251     1.752    
    SLICE_X34Y75         FDRE (Hold_fdre_C_R)         0.009     1.761    betaCPU/matrix_decoder6/matrix_writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y46   betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y46   betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y46   betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y46   betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.134ns  (logic 5.085ns (31.517%)  route 11.049ns (68.483%))
  Logic Levels:           7  (LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.539     5.123    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[1]/Q
                         net (fo=173, routed)         4.683    10.262    betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_10[1]
    SLICE_X47Y83         MUXF7 (Prop_muxf7_S_O)       0.296    10.558 r  betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_191/O
                         net (fo=1, routed)           0.000    10.558    betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_191_n_0
    SLICE_X47Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    10.662 r  betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_70/O
                         net (fo=1, routed)           1.190    11.852    betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_70_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.316    12.168 r  betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.628    12.795    betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_4_4
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    12.919 r  betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           1.023    13.942    betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_10_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I4_O)        0.124    14.066 r  betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.590    14.656    betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_4_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.780 r  betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.936    17.716    bot_display_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         3.541    21.257 r  bot_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.257    bot_display[1]
    E5                                                                r  bot_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.948ns  (logic 4.740ns (29.723%)  route 11.208ns (70.277%))
  Logic Levels:           7  (LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.569     5.153    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep/Q
                         net (fo=108, routed)         3.948     9.557    betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_207_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I1_O)        0.124     9.681 r  betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_180/O
                         net (fo=1, routed)           0.680    10.361    betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_180_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.485 r  betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_62/O
                         net (fo=1, routed)           0.855    11.340    betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_10_2
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.464 r  betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_21/O
                         net (fo=1, routed)           0.444    11.908    betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_21_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.032 r  betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.669    12.701    betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_10_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.825 r  betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.243    14.068    betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_4_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.192 r  betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.369    17.561    bot_display_OBUF[0]
    F5                   OBUF (Prop_obuf_I_O)         3.540    21.102 r  bot_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.102    bot_display[0]
    F5                                                                r  bot_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.014ns  (logic 5.784ns (38.522%)  route 9.230ns (61.478%))
  Logic Levels:           9  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.553     5.137    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=108, routed)         2.512     8.167    betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_10[0]
    SLICE_X33Y99         LUT4 (Prop_lut4_I1_O)        0.152     8.319 r  betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.953     9.272    betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_615_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I5_O)        0.326     9.598 r  betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_285/O
                         net (fo=1, routed)           0.000     9.598    betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_285_n_0
    SLICE_X33Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     9.810 r  betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           1.128    10.938    betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_14_9
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.299    11.237 r  betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.767    12.003    betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.124    12.127 r  betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.000    12.127    betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_14_n_0
    SLICE_X40Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    12.344 r  betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.344    betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_7_n_0
    SLICE_X40Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    12.438 r  betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.160    13.598    betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.316    13.914 r  betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.711    16.625    bot_display_OBUF[3]
    D5                   OBUF (Prop_obuf_I_O)         3.526    20.151 r  bot_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.151    bot_display[3]
    D5                                                                r  bot_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder7/matrix_writer/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.973ns  (logic 4.605ns (32.952%)  route 9.369ns (67.048%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.553     5.137    betaCPU/matrix_decoder7/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y85         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  betaCPU/matrix_decoder7/matrix_writer/M_pixel_ctr_q_reg[2]/Q
                         net (fo=86, routed)          3.506     9.099    betaCPU/matrix_decoder7/white_letters/bot_display_OBUF[2]_inst_i_10[2]
    SLICE_X53Y93         LUT6 (Prop_lut6_I2_O)        0.124     9.223 r  betaCPU/matrix_decoder7/white_letters/bot_display_OBUF[2]_inst_i_62/O
                         net (fo=1, routed)           1.292    10.514    betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_10_2
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.638 r  betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_21/O
                         net (fo=1, routed)           0.789    11.427    betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_21_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.551 r  betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.806    12.358    betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_10_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    12.482 r  betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.669    13.151    betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_4_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.275 r  betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.307    15.582    bot_display_OBUF[2]
    D6                   OBUF (Prop_obuf_I_O)         3.529    19.110 r  bot_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.110    bot_display[2]
    D6                                                                r  bot_display[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.476ns (66.000%)  route 0.761ns (34.000%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.559     1.503    betaCPU/matrix_decoder7/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.115     1.765    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q[4]
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.099     1.864 r  betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.646     2.510    bot_display_OBUF[2]
    D6                   OBUF (Prop_obuf_I_O)         1.229     3.740 r  bot_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.740    bot_display[2]
    D6                                                                r  bot_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.428ns (55.869%)  route 1.128ns (44.131%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     1.493    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X32Y76         FDSE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDSE (Prop_fdse_C_Q)         0.141     1.634 r  betaCPU/matrix_decoder6/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=13, routed)          0.173     1.806    betaCPU/matrix_decoder6/matrix_writer/M_state_d
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.955     2.807    bot_display_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.242     4.048 r  bot_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.048    bot_display[1]
    E5                                                                r  bot_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.436ns (55.380%)  route 1.157ns (44.620%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.560     1.504    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X42Y90         FDSE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  betaCPU/matrix_decoder8/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=13, routed)          0.298     1.966    betaCPU/matrix_decoder8/matrix_writer/M_state_d
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.045     2.011 r  betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.858     2.870    bot_display_OBUF[3]
    D5                   OBUF (Prop_obuf_I_O)         1.227     4.096 r  bot_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.096    bot_display[3]
    D5                                                                r  bot_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.450ns (50.178%)  route 1.440ns (49.822%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.564     1.508    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X46Y44         FDSE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  betaCPU/matrix_decoder5/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=13, routed)          0.281     1.952    betaCPU/matrix_decoder5/matrix_writer/M_state_d
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.997 r  betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.159     3.157    bot_display_OBUF[0]
    F5                   OBUF (Prop_obuf_I_O)         1.241     4.398 r  bot_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.398    bot_display[0]
    F5                                                                r  bot_display[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.081ns  (logic 1.634ns (23.074%)  route 5.447ns (76.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.149     5.658    reset_cond/rst_n_IBUF
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.124     5.782 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.298     7.081    reset_cond/M_reset_cond_in
    SLICE_X41Y83         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.430     4.834    reset_cond/clk
    SLICE_X41Y83         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.081ns  (logic 1.634ns (23.074%)  route 5.447ns (76.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.149     5.658    reset_cond/rst_n_IBUF
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.124     5.782 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.298     7.081    reset_cond/M_reset_cond_in
    SLICE_X41Y83         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.430     4.834    reset_cond/clk
    SLICE_X41Y83         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.020ns  (logic 1.634ns (23.274%)  route 5.386ns (76.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.149     5.658    reset_cond/rst_n_IBUF
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.124     5.782 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.238     7.020    reset_cond/M_reset_cond_in
    SLICE_X41Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.423     4.827    reset_cond/clk
    SLICE_X41Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.634ns (25.474%)  route 4.780ns (74.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.149     5.658    reset_cond/rst_n_IBUF
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.124     5.782 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     6.414    reset_cond/M_reset_cond_in
    SLICE_X41Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.425     4.829    reset_cond/clk
    SLICE_X41Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.368ns  (logic 0.322ns (13.613%)  route 2.046ns (86.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.813     2.090    reset_cond/rst_n_IBUF
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.135 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.233     2.368    reset_cond/M_reset_cond_in
    SLICE_X41Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.819     2.008    reset_cond/clk
    SLICE_X41Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.639ns  (logic 0.322ns (12.219%)  route 2.316ns (87.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.813     2.090    reset_cond/rst_n_IBUF
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.135 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.504     2.639    reset_cond/M_reset_cond_in
    SLICE_X41Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     2.007    reset_cond/clk
    SLICE_X41Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.670ns  (logic 0.322ns (12.073%)  route 2.348ns (87.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.813     2.090    reset_cond/rst_n_IBUF
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.135 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.535     2.670    reset_cond/M_reset_cond_in
    SLICE_X41Y83         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.824     2.013    reset_cond/clk
    SLICE_X41Y83         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.670ns  (logic 0.322ns (12.073%)  route 2.348ns (87.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.813     2.090    reset_cond/rst_n_IBUF
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.135 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.535     2.670    reset_cond/M_reset_cond_in
    SLICE_X41Y83         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.824     2.013    reset_cond/clk
    SLICE_X41Y83         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C





