#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jan 15 18:52:11 2018
# Process ID: 2422
# Current directory: /home/zynq-fyp/Desktop/maxi_final_180112/drivers_180114
# Command line: vivado
# Log file: /home/zynq-fyp/Desktop/maxi_final_180112/drivers_180114/vivado.log
# Journal file: /home/zynq-fyp/Desktop/maxi_final_180112/drivers_180114/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.xpr
INFO: [Project 1-313] Project file moved from '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.ip_user_files', nor could it be found using path '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.ip_user_files'.
WARNING: [filemgmt 56-2] IPStaticSourceDir: Could not find the directory '/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.ip_user_files/ipstatic', nor could it be found using path '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zynq-fyp/Desktop/maxi_final_180112/backsub_gmm_new_180110'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zynq-fyp/Desktop/maxi_final_180112/maxi_feature'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zynq-fyp/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_feature_0_2
design_1_feature_0_0
design_1_feature_0_1

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 5937.988 ; gain = 194.242 ; free physical = 4110 ; free virtual = 26757
open_bd_design {/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_142M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_250M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:hls:bgsub:1.0 - bgsub_0
Adding component instance block -- xilinx.com:hls:feature:1.0 - feature_0
Adding component instance block -- xilinx.com:hls:feature:1.0 - feature_1
Adding component instance block -- xilinx.com:hls:feature:1.0 - feature_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s07_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s06_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s05_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s04_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s03_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6147.734 ; gain = 208.746 ; free physical = 3874 ; free virtual = 26548
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_feature_0_0 design_1_feature_0_2 design_1_feature_0_1}]
Upgrading '/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_feature_0_0 (Feature 1.0) from revision 1801131648 to revision 1801151851
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_feature_0_0/design_1_feature_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_feature_0_1 (Feature 1.0) from revision 1801131648 to revision 1801151851
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_feature_0_1/design_1_feature_0_1.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_feature_0_2 (Feature 1.0) from revision 1801131648 to revision 1801151851
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_feature_0_2/design_1_feature_0_2.upgrade_log'.
Wrote  : </home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_ARCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_mem_intercon_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_AWCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_mem_intercon_M00_AXI 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s07_mmu/s_axi_arlock'(1) to net 'S07_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s07_mmu/s_axi_awlock'(1) to net 'S07_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s06_mmu/s_axi_arlock'(1) to net 'S06_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s06_mmu/s_axi_awlock'(1) to net 'S06_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s05_mmu/s_axi_arlock'(1) to net 'S05_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s05_mmu/s_axi_awlock'(1) to net 'S05_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s04_mmu/s_axi_arlock'(1) to net 'S04_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s04_mmu/s_axi_awlock'(1) to net 'S04_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s03_mmu/s_axi_arlock'(1) to net 'S03_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s03_mmu/s_axi_awlock'(1) to net 'S03_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_mmu/s_axi_arlock'(1) to net 'S02_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_mmu/s_axi_awlock'(1) to net 'S02_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_mmu/s_axi_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_mmu/s_axi_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_arlock'(1) to net 'S00_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_awlock'(1) to net 'S00_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_bgsub_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_bgsub_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_bgsub_0_0'...
WARNING: [IP_Flow 19-519] IP 'design_1_bgsub_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_bgsub_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_bgsub_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block bgsub_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_142M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_142M_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_142M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_142M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_142M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_142M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_feature_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_feature_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_feature_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_feature_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_feature_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block feature_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_feature_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_feature_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_feature_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_feature_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_feature_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block feature_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_feature_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_feature_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_feature_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_feature_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_feature_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block feature_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_250M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_250M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_250M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_250M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_250M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_250M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_6'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m07_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Mon Jan 15 18:55:37 2018] Launched synth_1...
Run output will be captured here: /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/runme.log
[Mon Jan 15 18:55:37 2018] Launched impl_1...
Run output will be captured here: /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 6346.910 ; gain = 181.211 ; free physical = 3634 ; free virtual = 26376
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3011 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zynq-fyp/Desktop/maxi_final_180112/drivers_180114/.Xil/Vivado-2422-entc16/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/zynq-fyp/Desktop/maxi_final_180112/drivers_180114/.Xil/Vivado-2422-entc16/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/zynq-fyp/Desktop/maxi_final_180112/drivers_180114/.Xil/Vivado-2422-entc16/dcp/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:19]
all_fanout: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7201.570 ; gain = 546.523 ; free physical = 2652 ; free virtual = 25705
Finished Parsing XDC File [/home/zynq-fyp/Desktop/maxi_final_180112/drivers_180114/.Xil/Vivado-2422-entc16/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7327.156 ; gain = 88.586 ; free physical = 2525 ; free virtual = 25576
Restored from archive | CPU: 2.490000 secs | Memory: 71.035202 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7327.156 ; gain = 88.586 ; free physical = 2525 ; free virtual = 25576
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 394 instances were transformed.
  RAM128X1S => RAM128X1S (RAMS64E, RAMS64E, MUXF7): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 12 instances
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 8 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 369 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 7471.285 ; gain = 1088.488 ; free physical = 2516 ; free virtual = 25448
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:00:08 . Memory (MB): peak = 7637.125 ; gain = 139.242 ; free physical = 2325 ; free virtual = 25275
open_bd_design {/home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_EN_RST1_PORT {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/FCLK_CLK1 is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /processing_system7_0/FCLK_RESET1_N is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET1_N]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_processing_system7_0_142M/ext_reset_in]
INFO: [board_rule:/rst_processing_system7_0_142M-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule:/rst_processing_system7_0_142M-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule:/rst_processing_system7_0_142M-100] connect_bd_net /reset_rtl /rst_processing_system7_0_142M/ext_reset_in
INFO: [board_rule:/rst_processing_system7_0_142M-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl
WARNING: [board_rule:/rst_processing_system7_0_142M-100] Board automation did not generate location constraint for /rst_processing_system7_0_142M/ext_reset_in. Users may need to specify the location constraint manually.
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins rst_processing_system7_0_142M/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_ARCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_mem_intercon_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_AWCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_mem_intercon_M00_AXI 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7656.082 ; gain = 0.004 ; free physical = 2241 ; free virtual = 25182
save_bd_design
Wrote  : </home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_ARCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_mem_intercon_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_AWCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_mem_intercon_M00_AXI 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s07_mmu/s_axi_arlock'(1) to net 'S07_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s07_mmu/s_axi_awlock'(1) to net 'S07_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s06_mmu/s_axi_arlock'(1) to net 'S06_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s06_mmu/s_axi_awlock'(1) to net 'S06_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s05_mmu/s_axi_arlock'(1) to net 'S05_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s05_mmu/s_axi_awlock'(1) to net 'S05_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s04_mmu/s_axi_arlock'(1) to net 'S04_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s04_mmu/s_axi_awlock'(1) to net 'S04_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s03_mmu/s_axi_arlock'(1) to net 'S03_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s03_mmu/s_axi_awlock'(1) to net 'S03_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_mmu/s_axi_arlock'(1) to net 'S02_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_mmu/s_axi_awlock'(1) to net 'S02_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_mmu/s_axi_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_mmu/s_axi_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_arlock'(1) to net 'S00_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_mmu/s_axi_awlock'(1) to net 'S00_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_bgsub_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_bgsub_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_bgsub_0_0'...
WARNING: [IP_Flow 19-519] IP 'design_1_bgsub_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_bgsub_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_bgsub_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block bgsub_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_142M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_142M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_142M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_142M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_142M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_142M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block feature_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block feature_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block feature_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_7'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s07_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s07_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s07_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s07_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_mmu .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s06_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s06_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s06_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s06_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_mmu .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s05_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s05_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s05_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s05_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_mmu .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s04_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s04_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s04_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s04_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_mmu .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s03_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s03_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s03_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s03_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_mmu .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s02_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s02_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s02_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s02_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_mmu .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s01_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s01_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s01_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s01_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s00_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s00_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s00_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s00_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_mmu .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Mon Jan 15 19:15:26 2018] Launched synth_1...
Run output will be captured here: /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/runme.log
[Mon Jan 15 19:15:26 2018] Launched impl_1...
Run output will be captured here: /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7672.215 ; gain = 16.133 ; free physical = 2316 ; free virtual = 25161
file copy -force /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.runs/impl_1/design_1_wrapper.sysdef /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk -hwspec /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk -hwspec /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk -hwspec /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk -hwspec /home/zynq-fyp/Desktop/maxi_final_180112/maxi_vivado_180113/maxi_vivado_180113.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 20:26:12 2018...
