\hypertarget{no__cpu_2include_2rtems_2score_2cpuimpl_8h}{}\section{cpukit/score/cpu/no\+\_\+cpu/include/rtems/score/cpuimpl.h File Reference}
\label{no__cpu_2include_2rtems_2score_2cpuimpl_8h}\index{cpukit/score/cpu/no\_cpu/include/rtems/score/cpuimpl.h@{cpukit/score/cpu/no\_cpu/include/rtems/score/cpuimpl.h}}


C\+PU Port Implementation A\+PI.  


{\ttfamily \#include $<$rtems/score/cpu.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structCPU__Per__CPU__control}{C\+P\+U\+\_\+\+Per\+\_\+\+C\+P\+U\+\_\+control}}
\begin{DoxyCompactList}\small\item\em The C\+PU specific per-\/\+C\+PU control. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RTEMSScoreCPUExample_gaf8e38596ad3db49995fd8eb9fb4e86b2}{C\+P\+U\+\_\+\+P\+E\+R\+\_\+\+C\+P\+U\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+S\+I\+ZE}}~0
\begin{DoxyCompactList}\small\item\em The size of the C\+PU specific per-\/\+C\+PU control. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RTEMSScoreCPUExample_ga026af6cb089314aa4eac9e276624953e}{\+\_\+\+C\+P\+U\+\_\+\+Get\+\_\+current\+\_\+per\+\_\+\+C\+P\+U\+\_\+control}}()~( \+\_\+\+C\+P\+U\+\_\+\+Per\+\_\+\+C\+P\+U\+\_\+current )
\begin{DoxyCompactList}\small\item\em Optional method to obtain the per-\/\+C\+PU control of the current processor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RTEMSScoreCPUExample_gadcdca3586eca8c4286b18312eac9087f}{\+\_\+\+C\+P\+U\+\_\+\+Get\+\_\+thread\+\_\+executing}}()~( \+\_\+\+C\+P\+U\+\_\+\+Per\+\_\+\+C\+P\+U\+\_\+current-\/$>$executing )
\begin{DoxyCompactList}\small\item\em Optional method to get the executing thread. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
register struct \mbox{\hyperlink{structPer__CPU__Control}{Per\+\_\+\+C\+P\+U\+\_\+\+Control}} $\ast$\+\_\+\+C\+P\+U\+\_\+\+Per\+\_\+\+C\+P\+U\+\_\+current \mbox{\hyperlink{group__RTEMSScoreCPUExample_ga04cbac6d343a5c80b8e4547131c6bfcd}{asm}} (\char`\"{}rX\char`\"{})
\begin{DoxyCompactList}\small\item\em Special register pointing to the per-\/\+C\+PU control of the current processor. \end{DoxyCompactList}\item 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+volatile\+\_\+clobber} (uintptr\+\_\+t pattern)
\item 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+validate} (uintptr\+\_\+t pattern)
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void \mbox{\hyperlink{group__RTEMSScoreCPUExample_ga07618c93359f2485af2e98a96b330208}{\+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+illegal}} (void)
\begin{DoxyCompactList}\small\item\em Emits an illegal instruction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void \mbox{\hyperlink{group__RTEMSScoreCPUExample_gab683a0a37a089e2a0fd3c356836d5499}{\+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+no\+\_\+operation}} (void)
\begin{DoxyCompactList}\small\item\em Emits a no operation instruction (nop). \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+PU Port Implementation A\+PI. 

