INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:27:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 buffer4/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer4/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.871ns (29.657%)  route 4.438ns (70.343%))
  Logic Levels:           17  (CARRY4=8 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1523, unset)         0.508     0.508    buffer4/clk
    SLICE_X12Y142        FDRE                                         r  buffer4/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer4/outs_reg[0]/Q
                         net (fo=14, routed)          0.363     1.125    buffer8/fifo/buffer4_outs
    SLICE_X16Y142        LUT3 (Prop_lut3_I0_O)        0.049     1.174 f  buffer8/fifo/transmitValue_i_2__32/O
                         net (fo=4, routed)           0.451     1.625    control_merge0/tehb/control/transmitValue_reg_7
    SLICE_X16Y141        LUT5 (Prop_lut5_I0_O)        0.127     1.752 r  control_merge0/tehb/control/transmitValue_i_2__31/O
                         net (fo=8, routed)           0.359     2.111    control_merge2/tehb/control/transmitValue_reg_25
    SLICE_X15Y137        LUT5 (Prop_lut5_I0_O)        0.127     2.238 r  control_merge2/tehb/control/dataReg[31]_i_8__0/O
                         net (fo=10, routed)          0.250     2.488    control_merge2/tehb/control/control_merge2_index
    SLICE_X13Y136        LUT5 (Prop_lut5_I0_O)        0.043     2.531 r  control_merge2/tehb/control/transmitValue_i_3__0/O
                         net (fo=104, routed)         0.572     3.103    control_merge2/tehb/control/transmitValue_reg_2
    SLICE_X4Y133         LUT6 (Prop_lut6_I2_O)        0.043     3.146 r  control_merge2/tehb/control/outs[1]_i_1__5/O
                         net (fo=2, routed)           0.392     3.538    addi19/D[0]
    SLICE_X6Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.272     3.810 r  addi19/dataReg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.810    addi19/dataReg_reg[4]_i_2_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.860 r  addi19/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.860    addi19/dataReg_reg[8]_i_2_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.910 r  addi19/dataReg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.910    addi19/dataReg_reg[12]_i_2_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.960 r  addi19/dataReg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.960    addi19/dataReg_reg[16]_i_2_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.010 r  addi19/dataReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.010    addi19/dataReg_reg[20]_i_2_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.060 r  addi19/dataReg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.060    addi19/dataReg_reg[24]_i_2_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     4.162 f  addi19/dataReg_reg[28]_i_2/O[0]
                         net (fo=2, routed)           0.282     4.444    control_merge0/tehb/control/result[24]
    SLICE_X5Y142         LUT5 (Prop_lut5_I0_O)        0.119     4.563 f  control_merge0/tehb/control/Memory[0][25]_i_1/O
                         net (fo=5, routed)           0.389     4.952    buffer3/fifo/buffer0_outs[25]
    SLICE_X1Y143         LUT3 (Prop_lut3_I1_O)        0.051     5.003 f  buffer3/fifo/outs[0]_i_25/O
                         net (fo=1, routed)           0.382     5.385    cmpi0/buffer3_outs[12]
    SLICE_X1Y141         LUT6 (Prop_lut6_I4_O)        0.129     5.514 r  cmpi0/outs[0]_i_8/O
                         net (fo=1, routed)           0.330     5.844    cmpi0/outs[0]_i_8_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.106 r  cmpi0/outs_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.668     6.774    buffer3/fifo/result[0]
    SLICE_X12Y142        LUT4 (Prop_lut4_I0_O)        0.043     6.817 r  buffer3/fifo/outs[0]_i_1__7/O
                         net (fo=1, routed)           0.000     6.817    buffer4/outs_reg[0]_0
    SLICE_X12Y142        FDRE                                         r  buffer4/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1523, unset)         0.483     7.683    buffer4/clk
    SLICE_X12Y142        FDRE                                         r  buffer4/outs_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X12Y142        FDRE (Setup_fdre_C_D)        0.064     7.711    buffer4/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  0.894    




