<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\3lab plis\impl1\pliss.vhd&quot;:23:10:23:12|Signal gnd is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\3lab plis\impl1\pliss.vhd</Navigation>
            <Navigation>23</Navigation>
            <Navigation>10</Navigation>
            <Navigation>23</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal gnd is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\3lab plis\impl1\pliss.vhd&quot;:24:10:24:12|Signal vcc is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\(4lab)Isskirstyta del Symplify ir techninio\3lab plis\impl1\pliss.vhd</Navigation>
            <Navigation>24</Navigation>
            <Navigation>10</Navigation>
            <Navigation>24</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal vcc is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\pc\documents\1. ktu\1. ktu\2 semestras\2. slp\(4lab)isskirstyta del symplify ir techninio\3lab plis\impl1\pliss.vhd&quot;:138:3:138:5|Found inferred clock PLISS|C which controls 5 sequential elements including I16. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\pc\documents\1. ktu\1. ktu\2 semestras\2. slp\(4lab)isskirstyta del symplify ir techninio\3lab plis\impl1\pliss.vhd</Navigation>
            <Navigation>138</Navigation>
            <Navigation>3</Navigation>
            <Navigation>138</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock PLISS|C which controls 5 sequential elements including I16. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock PLISS|C with period 1000.00ns. Please declare a user-defined clock on object &quot;p:C&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock PLISS|C with period 1000.00ns. Please declare a user-defined clock on object &quot;p:C&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>