\begin{vcode}
module FDE (Q, C, CE, D);
    parameter INIT = 1'b0;
    output Q;
    reg    Q;
    input  C, CE, D;

    always @(posedge C)
        if (CE)
        Q <= D;
endmodule
\end{vcode}

