$date
	Thu Oct 31 15:52:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 8 ! B [7:0] $end
$var wire 8 " A [7:0] $end
$var reg 4 # A_sel [3:0] $end
$var reg 4 $ B_sel [3:0] $end
$var reg 1 % clk $end
$var reg 8 & replaceData [7:0] $end
$var reg 4 ' replaceSel [3:0] $end
$scope module uut $end
$var wire 8 ( A [7:0] $end
$var wire 4 ) A_sel [3:0] $end
$var wire 8 * B [7:0] $end
$var wire 4 + B_sel [3:0] $end
$var wire 1 % clk $end
$var wire 8 , replaceData [7:0] $end
$var wire 4 - replaceSel [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b10101010 ,
bx +
bx *
bx )
bx (
b0 '
b10101010 &
0%
bx $
bx #
bx "
bx !
$end
#5
1%
#10
0%
b10101010 !
b10101010 *
b0 $
b0 +
b10101010 "
b10101010 (
b0 #
b0 )
#15
1%
#20
0%
b1 '
b1 -
b10111011 &
b10111011 ,
#25
1%
#30
0%
b10111011 "
b10111011 (
b1 #
b1 )
#35
1%
#40
0%
b10 '
b10 -
b11001100 &
b11001100 ,
#45
1%
#50
0%
b10111011 !
b10111011 *
b1 $
b1 +
b11001100 "
b11001100 (
b10 #
b10 )
#55
1%
#60
0%
