<stg><name>compute_Pipeline_VITIS_LOOP_216_15</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %reg_file_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc171

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc171:0 %j_8 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc171:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_8, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc171:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc171:3 %br_ln216 = br i1 %tmp, void %for.inc171.split, void %for.inc194.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc171.split:2 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_8, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
for.inc171.split:3 %zext_ln220 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc171.split:4 %reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="11">
<![CDATA[
for.inc171.split:5 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc171.split:9 %reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="11">
<![CDATA[
for.inc171.split:10 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc171.split:14 %or_ln220 = or i5 %lshr_ln, i5 1

]]></Node>
<StgValue><ssdm name="or_ln220"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
for.inc171.split:15 %zext_ln220_1 = zext i5 %or_ln220

]]></Node>
<StgValue><ssdm name="zext_ln220_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc171.split:16 %reg_file_5_0_addr_7 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln220_1

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="11">
<![CDATA[
for.inc171.split:17 %reg_file_5_0_load_4 = load i11 %reg_file_5_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc171.split:21 %reg_file_5_1_addr_7 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln220_1

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr_7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="11">
<![CDATA[
for.inc171.split:22 %reg_file_5_1_load_4 = load i11 %reg_file_5_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc171.split:26 %add_ln216 = add i7 %j_8, i7 4

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc171.split:27 %store_ln216 = store i7 %add_ln216, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="11">
<![CDATA[
for.inc171.split:5 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc171.split:6 %mul1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="11">
<![CDATA[
for.inc171.split:10 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc171.split:11 %mul167_1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load

]]></Node>
<StgValue><ssdm name="mul167_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="11">
<![CDATA[
for.inc171.split:17 %reg_file_5_0_load_4 = load i11 %reg_file_5_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc171.split:18 %mul167_2 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load_4

]]></Node>
<StgValue><ssdm name="mul167_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="11">
<![CDATA[
for.inc171.split:22 %reg_file_5_1_load_4 = load i11 %reg_file_5_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc171.split:23 %mul167_3 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load_4

]]></Node>
<StgValue><ssdm name="mul167_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
for.inc194.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc171.split:0 %specpipeline_ln219 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln219"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc171.split:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc171.split:6 %mul1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc171.split:7 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc171.split:8 %store_ln220 = store i16 %mul1, i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc171.split:11 %mul167_1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load

]]></Node>
<StgValue><ssdm name="mul167_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc171.split:12 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc171.split:13 %store_ln220 = store i16 %mul167_1, i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc171.split:18 %mul167_2 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load_4

]]></Node>
<StgValue><ssdm name="mul167_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc171.split:19 %reg_file_6_0_addr_9 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln220_1

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr_9"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc171.split:20 %store_ln220 = store i16 %mul167_2, i11 %reg_file_6_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc171.split:23 %mul167_3 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load_4

]]></Node>
<StgValue><ssdm name="mul167_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc171.split:24 %reg_file_6_1_addr_8 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln220_1

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr_8"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc171.split:25 %store_ln220 = store i16 %mul167_3, i11 %reg_file_6_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.inc171.split:28 %br_ln216 = br void %for.inc171

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="reg_file_6_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="reg_file_6_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="reg_file_5_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="reg_file_5_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="reg_file_1_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="73" from="StgValue_72" to="j" fromId="72" toId="6">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="74" toId="7">
</dataflow>
<dataflow id="76" from="reg_file_6_1" to="specmemcore_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="7">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="84" from="reg_file_6_0" to="specmemcore_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="8">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="89" from="reg_file_5_1" to="specmemcore_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="91" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="9">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="94" from="reg_file_5_0" to="specmemcore_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.half" to="reg_file_1_0_load_read" fromId="98" toId="11">
</dataflow>
<dataflow id="100" from="reg_file_1_0_load" to="reg_file_1_0_load_read" fromId="71" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_101" to="store_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="103" from="j" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="104" from="j" to="j_8" fromId="6" toId="14">
</dataflow>
<dataflow id="106" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="105" toId="15">
</dataflow>
<dataflow id="107" from="j_8" to="tmp" fromId="14" toId="15">
</dataflow>
<dataflow id="109" from="StgValue_108" to="tmp" fromId="108" toId="15">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="110" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_112" to="empty" fromId="112" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_112" to="empty" fromId="112" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_112" to="empty" fromId="112" toId="16">
</dataflow>
<dataflow id="116" from="tmp" to="br_ln216" fromId="15" toId="17">
</dataflow>
<dataflow id="118" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="117" toId="18">
</dataflow>
<dataflow id="119" from="j_8" to="lshr_ln" fromId="14" toId="18">
</dataflow>
<dataflow id="120" from="StgValue_72" to="lshr_ln" fromId="72" toId="18">
</dataflow>
<dataflow id="122" from="StgValue_121" to="lshr_ln" fromId="121" toId="18">
</dataflow>
<dataflow id="123" from="lshr_ln" to="zext_ln220" fromId="18" toId="19">
</dataflow>
<dataflow id="124" from="reg_file_5_0" to="reg_file_5_0_addr" fromId="70" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_125" to="reg_file_5_0_addr" fromId="125" toId="20">
</dataflow>
<dataflow id="127" from="zext_ln220" to="reg_file_5_0_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="128" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="20" toId="21">
</dataflow>
<dataflow id="129" from="reg_file_5_1" to="reg_file_5_1_addr" fromId="69" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_125" to="reg_file_5_1_addr" fromId="125" toId="22">
</dataflow>
<dataflow id="131" from="zext_ln220" to="reg_file_5_1_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="132" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="22" toId="23">
</dataflow>
<dataflow id="133" from="lshr_ln" to="or_ln220" fromId="18" toId="24">
</dataflow>
<dataflow id="135" from="StgValue_134" to="or_ln220" fromId="134" toId="24">
</dataflow>
<dataflow id="136" from="or_ln220" to="zext_ln220_1" fromId="24" toId="25">
</dataflow>
<dataflow id="137" from="reg_file_5_0" to="reg_file_5_0_addr_7" fromId="70" toId="26">
</dataflow>
<dataflow id="138" from="StgValue_125" to="reg_file_5_0_addr_7" fromId="125" toId="26">
</dataflow>
<dataflow id="139" from="zext_ln220_1" to="reg_file_5_0_addr_7" fromId="25" toId="26">
</dataflow>
<dataflow id="140" from="reg_file_5_0_addr_7" to="reg_file_5_0_load_4" fromId="26" toId="27">
</dataflow>
<dataflow id="141" from="reg_file_5_1" to="reg_file_5_1_addr_7" fromId="69" toId="28">
</dataflow>
<dataflow id="142" from="StgValue_125" to="reg_file_5_1_addr_7" fromId="125" toId="28">
</dataflow>
<dataflow id="143" from="zext_ln220_1" to="reg_file_5_1_addr_7" fromId="25" toId="28">
</dataflow>
<dataflow id="144" from="reg_file_5_1_addr_7" to="reg_file_5_1_load_4" fromId="28" toId="29">
</dataflow>
<dataflow id="145" from="j_8" to="add_ln216" fromId="14" toId="30">
</dataflow>
<dataflow id="147" from="StgValue_146" to="add_ln216" fromId="146" toId="30">
</dataflow>
<dataflow id="148" from="add_ln216" to="store_ln216" fromId="30" toId="31">
</dataflow>
<dataflow id="149" from="j" to="store_ln216" fromId="6" toId="31">
</dataflow>
<dataflow id="150" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="20" toId="32">
</dataflow>
<dataflow id="151" from="reg_file_1_0_load_read" to="mul1" fromId="11" toId="33">
</dataflow>
<dataflow id="152" from="reg_file_5_0_load" to="mul1" fromId="32" toId="33">
</dataflow>
<dataflow id="153" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="22" toId="34">
</dataflow>
<dataflow id="154" from="reg_file_1_0_load_read" to="mul167_1" fromId="11" toId="35">
</dataflow>
<dataflow id="155" from="reg_file_5_1_load" to="mul167_1" fromId="34" toId="35">
</dataflow>
<dataflow id="156" from="reg_file_5_0_addr_7" to="reg_file_5_0_load_4" fromId="26" toId="36">
</dataflow>
<dataflow id="157" from="reg_file_1_0_load_read" to="mul167_2" fromId="11" toId="37">
</dataflow>
<dataflow id="158" from="reg_file_5_0_load_4" to="mul167_2" fromId="36" toId="37">
</dataflow>
<dataflow id="159" from="reg_file_5_1_addr_7" to="reg_file_5_1_load_4" fromId="28" toId="38">
</dataflow>
<dataflow id="160" from="reg_file_1_0_load_read" to="mul167_3" fromId="11" toId="39">
</dataflow>
<dataflow id="161" from="reg_file_5_1_load_4" to="mul167_3" fromId="38" toId="39">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecPipeline" to="specpipeline_ln219" fromId="162" toId="40">
</dataflow>
<dataflow id="164" from="StgValue_72" to="specpipeline_ln219" fromId="72" toId="40">
</dataflow>
<dataflow id="166" from="StgValue_165" to="specpipeline_ln219" fromId="165" toId="40">
</dataflow>
<dataflow id="167" from="StgValue_165" to="specpipeline_ln219" fromId="165" toId="40">
</dataflow>
<dataflow id="168" from="StgValue_165" to="specpipeline_ln219" fromId="165" toId="40">
</dataflow>
<dataflow id="170" from="empty_17" to="specpipeline_ln219" fromId="169" toId="40">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="171" toId="41">
</dataflow>
<dataflow id="174" from="empty_23" to="specloopname_ln132" fromId="173" toId="41">
</dataflow>
<dataflow id="175" from="reg_file_1_0_load_read" to="mul1" fromId="11" toId="42">
</dataflow>
<dataflow id="176" from="reg_file_5_0_load" to="mul1" fromId="32" toId="42">
</dataflow>
<dataflow id="177" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="68" toId="43">
</dataflow>
<dataflow id="178" from="StgValue_125" to="reg_file_6_0_addr" fromId="125" toId="43">
</dataflow>
<dataflow id="179" from="zext_ln220" to="reg_file_6_0_addr" fromId="19" toId="43">
</dataflow>
<dataflow id="180" from="mul1" to="store_ln220" fromId="42" toId="44">
</dataflow>
<dataflow id="181" from="reg_file_6_0_addr" to="store_ln220" fromId="43" toId="44">
</dataflow>
<dataflow id="182" from="reg_file_1_0_load_read" to="mul167_1" fromId="11" toId="45">
</dataflow>
<dataflow id="183" from="reg_file_5_1_load" to="mul167_1" fromId="34" toId="45">
</dataflow>
<dataflow id="184" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="67" toId="46">
</dataflow>
<dataflow id="185" from="StgValue_125" to="reg_file_6_1_addr" fromId="125" toId="46">
</dataflow>
<dataflow id="186" from="zext_ln220" to="reg_file_6_1_addr" fromId="19" toId="46">
</dataflow>
<dataflow id="187" from="mul167_1" to="store_ln220" fromId="45" toId="47">
</dataflow>
<dataflow id="188" from="reg_file_6_1_addr" to="store_ln220" fromId="46" toId="47">
</dataflow>
<dataflow id="189" from="reg_file_1_0_load_read" to="mul167_2" fromId="11" toId="48">
</dataflow>
<dataflow id="190" from="reg_file_5_0_load_4" to="mul167_2" fromId="36" toId="48">
</dataflow>
<dataflow id="191" from="reg_file_6_0" to="reg_file_6_0_addr_9" fromId="68" toId="49">
</dataflow>
<dataflow id="192" from="StgValue_125" to="reg_file_6_0_addr_9" fromId="125" toId="49">
</dataflow>
<dataflow id="193" from="zext_ln220_1" to="reg_file_6_0_addr_9" fromId="25" toId="49">
</dataflow>
<dataflow id="194" from="mul167_2" to="store_ln220" fromId="48" toId="50">
</dataflow>
<dataflow id="195" from="reg_file_6_0_addr_9" to="store_ln220" fromId="49" toId="50">
</dataflow>
<dataflow id="196" from="reg_file_1_0_load_read" to="mul167_3" fromId="11" toId="51">
</dataflow>
<dataflow id="197" from="reg_file_5_1_load_4" to="mul167_3" fromId="38" toId="51">
</dataflow>
<dataflow id="198" from="reg_file_6_1" to="reg_file_6_1_addr_8" fromId="67" toId="52">
</dataflow>
<dataflow id="199" from="StgValue_125" to="reg_file_6_1_addr_8" fromId="125" toId="52">
</dataflow>
<dataflow id="200" from="zext_ln220_1" to="reg_file_6_1_addr_8" fromId="25" toId="52">
</dataflow>
<dataflow id="201" from="mul167_3" to="store_ln220" fromId="51" toId="53">
</dataflow>
<dataflow id="202" from="reg_file_6_1_addr_8" to="store_ln220" fromId="52" toId="53">
</dataflow>
<dataflow id="203" from="tmp" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="204" from="tmp" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
