INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 14 21:11:17 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.33 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.17 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.34 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 1.14 sec.
Command         ap_source done; 2.56 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source done; 0.33 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 3.82 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.34 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.32 sec.
Command         ap_source done; 0.8 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 1.31 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.36 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 6.02 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.36 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.28 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.38 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.4 sec.
Command         ap_source done; 0.92 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.53 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 1.03 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.55 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 5.03 sec.
Command     ap_source done; 5.41 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.19 sec.
Command     import_lib done; 0.88 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.3 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 170.9 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.46 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 172.12 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 185.54 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 44.38 sec.
Command ap_source done; error code: 1; 229.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Tue Jul 15 01:13:07 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.18 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.54 sec.
Command         ap_source done; 1.39 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 2.63 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.43 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 1.44 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.34 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 4.78 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.36 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.53 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.25 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.49 sec.
Command         ap_source done; 0.88 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.51 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.4 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.39 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.21 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 4.15 sec.
Command     ap_source done; 4.24 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.22 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.29 sec.
Command     import_lib done; 0.76 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.22 sec.
Command     ap_source done; 0.34 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 257.07 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 258.24 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 269.47 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 46.51 sec.
Command ap_source done; error code: 1; 315.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Tue Jul 15 17:27:20 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.29 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.3 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.29 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 1.72 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 2.73 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.39 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 1.01 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 1.76 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.29 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 5.35 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.41 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.22 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.52 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.32 sec.
Command         ap_source done; 1.06 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.44 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.62 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.36 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.32 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.24 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 4.54 sec.
Command     ap_source done; 4.72 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.32 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.16 sec.
Command     import_lib done; 0.89 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.32 sec.
Command     ap_source done; 0.45 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.45 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.13 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 14.24 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 28.14 sec.
Command ap_source done; error code: 1; 42.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Wed Jul 16 22:20:19 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.83 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.57 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.35 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.83 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 2.9 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.58 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.26 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.37 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.92 sec.
Command         ap_source done; 1.54 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.42 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.38 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.31 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.33 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.32 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 4.78 sec.
Command     ap_source done; 4.86 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.18 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.16 sec.
Command     import_lib done; 0.63 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.43 sec.
Command     ap_source done; 0.64 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 147.19 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 148.08 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 157.78 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 30.47 sec.
Command ap_source done; error code: 1; 188.26 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 02:03:30 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.82 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 1.73 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.39 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.86 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 3.01 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.33 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.27 sec.
Command         ap_source done; 0.62 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.4 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.38 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.41 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 3.38 sec.
Command     ap_source done; 3.48 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.13 sec.
Command     import_lib done; 0.47 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.25 sec.
Command     ap_source done; 0.34 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 154.3 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 155.26 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 163.26 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 30.66 sec.
Command ap_source done; error code: 1; 193.92 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 02:20:45 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.44 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.89 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.43 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.78 sec.
Command ap_source done; error code: 1; 4.21 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 16:14:43 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.29 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.17 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 1.02 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.76 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.43 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.16 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command         ap_source done; 0.39 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 1.18 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 3.37 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.86 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.49 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.25 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 1.17 sec.
Command         ap_source done; 1.53 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.36 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.38 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.34 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 4.98 sec.
Command     ap_source done; 5.05 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.18 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.17 sec.
Command     import_lib done; 2.71 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.46 sec.
Command     ap_source done; 0.54 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 168.39 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 169.37 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 181.83 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 32.82 sec.
Command ap_source done; error code: 1; 214.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 16:36:39 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.7 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.07 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.2 sec.
Command ap_source done; error code: 1; 6.27 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 16:59:15 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.43 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.27 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.88 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.47 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.41 sec.
Command ap_source done; error code: 1; 3.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 17:01:19 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.66 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.11 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/convSNN_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.61 sec.
Command ap_source done; error code: 1; 3.73 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 17:03:41 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.42 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.7 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.14 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.45 sec.
Command ap_source done; error code: 1; 3.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 19:08:57 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.78 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.27 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.55 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command         ap_source done; 1.25 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 1.69 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 9.75 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.25 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.25 sec.
Command         ap_source done; 0.59 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.34 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.33 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.37 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 2.83 sec.
Command     ap_source done; 3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.13 sec.
Command     import_lib done; 4.24 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.29 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 166.4 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.27 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 167.29 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 185.17 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 31.11 sec.
Command ap_source done; error code: 1; 216.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 21:00:39 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.17 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.84 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 2.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command         ap_source done; 0.36 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.83 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 3.44 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 1.71 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.39 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.77 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.35 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.37 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.37 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 4.84 sec.
Command     ap_source done; 4.92 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.16 sec.
Command     import_lib done; 0.6 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.48 sec.
Command     ap_source done; 0.57 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 138.64 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 139.55 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 149.84 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 34.71 sec.
Command ap_source done; error code: 1; 184.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 21:51:36 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.77 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.64 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command         ap_source done; 0.41 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.93 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 3.03 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.21 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.58 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.38 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.56 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 3.29 sec.
Command     ap_source done; 3.36 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.13 sec.
Command     import_lib done; 0.62 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.28 sec.
Command     ap_source done; 0.39 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 66.46 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 67.06 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 75.12 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 13.81 sec.
Command ap_source done; error code: 1; 88.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 17 22:17:45 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.86 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.41 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.55 sec.
Command ap_source done; error code: 1; 3.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 19 01:54:28 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.75 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.77 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command         ap_source done; 0.95 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 1.39 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 3.64 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.27 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.21 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.79 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.33 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.39 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.4 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 3.29 sec.
Command     ap_source done; 3.37 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.15 sec.
Command     import_lib done; 0.5 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.21 sec.
Command     ap_source done; 0.29 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 154.86 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.27 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 155.71 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 164.25 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 36.44 sec.
Command ap_source done; error code: 1; 200.69 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 19 02:03:12 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.84 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.38 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.52 sec.
Command ap_source done; error code: 1; 3.9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 19 02:21:59 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.43 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.86 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.24 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/add_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/label_select_top.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.74 sec.
Command ap_source done; error code: 1; 6.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 19 02:25:34 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.42 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.69 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.24 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.2 sec.
Command ap_source done; error code: 1; 5.44 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sun Jul 20 21:07:05 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.33 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.3 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.31 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 1.79 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source done; 0.29 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.27 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 3.23 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.34 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.9 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 1.69 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.31 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 5.9 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.42 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.34 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.21 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.59 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.33 sec.
Command         ap_source done; 1.07 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.72 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.61 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.35 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Command         ap_source done; 0.29 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.56 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.25 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.32 sec.
Command       ap_source done; 5.56 sec.
Command     ap_source done; 5.65 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.33 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.15 sec.
Command     import_lib done; 0.89 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.38 sec.
Command     ap_source done; 0.47 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.65 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.37 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 17.43 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 35.62 sec.
Command ap_source done; error code: 1; 53.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sun Jul 20 21:18:37 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.7 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.41 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.29 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.88 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.84 sec.
Command ap_source done; error code: 1; 7.72 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sun Jul 20 21:36:11 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.55 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.83 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.39 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.64 sec.
Command ap_source done; error code: 1; 9.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sun Jul 20 21:38:43 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.7 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.27 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.14 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.71 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.43 sec.
Command ap_source done; error code: 1; 7.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sun Jul 20 21:47:28 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.7 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.04 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.61 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.54 sec.
Command ap_source done; error code: 1; 5.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sun Jul 20 21:49:43 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.64 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.27 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.08 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.73 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.66 sec.
Command ap_source done; error code: 1; 5.4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 00:33:48 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.84 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.5 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.16 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.4 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.89 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 2.85 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.26 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.24 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.63 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.36 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.4 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.31 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 3 sec.
Command     ap_source done; 3.07 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.15 sec.
Command     import_lib done; 0.52 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.35 sec.
Command     ap_source done; 0.44 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 151.83 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 152.74 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 160.18 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 39.12 sec.
Command ap_source done; error code: 1; 199.3 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 00:53:27 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.59 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.27 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.03 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.42 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc2_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 22.72 sec.
Command ap_source done; error code: 1; 26.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 00:59:12 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.53 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.8 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.18 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.41 sec.
Command ap_source done; error code: 1; 3.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 02:02:18 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.84 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.37 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.82 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.39 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.91 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 3.19 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.45 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.25 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.64 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.44 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.4 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.33 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 3.35 sec.
Command     ap_source done; 3.43 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.14 sec.
Command     import_lib done; 0.53 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.34 sec.
Command     ap_source done; 0.44 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 151.35 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 152.29 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 160.44 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.74 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.42 sec.
Command ap_source done; 183.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 02:48:54 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.23 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.67 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.07 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 30.37 sec.
Command ap_source done; error code: 1; 33.44 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 02:54:15 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.27 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.55 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.93 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.41 sec.
Command ap_source done; error code: 1; 3.39 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 02:56:21 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.27 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.54 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.93 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.46 sec.
Command ap_source done; error code: 1; 7.4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 02:58:27 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.21 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.64 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.21 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.84 sec.
Command ap_source done; 5.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 03:00:50 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.24 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.51 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.08 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.46 sec.
Command ap_source done; error code: 1; 4.54 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 03:02:52 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.05 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.31 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.71 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.62 sec.
Command ap_source done; 4.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 03:15:39 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.16 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.6 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.99 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.86 sec.
Command ap_source done; 4.85 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 03:25:19 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.1 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.54 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.94 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.72 sec.
Command ap_source done; 4.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 03:36:38 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.78 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.37 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.38 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.95 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 2.78 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.27 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.25 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.27 sec.
Command         ap_source done; 0.64 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.41 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.41 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.26 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 3.13 sec.
Command     ap_source done; 3.25 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.14 sec.
Command     import_lib done; 0.5 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.23 sec.
Command     ap_source done; 0.31 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 74.06 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 74.57 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 81.92 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.74 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 44.63 sec.
Command ap_source done; 126.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Mon Jul 21 03:40:55 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.94 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.2 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.58 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.59 sec.
Command ap_source done; 5.17 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Wed Jul 23 19:44:55 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.86 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.53 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.42 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.82 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 6.47 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.2 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.57 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.36 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.39 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.23 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 2.79 sec.
Command     ap_source done; 2.87 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.14 sec.
Command     import_lib done; 0.5 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.39 sec.
Command     ap_source done; 0.48 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 177.94 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.27 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 178.81 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 189.99 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Command     ap_source done; 0.22 sec.
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.75 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 57.61 sec.
Command ap_source done; 247.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Wed Jul 23 20:26:13 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.98 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.25 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.64 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.27 sec.
Command ap_source done; error code: 1; 3.92 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Wed Jul 23 20:28:02 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.89 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.32 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.69 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.7 sec.
Command ap_source done; 4.39 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Wed Jul 23 20:31:47 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.9 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.17 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.56 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.81 sec.
Command ap_source done; 4.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Wed Jul 23 20:33:40 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.91 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.19 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.57 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.81 sec.
Command ap_source done; 4.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Wed Jul 23 20:46:47 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.93 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.43 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.84 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2 sec.
Command ap_source done; 4.84 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Wed Jul 23 21:44:59 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.83 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.45 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.54 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 1.03 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 2.95 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.24 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.27 sec.
Command         ap_source done; 0.62 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.44 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.4 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.26 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 2.88 sec.
Command     ap_source done; 2.96 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.14 sec.
Command     import_lib done; 0.5 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.41 sec.
Command     ap_source done; 0.49 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 153.72 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.27 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 154.7 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 162.13 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.74 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 55.96 sec.
Command ap_source done; 218.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Wed Jul 23 21:59:15 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.56 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.13 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.49 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.64 sec.
Command ap_source done; 5.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Wed Jul 23 22:05:49 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.57 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.84 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.5 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.16 sec.
Command ap_source done; error code: 1; 4.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 00:07:54 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.86 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.59 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.17 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.59 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 1.08 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 3.14 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.26 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.65 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.46 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.39 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.26 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 3 sec.
Command     ap_source done; 3.08 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.15 sec.
Command     import_lib done; 0.52 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.2 sec.
Command     ap_source done; 0.28 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 190.5 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 191.36 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 198.98 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.88 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 61.8 sec.
Command ap_source done; 260.78 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 00:57:07 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.14 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.58 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.95 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.51 sec.
Command ap_source done; error code: 1; 4.46 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 00:58:51 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.6 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.84 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.22 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.31 sec.
Command ap_source done; error code: 1; 3.53 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 00:59:06 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.58 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.83 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.18 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.39 sec.
Command ap_source done; error code: 1; 3.57 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 01:02:50 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.65 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.21 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.75 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.17 sec.
Command ap_source done; 6.92 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 01:07:21 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.59 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.83 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.18 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.21 sec.
Command ap_source done; 6.39 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 01:15:55 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.76 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.29 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.54 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 1.03 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 2.8 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.25 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.27 sec.
Command         ap_source done; 0.63 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.32 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.4 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.28 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 2.82 sec.
Command     ap_source done; 2.89 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.15 sec.
Command     import_lib done; 0.53 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.27 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 60.21 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 60.89 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 67.81 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.88 sec.
Command ap_source done; 82.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 01:34:20 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.62 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.05 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.42 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.33 sec.
Command ap_source done; error code: 1; 3.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 01:44:51 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.48 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.89 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.43 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.7 sec.
Command ap_source done; error code: 1; 3.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 01:45:48 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.48 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.72 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.07 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.37 sec.
Command ap_source done; error code: 1; 3.45 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 01:47:44 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.46 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.72 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.09 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.31 sec.
Command ap_source done; 6.4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Thu Jul 24 01:49:16 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.59 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.84 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.2 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.48 sec.
Command ap_source done; 4.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 15:25:02 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.3 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.29 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.29 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 1.66 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source done; 0.29 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.26 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 3.01 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source done; 0.27 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.27 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.27 sec.
Command         ap_source done; 0.86 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 1.48 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.38 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 5.54 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.33 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.47 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.35 sec.
Command         ap_source done; 0.93 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.64 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.71 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.35 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Command         ap_source done; 0.29 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.6 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.26 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.34 sec.
Command       ap_source done; 5.54 sec.
Command     ap_source done; 5.63 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.31 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.13 sec.
Command     import_lib done; 3.44 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.5 sec.
Command     ap_source done; 0.6 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.99 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.82 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 19.62 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.52 sec.
Command ap_source done; error code: 1; 22.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 15:30:02 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.9 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.32 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.89 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.21 sec.
Command ap_source done; error code: 1; 4.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 15:34:11 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.81 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.23 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.62 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.19 sec.
Command ap_source done; error code: 1; 3.81 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 15:36:36 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.81 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.23 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.59 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.19 sec.
Command ap_source done; error code: 1; 3.79 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 15:40:09 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.86 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.28 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.65 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.2 sec.
Command ap_source done; error code: 1; 3.85 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 16:27:53 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.76 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 1.46 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.52 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.97 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 2.92 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.2 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.56 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.34 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command         ap_source done; 0.39 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.24 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 2.69 sec.
Command     ap_source done; 2.77 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.13 sec.
Command     import_lib done; 0.49 sec.
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.4 sec.
Command     ap_source done; 0.48 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 127.96 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.25 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 128.81 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 135.99 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.82 sec.
Command ap_source done; error code: 1; 138.81 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 16:35:13 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.55 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.98 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.35 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.19 sec.
Command ap_source done; error code: 1; 3.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 17:25:15 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.16 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.33 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.66 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.02 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.19 sec.
Command ap_source done; error code: 1; 3.21 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 17:30:53 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.3 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.54 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.03 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.44 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.47 sec.
Command ap_source done; error code: 1; 3.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 17:32:39 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.22 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.79 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.14 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 27.52 sec.
Command ap_source done; error code: 1; 30.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 17:40:32 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.33 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.29 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.8 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.17 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.64 sec.
Command ap_source done; error code: 1; 4.81 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 17:42:22 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.25 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.8 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.16 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.45 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 24.88 sec.
Command ap_source done; 28.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 18:19:48 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.18 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.72 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.11 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.57 sec.
Command ap_source done; error code: 1; 7.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 18:21:02 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.32 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.68 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.04 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.41 sec.
Command ap_source done; error code: 1; 4.46 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 18:23:20 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.22 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.76 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.13 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.2 sec.
Command ap_source done; error code: 1; 4.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 18:24:20 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.19 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.52 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.89 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.3 sec.
Command ap_source done; 7.19 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution1 opened at Sat Jul 26 18:27:08 UTC 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 2.22 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.71 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.42 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute     is_encrypted /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     is_xip /home/coder/Desktop/s2n2/convSNN/memdataM.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.5 sec.
Command ap_source done; 7.92 sec.
Execute cleanup_all 
