// Seed: 3729320091
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output tri0 id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_6,
      id_1
  );
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = -1;
  logic id_7 = id_4[""] ^ id_1 - id_4;
endmodule
