ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_biquad_cascade_df2T_f64.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_biquad_cascade_df2T_f64,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_biquad_cascade_df2T_f64
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_biquad_cascade_df2T_f64:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c"
   1:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /* ----------------------------------------------------------------------
   2:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Project:      CMSIS DSP Library
   3:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Title:        arm_biquad_cascade_df2T_f64.c
   4:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Description:  Processing function for floating-point transposed direct form II Biquad cascade fi
   5:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
   6:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * $Date:        18. March 2019
   7:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * $Revision:    V1.6.0
   8:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
   9:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Target Processor: Cortex-M cores
  10:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * -------------------------------------------------------------------- */
  11:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*
  12:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  14:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  16:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * not use this file except in compliance with the License.
  18:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * You may obtain a copy of the License at
  19:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  20:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  22:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * See the License for the specific language governing permissions and
  26:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * limitations under the License.
  27:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  */
  28:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  29:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #include "arm_math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 2


  30:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  31:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
  32:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @ingroup groupFilters
  33:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** */
  34:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  35:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
  36:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @defgroup BiquadCascadeDF2T Biquad Cascade IIR Filters Using a Direct Form II Transposed Structur
  37:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  38:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   This set of functions implements arbitrary order recursive (IIR) filters using a transposed direc
  39:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   The filters are implemented as a cascade of second order Biquad sections.
  40:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   These functions provide a slight memory savings as compared to the direct form I Biquad filter fu
  41:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   Only floating-point data is supported.
  42:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  43:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   This function operate on blocks of input and output data and each call to the function
  44:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   processes <code>blockSize</code> samples through the filter.
  45:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   <code>pSrc</code> points to the array of input data and
  46:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   <code>pDst</code> points to the array of output data.
  47:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   Both arrays contain <code>blockSize</code> values.
  48:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  49:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @par           Algorithm
  50:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Each Biquad stage implements a second order filter using the difference equation
  51:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   <pre>
  52:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****      y[n] = b0 * x[n] + d1
  53:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****      d1 = b1 * x[n] + a1 * y[n] + d2
  54:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****      d2 = b2 * x[n] + a2 * y[n]
  55:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   </pre>
  56:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    where d1 and d2 represent the two state values.
  57:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @par
  58:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    A Biquad filter using a transposed Direct Form II structure is shown below.
  59:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    \image html BiquadDF2Transposed.gif "Single transposed Direct Form II Biquad"
  60:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Coefficients <code>b0, b1, and b2 </code> multiply the input signal <code>x[n]</
  61:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Coefficients <code>a1</code> and <code>a2</code> multiply the output signal <cod
  62:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Pay careful attention to the sign of the feedback coefficients.
  63:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Some design tools flip the sign of the feedback coefficients:
  64:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   <pre>
  65:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****      y[n] = b0 * x[n] + d1;
  66:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****      d1 = b1 * x[n] - a1 * y[n] + d2;
  67:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****      d2 = b2 * x[n] - a2 * y[n];
  68:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   </pre>
  69:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    In this case the feedback coefficients <code>a1</code> and <code>a2</code> must 
  70:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @par
  71:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Higher order filters are realized as a cascade of second order sections.
  72:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    <code>numStages</code> refers to the number of second order stages used.
  73:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    For example, an 8th order filter would be realized with <code>numStages=4</code>
  74:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    A 9th order filter would be realized with <code>numStages=5</code> second order 
  75:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    coefficients for one of the stages configured as a first order filter (<code>b2=
  76:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @par
  77:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    <code>pState</code> points to the state variable array.
  78:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Each Biquad stage has 2 state variables <code>d1</code> and <code>d2</code>.
  79:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    The state variables are arranged in the <code>pState</code> array as:
  80:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   <pre>
  81:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       {d11, d12, d21, d22, ...}
  82:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   </pre>
  83:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    where <code>d1x</code> refers to the state variables for the first Biquad and
  84:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    <code>d2x</code> refers to the state variables for the second Biquad.
  85:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    The state array has a total length of <code>2*numStages</code> values.
  86:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    The state variables are updated after each block of data is processed; the coeff
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 3


  87:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @par
  88:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    The CMSIS library contains Biquad filters in both Direct Form I and transposed D
  89:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    The advantage of the Direct Form I structure is that it is numerically more robu
  90:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    That is why the Direct Form I structure supports Q15 and Q31 data types.
  91:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    The transposed Direct Form II structure, on the other hand, requires a wide dyna
  92:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Because of this, the CMSIS library only has a floating-point version of the Dire
  93:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    The advantage of the Direct Form II Biquad is that it requires half the number o
  94:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  95:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @par           Instance Structure
  96:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    The coefficients and state variables for a filter are stored together in an inst
  97:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    A separate instance structure must be defined for each filter.
  98:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Coefficient arrays may be shared among several instances while state variable ar
  99:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 100:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @par           Init Functions
 101:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    There is also an associated initialization function.
 102:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    The initialization function performs following operations:
 103:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    - Sets the values of the internal structure fields.
 104:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    - Zeros out the values in the state buffer.
 105:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    To do this manually without calling the init function, assign the follow subfiel
 106:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    numStages, pCoeffs, pState. Also set all of the values in pState to zero.
 107:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @par
 108:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Use of the initialization function is optional.
 109:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    However, if the initialization function is used, then the instance structure can
 110:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    To place an instance structure into a const data section, the instance structure
 111:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    Set the values in the state buffer to zeros before static initialization.
 112:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    For example, to statically initialize the instance structure use
 113:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   <pre>
 114:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       arm_biquad_cascade_df2T_instance_f64 S1 = {numStages, pState, pCoeffs};
 115:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       arm_biquad_cascade_df2T_instance_f32 S1 = {numStages, pState, pCoeffs};
 116:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   </pre>
 117:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    where <code>numStages</code> is the number of Biquad stages in the filter;
 118:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    <code>pState</code> is the address of the state buffer.
 119:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****                    <code>pCoeffs</code> is the address of the coefficient buffer;
 120:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** */
 121:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 122:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
 123:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @addtogroup BiquadCascadeDF2T
 124:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @{
 125:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  */
 126:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 127:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
 128:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @brief         Processing function for the floating-point transposed direct form II Biquad cascad
 129:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @param[in]     S         points to an instance of the filter data structure
 130:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @param[in]     pSrc      points to the block of input data
 131:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @param[out]    pDst      points to the block of output data
 132:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @param[in]     blockSize number of samples to process
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   @return        none
 134:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  */
 135:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 136:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** LOW_OPTIMIZATION_ENTER
 137:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** void arm_biquad_cascade_df2T_f64(
 138:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****   const arm_biquad_cascade_df2T_instance_f64 * S,
 139:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         float64_t * pSrc,
 140:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         float64_t * pDst,
 141:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         uint32_t blockSize)
 142:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** {
  30              		.loc 1 142 1 view -0
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 4


  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 142 1 is_stmt 0 view .LVU1
  36 0000 F0B4     		push	{r4, r5, r6, r7}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 16
  39              		.cfi_offset 4, -16
  40              		.cfi_offset 5, -12
  41              		.cfi_offset 6, -8
  42              		.cfi_offset 7, -4
  43 0002 2DED028B 		vpush.64	{d8}
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 24
  46              		.cfi_offset 80, -24
  47              		.cfi_offset 81, -20
 143:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 144:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         float64_t *pIn = pSrc;                         /* Source pointer */
  48              		.loc 1 144 9 is_stmt 1 view .LVU2
  49              	.LVL1:
 145:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         float64_t *pOut = pDst;                        /* Destination pointer */
  50              		.loc 1 145 9 view .LVU3
 146:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         float64_t *pState = S->pState;                 /* State pointer */
  51              		.loc 1 146 9 view .LVU4
 147:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         float64_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
  52              		.loc 1 147 9 view .LVU5
 148:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         float64_t acc1;                                /* Accumulator */
  53              		.loc 1 148 9 view .LVU6
 149:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         float64_t b0, b1, b2, a1, a2;                  /* Filter coefficients */
  54              		.loc 1 149 9 view .LVU7
 150:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         float64_t Xn1;                                 /* Temporary input */
  55              		.loc 1 150 9 view .LVU8
 151:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         float64_t d1, d2;                              /* State variables */
  56              		.loc 1 151 9 view .LVU9
 152:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****         uint32_t sample, stage = S->numStages;         /* Loop counters */
  57              		.loc 1 152 9 view .LVU10
  58              		.loc 1 152 26 is_stmt 0 view .LVU11
  59 0006 0778     		ldrb	r7, [r0]	@ zero_extendqisi2
  60              	.LVL2:
  61              		.loc 1 152 26 view .LVU12
  62 0008 8568     		ldr	r5, [r0, #8]
  63 000a 2835     		adds	r5, r5, #40
  64 000c 4668     		ldr	r6, [r0, #4]
  65 000e 1036     		adds	r6, r6, #16
  66              	.LVL3:
  67              	.L4:
 153:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 154:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 155:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    do
  68              		.loc 1 155 4 is_stmt 1 view .LVU13
 156:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    {
 157:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Reading the coefficients */
 158:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b0 = pCoeffs[0];
  69              		.loc 1 158 7 view .LVU14
  70              		.loc 1 158 10 is_stmt 0 view .LVU15
  71 0010 15ED0A3B 		vldr.64	d3, [r5, #-40]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 5


  72              	.LVL4:
 159:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b1 = pCoeffs[1];
  73              		.loc 1 159 7 is_stmt 1 view .LVU16
  74              		.loc 1 159 10 is_stmt 0 view .LVU17
  75 0014 15ED082B 		vldr.64	d2, [r5, #-32]
  76              	.LVL5:
 160:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = pCoeffs[2];
  77              		.loc 1 160 7 is_stmt 1 view .LVU18
  78              		.loc 1 160 10 is_stmt 0 view .LVU19
  79 0018 15ED061B 		vldr.64	d1, [r5, #-24]
  80              	.LVL6:
 161:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = pCoeffs[3];
  81              		.loc 1 161 7 is_stmt 1 view .LVU20
  82              		.loc 1 161 10 is_stmt 0 view .LVU21
  83 001c 15ED040B 		vldr.64	d0, [r5, #-16]
  84              	.LVL7:
 162:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = pCoeffs[4];
  85              		.loc 1 162 7 is_stmt 1 view .LVU22
  86              		.loc 1 162 10 is_stmt 0 view .LVU23
  87 0020 15ED028B 		vldr.64	d8, [r5, #-8]
  88              	.LVL8:
 163:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 164:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Reading the state values */
 165:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d1 = pState[0];
  89              		.loc 1 165 7 is_stmt 1 view .LVU24
  90 0024 B446     		mov	ip, r6
  91              		.loc 1 165 10 is_stmt 0 view .LVU25
  92 0026 16ED044B 		vldr.64	d4, [r6, #-16]
  93              	.LVL9:
 166:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
  94              		.loc 1 166 7 is_stmt 1 view .LVU26
  95              		.loc 1 166 10 is_stmt 0 view .LVU27
  96 002a 16ED027B 		vldr.64	d7, [r6, #-8]
  97              	.LVL10:
 167:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 168:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pCoeffs += 5U;
  98              		.loc 1 168 7 is_stmt 1 view .LVU28
 169:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #if defined (ARM_MATH_LOOPUNROLL)
 171:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 172:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****     /* Loop unrolling: Compute 16 outputs at a time */
 173:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize >> 4U;
 174:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 175:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0U) {
 176:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 177:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* y[n] = b0 * x[n] + d1 */
 178:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
 179:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d2 = b2 * x[n] + a2 * y[n] */
 180:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 181:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*  1 */
 182:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 183:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 184:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 185:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 186:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 187:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 188:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 6


 189:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 191:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 192:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 193:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 194:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 195:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*  2 */
 196:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 197:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 198:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 199:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 200:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 201:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 202:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 203:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 204:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 205:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 206:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 207:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 208:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*  3 */
 209:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 210:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 211:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 212:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 213:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 214:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 215:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 216:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 217:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 218:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 219:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 220:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 221:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*  4 */
 222:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 223:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 224:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 225:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 226:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 227:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 228:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 230:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 231:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 232:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 233:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 234:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*  5 */
 235:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 236:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 237:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 238:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 240:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 241:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 242:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 243:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 244:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 245:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 7


 246:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 247:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*  6 */
 248:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 249:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 250:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 251:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 252:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 253:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 254:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 255:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 257:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 258:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 259:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 260:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*  7 */
 261:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 262:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 263:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 264:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 265:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 266:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 267:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 268:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 269:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 270:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 271:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 272:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 273:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*  8 */
 274:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 275:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 276:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 277:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 278:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 279:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 280:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 281:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 282:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 283:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 284:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 285:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 286:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*  9 */
 287:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 288:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 289:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 290:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 291:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 292:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 293:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 294:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 295:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 296:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 297:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 298:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 299:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /* 10 */
 300:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 301:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 302:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 8


 303:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 304:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 305:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 306:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 307:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 308:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 309:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 310:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 311:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 312:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /* 11 */
 313:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 314:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 315:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 316:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 317:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 320:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 322:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 323:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 324:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 325:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /* 12 */
 326:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 327:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 328:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 329:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 330:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 331:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 332:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 333:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 334:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 335:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 336:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 337:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 338:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /* 13 */
 339:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 340:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 341:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 342:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 343:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 344:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 345:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 346:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 347:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 348:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 349:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 350:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 351:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /* 14 */
 352:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 353:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 354:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 355:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 356:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 357:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 358:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 359:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 9


 360:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 361:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 362:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 363:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 364:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /* 15 */
 365:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 366:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 367:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 368:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 369:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 370:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 371:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 372:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 373:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 374:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 375:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 376:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 377:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /* 16 */
 378:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 379:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 380:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 381:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 382:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 383:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 384:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 385:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 386:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 387:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 388:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 389:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 390:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* decrement loop counter */
 391:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 392:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 393:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 394:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****     /* Loop unrolling: Compute remaining outputs */
 395:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize & 0xFU;
 396:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 397:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #else
 398:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 399:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****     /* Initialize blkCnt with number of samples */
 400:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****     sample = blockSize;
  99              		.loc 1 400 5 view .LVU29
 401:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 402:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 403:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 404:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0U) {
 100              		.loc 1 404 7 view .LVU30
 101              		.loc 1 404 13 view .LVU31
 102 002e ABB1     		cbz	r3, .L2
 400:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 103              		.loc 1 400 12 is_stmt 0 view .LVU32
 104 0030 1846     		mov	r0, r3
 105              		.loc 1 404 13 view .LVU33
 106 0032 1446     		mov	r4, r2
 107              	.LVL11:
 108              	.L3:
 405:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 10


 109              		.loc 1 405 10 is_stmt 1 view .LVU34
 110              		.loc 1 405 14 is_stmt 0 view .LVU35
 111 0034 B1EC025B 		vldmia.64	r1!, {d5}
 112              	.LVL12:
 406:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 407:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 113              		.loc 1 407 10 is_stmt 1 view .LVU36
 114              		.loc 1 407 15 is_stmt 0 view .LVU37
 115 0038 B0EE446B 		vmov.f64	d6, d4
 116 003c 03EE056B 		vmla.f64	d6, d3, d5
 117              	.LVL13:
 408:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 409:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 118              		.loc 1 409 10 is_stmt 1 view .LVU38
 119              		.loc 1 409 13 is_stmt 0 view .LVU39
 120 0040 02EE057B 		vmla.f64	d7, d2, d5
 121              	.LVL14:
 410:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 122              		.loc 1 410 10 is_stmt 1 view .LVU40
 123              		.loc 1 410 13 is_stmt 0 view .LVU41
 124 0044 00EE067B 		vmla.f64	d7, d0, d6
 125              	.LVL15:
 126              		.loc 1 410 13 view .LVU42
 127 0048 B0EE474B 		vmov.f64	d4, d7
 128              	.LVL16:
 411:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 412:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 129              		.loc 1 412 10 is_stmt 1 view .LVU43
 413:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 130              		.loc 1 413 10 view .LVU44
 131              		.loc 1 413 19 is_stmt 0 view .LVU45
 132 004c 28EE067B 		vmul.f64	d7, d8, d6
 133              		.loc 1 413 13 view .LVU46
 134 0050 01EE057B 		vmla.f64	d7, d1, d5
 135              	.LVL17:
 414:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 415:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 136              		.loc 1 415 10 is_stmt 1 view .LVU47
 137              		.loc 1 415 18 is_stmt 0 view .LVU48
 138 0054 A4EC026B 		vstmia.64	r4!, {d6}
 139              	.LVL18:
 416:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 417:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* decrement loop counter */
 418:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 140              		.loc 1 418 10 is_stmt 1 view .LVU49
 404:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 141              		.loc 1 404 13 view .LVU50
 142 0058 0138     		subs	r0, r0, #1
 143              	.LVL19:
 404:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 144              		.loc 1 404 13 is_stmt 0 view .LVU51
 145 005a EBD1     		bne	.L3
 146              	.LVL20:
 147              	.L2:
 419:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 420:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 421:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Store the updated state variables back into the state array */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 11


 422:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pState[0] = d1;
 148              		.loc 1 422 7 is_stmt 1 view .LVU52
 149              		.loc 1 422 17 is_stmt 0 view .LVU53
 150 005c 0CED044B 		vstr.64	d4, [ip, #-16]
 423:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pState[1] = d2;
 151              		.loc 1 423 7 is_stmt 1 view .LVU54
 152              		.loc 1 423 17 is_stmt 0 view .LVU55
 153 0060 0CED027B 		vstr.64	d7, [ip, #-8]
 424:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 425:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pState += 2U;
 154              		.loc 1 425 7 is_stmt 1 view .LVU56
 155              	.LVL21:
 426:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 427:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* The current stage input is given as the output to the next stage */
 428:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pIn = pDst;
 156              		.loc 1 428 7 view .LVU57
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 430:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Reset the output working pointer */
 431:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pOut = pDst;
 157              		.loc 1 431 7 view .LVU58
 432:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 433:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* decrement loop counter */
 434:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       stage--;
 158              		.loc 1 434 7 view .LVU59
 435:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 436:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    } while (stage > 0U);
 159              		.loc 1 436 12 view .LVU60
 160 0064 2835     		adds	r5, r5, #40
 161              	.LVL22:
 162              		.loc 1 436 12 is_stmt 0 view .LVU61
 163 0066 1036     		adds	r6, r6, #16
 164              	.LVL23:
 165              		.loc 1 436 4 view .LVU62
 166 0068 013F     		subs	r7, r7, #1
 167              	.LVL24:
 168              		.loc 1 436 4 view .LVU63
 169 006a 01D0     		beq	.L9
 428:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 170              		.loc 1 428 11 view .LVU64
 171 006c 1146     		mov	r1, r2
 172 006e CFE7     		b	.L4
 173              	.L9:
 437:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 438:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** }
 174              		.loc 1 438 1 view .LVU65
 175 0070 BDEC028B 		vldm	sp!, {d8}
 176              	.LCFI2:
 177              		.cfi_restore 80
 178              		.cfi_restore 81
 179              		.cfi_def_cfa_offset 16
 180              	.LVL25:
 181              		.loc 1 438 1 view .LVU66
 182 0074 F0BC     		pop	{r4, r5, r6, r7}
 183              	.LCFI3:
 184              		.cfi_restore 7
 185              		.cfi_restore 6
 186              		.cfi_restore 5
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 12


 187              		.cfi_restore 4
 188              		.cfi_def_cfa_offset 0
 189              	.LVL26:
 190              		.loc 1 438 1 view .LVU67
 191 0076 7047     		bx	lr
 192              		.cfi_endproc
 193              	.LFE145:
 195              		.text
 196              	.Letext0:
 197              		.file 2 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 198              		.file 3 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 199              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 200              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_typ
 201              		.file 6 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/in
 202              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reen
 203              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
 204              		.file 9 ".//Libraries/CMSIS/DSP/Include/arm_math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_biquad_cascade_df2T_f64.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s:17     .text.arm_biquad_cascade_df2T_f64:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9MCTMs.s:26     .text.arm_biquad_cascade_df2T_f64:0000000000000000 arm_biquad_cascade_df2T_f64

NO UNDEFINED SYMBOLS
