INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - Unable to find G:\1-Yazd University\FPGA\2th 95-96\Project\Sin_t.coe
ERROR:sim -    Coregen is looking for G:\1-Yazd University\FPGA\2th
   95-96\Project\Sin_t.coe
ERROR:sim - Unable to find G:\1-Yazd University\FPGA\2th 95-96\Project\Sin_t.coe
ERROR:sim -    Coregen is looking for G:\1-Yazd University\FPGA\2th
   95-96\Project\Sin_t.coe
ERROR:sim - An invalid core configuration has been detected during
ERROR:sim -    Customization. Core parameters will be reset to their default
   values.
Cancelled executing Tcl generator.
Wrote CGP file for project 'Sin_RAM'.
