sim-cache: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

sim: command line: ../simplesim-3.0/sim-cache -redir:sim file1.output -config l3.cfg multiarray 

sim: simulation started @ Mon Dec 15 15:50:39 2014, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     file1.output # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst                   0 # maximum number of inst's to execute
-cache:dl1       dl1:64:64:1:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:128:64:1:l # l2 data cache config, i.e., {<config>|none}
-cache:dl3       dl3:256:128:1:l # l3 data cache config, i.e., {<config>|none}
-cache:il1       il1:64:64:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|dl3|none}
-cache:il2       il2:128:64:1:l; # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il3               none # l3 instruction cache config, i.e., {<config>|dl3|none}
-tlb:itlb                none # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb                none # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l
    A unified l3 cache (il3 is pointed at dl):
      -cache:il3 il3:128:64:1:l -cache:il3 dl3
      -cache:dl3 dl1:256:32:1:l -cache:dl3 ul3:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics **
sim_num_insn               40038351 # total number of instructions executed
sim_num_refs                6008727 # total number of loads and stores executed
sim_elapsed_time                  2 # total simulation time in seconds
sim_inst_rate          20019175.5000 # simulation speed (in insts/sec)
il1.accesses               40038351 # total number of accesses
il1.hits                   40038090 # total number of hits
il1.misses                      261 # total number of misses
il1.replacements                198 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                    261 # total number of accesses
il2.hits                         33 # total number of hits
il2.misses                      228 # total number of misses
il2.replacements                118 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.8736 # miss rate (i.e., misses/ref)
il2.repl_rate                0.4521 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                6008797 # total number of accesses
dl1.hits                    4992953 # total number of hits
dl1.misses                  1015844 # total number of misses
dl1.replacements            1015780 # total number of replacements
dl1.writebacks              1015775 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1691 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1690 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1690 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                2031619 # total number of accesses
dl2.hits                    1023583 # total number of hits
dl2.misses                  1008036 # total number of misses
dl2.replacements            1007908 # total number of replacements
dl2.writebacks              1007903 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4962 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.4961 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.4961 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl3.accesses                2015939 # total number of accesses
dl3.hits                     989930 # total number of hits
dl3.misses                  1026009 # total number of misses
dl3.replacements            1025753 # total number of replacements
dl3.writebacks              1003765 # total number of writebacks
dl3.invalidations                 0 # total number of invalidations
dl3.miss_rate                0.5089 # miss rate (i.e., misses/ref)
dl3.repl_rate                0.5088 # replacement rate (i.e., repls/ref)
dl3.wb_rate                  0.4979 # writeback rate (i.e., wrbks/ref)
dl3.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                  23472 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                   4096 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  989 # total number of pages allocated
mem.page_mem                  3956k # total size of memory pages allocated
mem.ptab_misses                 989 # total first level page table misses
mem.ptab_accesses         172320688 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

