Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Jan 17 22:12:49 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.687        0.000                      0                 1886        0.088        0.000                      0                 1886        9.020        0.000                       0                   962  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.687        0.000                      0                 1886        0.088        0.000                      0                 1886        9.020        0.000                       0                   962  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.687ns  (required time - arrival time)
  Source:                 design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 2.914ns (38.747%)  route 4.607ns (61.253%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 23.201 - 20.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.681     3.642    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     4.098 r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=1, routed)           0.817     4.915    design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0[1]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, routed)           0.000     5.039    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.589 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.589    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.923 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.577     6.500    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.303     6.803 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.848     7.651    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.156     7.807 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.600     8.407    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.355     8.762 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.160 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 f  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.995    10.269    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124    10.393 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.770    11.162    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    21.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.505    23.201    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X9Y36          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[0]/C
                         clock pessimism              0.380    23.581    
                         clock uncertainty           -0.302    23.279    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    22.850    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[0]
  -------------------------------------------------------------------
                         required time                         22.850    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                 11.687    

Slack (MET) :             11.687ns  (required time - arrival time)
  Source:                 design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 2.914ns (38.747%)  route 4.607ns (61.253%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 23.201 - 20.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.681     3.642    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     4.098 r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=1, routed)           0.817     4.915    design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0[1]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, routed)           0.000     5.039    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.589 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.589    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.923 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.577     6.500    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.303     6.803 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.848     7.651    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.156     7.807 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.600     8.407    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.355     8.762 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.160 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 f  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.995    10.269    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124    10.393 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.770    11.162    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    21.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.505    23.201    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X9Y36          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[1]/C
                         clock pessimism              0.380    23.581    
                         clock uncertainty           -0.302    23.279    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    22.850    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[1]
  -------------------------------------------------------------------
                         required time                         22.850    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                 11.687    

Slack (MET) :             11.687ns  (required time - arrival time)
  Source:                 design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 2.914ns (38.747%)  route 4.607ns (61.253%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 23.201 - 20.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.681     3.642    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     4.098 r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=1, routed)           0.817     4.915    design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0[1]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, routed)           0.000     5.039    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.589 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.589    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.923 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.577     6.500    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.303     6.803 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.848     7.651    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.156     7.807 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.600     8.407    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.355     8.762 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.160 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 f  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.995    10.269    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124    10.393 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.770    11.162    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    21.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.505    23.201    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X9Y36          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]/C
                         clock pessimism              0.380    23.581    
                         clock uncertainty           -0.302    23.279    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    22.850    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]
  -------------------------------------------------------------------
                         required time                         22.850    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                 11.687    

Slack (MET) :             11.825ns  (required time - arrival time)
  Source:                 design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 2.914ns (39.471%)  route 4.469ns (60.529%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 23.201 - 20.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.681     3.642    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     4.098 r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=1, routed)           0.817     4.915    design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0[1]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, routed)           0.000     5.039    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.589 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.589    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.923 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.577     6.500    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.303     6.803 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.848     7.651    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.156     7.807 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.600     8.407    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.355     8.762 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.160 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 f  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.995    10.269    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124    10.393 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.632    11.024    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    21.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.505    23.201    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X9Y35          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[4]/C
                         clock pessimism              0.380    23.581    
                         clock uncertainty           -0.302    23.279    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    22.850    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[4]
  -------------------------------------------------------------------
                         required time                         22.850    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 11.825    

Slack (MET) :             11.825ns  (required time - arrival time)
  Source:                 design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 2.914ns (39.471%)  route 4.469ns (60.529%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 23.201 - 20.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.681     3.642    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     4.098 r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=1, routed)           0.817     4.915    design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0[1]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, routed)           0.000     5.039    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.589 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.589    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.923 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.577     6.500    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.303     6.803 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.848     7.651    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.156     7.807 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.600     8.407    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.355     8.762 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.160 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 f  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.995    10.269    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124    10.393 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.632    11.024    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    21.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.505    23.201    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X9Y35          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[5]/C
                         clock pessimism              0.380    23.581    
                         clock uncertainty           -0.302    23.279    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    22.850    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[5]
  -------------------------------------------------------------------
                         required time                         22.850    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 11.825    

Slack (MET) :             11.825ns  (required time - arrival time)
  Source:                 design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 2.914ns (39.471%)  route 4.469ns (60.529%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 23.201 - 20.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.681     3.642    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     4.098 r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=1, routed)           0.817     4.915    design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0[1]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, routed)           0.000     5.039    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.589 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.589    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.923 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.577     6.500    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.303     6.803 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.848     7.651    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.156     7.807 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.600     8.407    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.355     8.762 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.160 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 f  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.995    10.269    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124    10.393 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.632    11.024    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    21.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.505    23.201    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X9Y35          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[6]/C
                         clock pessimism              0.380    23.581    
                         clock uncertainty           -0.302    23.279    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    22.850    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[6]
  -------------------------------------------------------------------
                         required time                         22.850    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 11.825    

Slack (MET) :             11.825ns  (required time - arrival time)
  Source:                 design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 2.914ns (39.471%)  route 4.469ns (60.529%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 23.201 - 20.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.681     3.642    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     4.098 r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=1, routed)           0.817     4.915    design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0[1]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, routed)           0.000     5.039    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.589 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.589    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.923 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.577     6.500    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.303     6.803 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.848     7.651    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.156     7.807 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.600     8.407    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.355     8.762 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.160 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 f  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.995    10.269    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124    10.393 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.632    11.024    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    21.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.505    23.201    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X9Y35          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]/C
                         clock pessimism              0.380    23.581    
                         clock uncertainty           -0.302    23.279    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    22.850    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]
  -------------------------------------------------------------------
                         required time                         22.850    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 11.825    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 2.914ns (39.493%)  route 4.464ns (60.507%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns = ( 23.200 - 20.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.681     3.642    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     4.098 r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=1, routed)           0.817     4.915    design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0[1]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, routed)           0.000     5.039    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.589 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.589    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.923 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.577     6.500    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.303     6.803 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.848     7.651    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.156     7.807 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.600     8.407    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.355     8.762 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.160 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 f  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.995    10.269    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124    10.393 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.628    11.020    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    21.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.504    23.200    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X9Y34          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[0]/C
                         clock pessimism              0.380    23.580    
                         clock uncertainty           -0.302    23.278    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    22.849    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[0]
  -------------------------------------------------------------------
                         required time                         22.849    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 2.914ns (39.493%)  route 4.464ns (60.507%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns = ( 23.200 - 20.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.681     3.642    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     4.098 r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=1, routed)           0.817     4.915    design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0[1]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, routed)           0.000     5.039    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.589 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.589    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.923 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.577     6.500    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.303     6.803 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.848     7.651    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.156     7.807 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.600     8.407    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.355     8.762 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.160 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 f  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.995    10.269    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124    10.393 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.628    11.020    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    21.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.504    23.200    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X9Y34          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[1]/C
                         clock pessimism              0.380    23.580    
                         clock uncertainty           -0.302    23.278    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    22.849    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[1]
  -------------------------------------------------------------------
                         required time                         22.849    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 2.914ns (39.493%)  route 4.464ns (60.507%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns = ( 23.200 - 20.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.681     3.642    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     4.098 r  design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=1, routed)           0.817     4.915    design_1_i/ImgSharpeningFilter_0/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0[1]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, routed)           0.000     5.039    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_17_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.589 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.589    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.923 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.577     6.500    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.303     6.803 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.848     7.651    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.156     7.807 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.600     8.407    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.355     8.762 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.160 r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 f  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.995    10.269    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.124    10.393 r  design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.628    11.020    design_1_i/ImgSharpeningFilter_0/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    21.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.504    23.200    design_1_i/ImgSharpeningFilter_0/inst/ap_clk
    SLICE_X9Y34          FDRE                                         r  design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[2]/C
                         clock pessimism              0.380    23.580    
                         clock uncertainty           -0.302    23.278    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    22.849    design_1_i/ImgSharpeningFilter_0/inst/trunc_ln58_reg_259_reg[2]
  -------------------------------------------------------------------
                         required time                         22.849    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                 11.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.930%)  route 0.203ns (59.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.582     1.381    <hidden>
    SLICE_X5Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.522 r  <hidden>
                         net (fo=71, routed)          0.203     1.726    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.856     1.764    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.656    
    SLICE_X3Y48          FDRE (Hold_fdre_C_R)        -0.018     1.638    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.930%)  route 0.203ns (59.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.582     1.381    <hidden>
    SLICE_X5Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.522 r  <hidden>
                         net (fo=71, routed)          0.203     1.726    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.856     1.764    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.656    
    SLICE_X3Y48          FDRE (Hold_fdre_C_R)        -0.018     1.638    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.930%)  route 0.203ns (59.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.582     1.381    <hidden>
    SLICE_X5Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.522 r  <hidden>
                         net (fo=71, routed)          0.203     1.726    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.856     1.764    <hidden>
    SLICE_X3Y48          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.656    
    SLICE_X3Y48          FDRE (Hold_fdre_C_R)        -0.018     1.638    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.960%)  route 0.212ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.582     1.381    <hidden>
    SLICE_X5Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.522 r  <hidden>
                         net (fo=71, routed)          0.212     1.734    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.856     1.764    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.656    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)        -0.018     1.638    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.960%)  route 0.212ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.582     1.381    <hidden>
    SLICE_X5Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.522 r  <hidden>
                         net (fo=71, routed)          0.212     1.734    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.856     1.764    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.656    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)        -0.018     1.638    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/led_green/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_green/U0/ip2bus_data_i_D1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.568     1.367    design_1_i/led_green/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y43          FDRE                                         r  design_1_i/led_green/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.508 f  design_1_i/led_green/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=2, routed)           0.065     1.573    design_1_i/led_green/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.045     1.618 r  design_1_i/led_green/U0/gpio_core_1/ip2bus_data_i_D1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.618    design_1_i/led_green/U0/ip2bus_data[0]
    SLICE_X8Y43          FDRE                                         r  design_1_i/led_green/U0/ip2bus_data_i_D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.836     1.744    design_1_i/led_green/U0/s_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/led_green/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism             -0.363     1.380    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.121     1.501    design_1_i/led_green/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/led_green/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_green/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.568     1.367    design_1_i/led_green/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y43          FDRE                                         r  design_1_i/led_green/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.508 r  design_1_i/led_green/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=2, routed)           0.065     1.573    design_1_i/led_green/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.618 r  design_1_i/led_green/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.618    design_1_i/led_green/U0/ip2bus_data[31]
    SLICE_X8Y43          FDRE                                         r  design_1_i/led_green/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.836     1.744    design_1_i/led_green/U0/s_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/led_green/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.363     1.380    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.121     1.501    design_1_i/led_green/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.562     1.361    <hidden>
    SLICE_X17Y37         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDCE (Prop_fdce_C_Q)         0.141     1.502 r  <hidden>
                         net (fo=1, routed)           0.056     1.558    <hidden>
    SLICE_X17Y37         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.829     1.737    <hidden>
    SLICE_X17Y37         FDCE                                         r  <hidden>
                         clock pessimism             -0.375     1.361    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.075     1.436    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.569     1.368    <hidden>
    SLICE_X13Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     1.509 r  <hidden>
                         net (fo=1, routed)           0.056     1.565    <hidden>
    SLICE_X13Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.837     1.745    <hidden>
    SLICE_X13Y48         FDCE                                         r  <hidden>
                         clock pessimism             -0.376     1.368    
    SLICE_X13Y48         FDCE (Hold_fdce_C_D)         0.075     1.443    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.569     1.368    <hidden>
    SLICE_X13Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141     1.509 r  <hidden>
                         net (fo=1, routed)           0.056     1.565    <hidden>
    SLICE_X13Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.837     1.745    <hidden>
    SLICE_X13Y47         FDCE                                         r  <hidden>
                         clock pessimism             -0.376     1.368    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.075     1.443    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y38     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y38     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y38     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y38     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y39     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y45    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y45    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y37    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y37    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y45    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y45    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y37    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y37    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X8Y37     design_1_i/ImgSharpeningFilter_0/inst/add_ln49_reg_249_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 0.124ns (6.382%)  route 1.819ns (93.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.380     1.380    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.504 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.438     1.943    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X22Y38         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.495     3.191    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X22Y38         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.045ns (5.416%)  route 0.786ns (94.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.627     0.627    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.672 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.158     0.831    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X22Y38         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.828     1.736    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X22Y38         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.389ns  (logic 0.642ns (18.942%)  route 2.747ns (81.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.677     3.638    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     4.156 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          1.846     6.002    <hidden>
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  <hidden>
                         net (fo=3, routed)           0.901     7.027    <hidden>
    SLICE_X12Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.510     3.206    <hidden>
    SLICE_X12Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.389ns  (logic 0.642ns (18.942%)  route 2.747ns (81.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.677     3.638    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     4.156 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          1.846     6.002    <hidden>
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  <hidden>
                         net (fo=3, routed)           0.901     7.027    <hidden>
    SLICE_X12Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.510     3.206    <hidden>
    SLICE_X12Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.389ns  (logic 0.642ns (18.942%)  route 2.747ns (81.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.677     3.638    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     4.156 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          1.846     6.002    <hidden>
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  <hidden>
                         net (fo=3, routed)           0.901     7.027    <hidden>
    SLICE_X12Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.510     3.206    <hidden>
    SLICE_X12Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 0.642ns (19.386%)  route 2.670ns (80.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.677     3.638    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     4.156 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.056     6.212    <hidden>
    SLICE_X13Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  <hidden>
                         net (fo=3, routed)           0.614     6.949    <hidden>
    SLICE_X10Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.505     3.201    <hidden>
    SLICE_X10Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 0.642ns (19.386%)  route 2.670ns (80.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.677     3.638    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     4.156 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.056     6.212    <hidden>
    SLICE_X13Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  <hidden>
                         net (fo=3, routed)           0.614     6.949    <hidden>
    SLICE_X10Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.505     3.201    <hidden>
    SLICE_X10Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 0.642ns (19.386%)  route 2.670ns (80.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.677     3.638    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     4.156 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.056     6.212    <hidden>
    SLICE_X13Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  <hidden>
                         net (fo=3, routed)           0.614     6.949    <hidden>
    SLICE_X10Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.505     3.201    <hidden>
    SLICE_X10Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 0.671ns (20.532%)  route 2.597ns (79.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.677     3.638    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     4.156 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          1.700     5.856    <hidden>
    SLICE_X12Y33         LUT1 (Prop_lut1_I0_O)        0.153     6.009 f  <hidden>
                         net (fo=3, routed)           0.897     6.906    <hidden>
    SLICE_X12Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.504     3.200    <hidden>
    SLICE_X12Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 0.671ns (20.532%)  route 2.597ns (79.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.677     3.638    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     4.156 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          1.700     5.856    <hidden>
    SLICE_X12Y33         LUT1 (Prop_lut1_I0_O)        0.153     6.009 f  <hidden>
                         net (fo=3, routed)           0.897     6.906    <hidden>
    SLICE_X12Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.504     3.200    <hidden>
    SLICE_X12Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 0.671ns (20.532%)  route 2.597ns (79.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.677     3.638    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     4.156 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          1.700     5.856    <hidden>
    SLICE_X12Y33         LUT1 (Prop_lut1_I0_O)        0.153     6.009 f  <hidden>
                         net (fo=3, routed)           0.897     6.906    <hidden>
    SLICE_X12Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.504     3.200    <hidden>
    SLICE_X12Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.260ns  (logic 0.672ns (20.614%)  route 2.588ns (79.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.677     3.638    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     4.156 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.056     6.212    <hidden>
    SLICE_X13Y34         LUT1 (Prop_lut1_I0_O)        0.154     6.366 f  <hidden>
                         net (fo=3, routed)           0.532     6.898    <hidden>
    SLICE_X13Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.504     3.200    <hidden>
    SLICE_X13Y34         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.435%)  route 0.365ns (63.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.563     1.362    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.185     1.712    <hidden>
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  <hidden>
                         net (fo=3, routed)           0.179     1.936    <hidden>
    SLICE_X18Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.833     1.741    <hidden>
    SLICE_X18Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.435%)  route 0.365ns (63.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.563     1.362    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.185     1.712    <hidden>
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  <hidden>
                         net (fo=3, routed)           0.179     1.936    <hidden>
    SLICE_X18Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.833     1.741    <hidden>
    SLICE_X18Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.435%)  route 0.365ns (63.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.563     1.362    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.185     1.712    <hidden>
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  <hidden>
                         net (fo=3, routed)           0.179     1.936    <hidden>
    SLICE_X18Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.833     1.741    <hidden>
    SLICE_X18Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.215ns (36.971%)  route 0.367ns (63.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.563     1.362    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.185     1.712    <hidden>
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.051     1.763 f  <hidden>
                         net (fo=3, routed)           0.181     1.944    <hidden>
    SLICE_X18Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.833     1.741    <hidden>
    SLICE_X18Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.215ns (36.971%)  route 0.367ns (63.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.563     1.362    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.185     1.712    <hidden>
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.051     1.763 f  <hidden>
                         net (fo=3, routed)           0.181     1.944    <hidden>
    SLICE_X18Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.833     1.741    <hidden>
    SLICE_X18Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.215ns (36.971%)  route 0.367ns (63.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.563     1.362    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.185     1.712    <hidden>
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.051     1.763 f  <hidden>
                         net (fo=3, routed)           0.181     1.944    <hidden>
    SLICE_X18Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.833     1.741    <hidden>
    SLICE_X18Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.190ns (27.216%)  route 0.508ns (72.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.563     1.362    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.503 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.264     1.768    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X16Y40         LUT1 (Prop_lut1_I0_O)        0.049     1.817 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.244     2.060    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X21Y45         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.832     1.740    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.340%)  route 0.555ns (72.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.563     1.362    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.440     1.966    <hidden>
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.011 f  <hidden>
                         net (fo=3, routed)           0.116     2.127    <hidden>
    SLICE_X15Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.829     1.737    <hidden>
    SLICE_X15Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.340%)  route 0.555ns (72.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.563     1.362    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.440     1.966    <hidden>
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.011 f  <hidden>
                         net (fo=3, routed)           0.116     2.127    <hidden>
    SLICE_X15Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.829     1.737    <hidden>
    SLICE_X15Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.340%)  route 0.555ns (72.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.563     1.362    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.440     1.966    <hidden>
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.011 f  <hidden>
                         net (fo=3, routed)           0.116     2.127    <hidden>
    SLICE_X15Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.829     1.737    <hidden>
    SLICE_X15Y37         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/led_green/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_green_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 4.044ns (51.039%)  route 3.880ns (48.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.683     3.644    design_1_i/led_green/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/led_green/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.162 r  design_1_i/led_green/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           3.880     8.041    led_green_tri_o_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.526    11.567 r  led_green_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.567    led_green_tri_o[0]
    G17                                                               r  led_green_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/led_red/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_red_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 3.995ns (55.006%)  route 3.268ns (44.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         1.683     3.644    design_1_i/led_red/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  design_1_i/led_red/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     4.100 r  design_1_i/led_red/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           3.268     7.368    led_red_tri_o_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.539    10.907 r  led_red_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.907    led_red_tri_o[0]
    M15                                                               r  led_red_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/led_red/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_red_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.381ns (53.944%)  route 1.179ns (46.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.567     1.366    design_1_i/led_red/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  design_1_i/led_red/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.507 r  design_1_i/led_red/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.179     2.686    led_red_tri_o_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.926 r  led_red_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.926    led_red_tri_o[0]
    M15                                                               r  led_red_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/led_green/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_green_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.832ns  (logic 1.391ns (49.126%)  route 1.441ns (50.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=962, routed)         0.567     1.366    design_1_i/led_green/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/led_green/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     1.530 r  design_1_i/led_green/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.441     2.971    led_green_tri_o_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.227     4.198 r  led_green_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.198    led_green_tri_o[0]
    G17                                                               r  led_green_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





