Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 20 17:16:11 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_led_timing_summary_routed.rpt -pb uart_led_timing_summary_routed.pb -rpx uart_led_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.294        0.000                      0                   49        0.168        0.000                      0                   49        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.294        0.000                      0                   49        0.168        0.000                      0                   49        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/data_bit_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.087ns (31.859%)  route 2.325ns (68.140%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.618     5.139    U_uart/U_Receiver/CLK
    SLICE_X3Y25          FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_uart/U_Receiver/data_bit_cnt_reg_reg[1]/Q
                         net (fo=3, routed)           0.667     6.262    U_uart/U_Receiver/sel0__0[1]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.152     6.414 f  U_uart/U_Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.436     6.851    U_uart/U_Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.326     7.177 r  U_uart/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.650     7.827    U_uart/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.153     7.980 r  U_uart/U_Receiver/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.572     8.551    U_uart/U_Receiver/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    U_uart/U_Receiver/CLK
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y25          FDCE (Setup_fdce_C_D)       -0.237    14.845    U_uart/U_Receiver/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/rx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.135ns (38.172%)  route 1.838ns (61.828%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.618     5.139    U_uart/U_Receiver/CLK
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.566     6.183    U_uart/U_Receiver/state_0[1]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.330     6.513 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3/O
                         net (fo=1, routed)           0.671     7.183    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.327     7.510 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.602     8.113    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    U_uart/U_Receiver/CLK
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.863    U_uart/U_Receiver/rx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/rx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.135ns (38.172%)  route 1.838ns (61.828%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.618     5.139    U_uart/U_Receiver/CLK
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.566     6.183    U_uart/U_Receiver/state_0[1]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.330     6.513 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3/O
                         net (fo=1, routed)           0.671     7.183    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.327     7.510 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.602     8.113    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    U_uart/U_Receiver/CLK
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.863    U_uart/U_Receiver/rx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/rx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.135ns (38.172%)  route 1.838ns (61.828%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.618     5.139    U_uart/U_Receiver/CLK
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.566     6.183    U_uart/U_Receiver/state_0[1]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.330     6.513 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3/O
                         net (fo=1, routed)           0.671     7.183    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.327     7.510 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.602     8.113    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    U_uart/U_Receiver/CLK
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.863    U_uart/U_Receiver/rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/rx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.135ns (38.172%)  route 1.838ns (61.828%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.618     5.139    U_uart/U_Receiver/CLK
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.566     6.183    U_uart/U_Receiver/state_0[1]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.330     6.513 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3/O
                         net (fo=1, routed)           0.671     7.183    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.327     7.510 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.602     8.113    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    U_uart/U_Receiver/CLK
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[4]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.863    U_uart/U_Receiver/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/rx_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.135ns (38.172%)  route 1.838ns (61.828%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.618     5.139    U_uart/U_Receiver/CLK
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.566     6.183    U_uart/U_Receiver/state_0[1]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.330     6.513 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3/O
                         net (fo=1, routed)           0.671     7.183    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.327     7.510 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.602     8.113    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    U_uart/U_Receiver/CLK
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.863    U_uart/U_Receiver/rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/rx_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.135ns (38.172%)  route 1.838ns (61.828%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.618     5.139    U_uart/U_Receiver/CLK
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.566     6.183    U_uart/U_Receiver/state_0[1]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.330     6.513 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3/O
                         net (fo=1, routed)           0.671     7.183    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.327     7.510 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.602     8.113    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    U_uart/U_Receiver/CLK
    SLICE_X3Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.863    U_uart/U_Receiver/rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/rx_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.135ns (39.515%)  route 1.737ns (60.485%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.618     5.139    U_uart/U_Receiver/CLK
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.566     6.183    U_uart/U_Receiver/state_0[1]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.330     6.513 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3/O
                         net (fo=1, routed)           0.671     7.183    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.327     7.510 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.501     8.012    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X2Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    U_uart/U_Receiver/CLK
    SLICE_X2Y24          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDCE (Setup_fdce_C_CE)      -0.169    14.899    U_uart/U_Receiver/rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 1.135ns (40.447%)  route 1.671ns (59.553%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.618     5.139    U_uart/U_Receiver/CLK
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.566     6.183    U_uart/U_Receiver/state_0[1]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.330     6.513 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3/O
                         net (fo=1, routed)           0.671     7.183    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.327     7.510 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.435     7.945    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    U_uart/U_Receiver/CLK
    SLICE_X3Y25          FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    14.877    U_uart/U_Receiver/data_bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/data_bit_cnt_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 1.135ns (40.447%)  route 1.671ns (59.553%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.618     5.139    U_uart/U_Receiver/CLK
    SLICE_X2Y25          FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.566     6.183    U_uart/U_Receiver/state_0[1]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.330     6.513 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3/O
                         net (fo=1, routed)           0.671     7.183    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_3_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.327     7.510 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.435     7.945    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    U_uart/U_Receiver/CLK
    SLICE_X3Y25          FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    14.877    U_uart/U_Receiver/data_bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  6.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_uart/U_BAUDRATE_GEN/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_BAUDRATE_GEN/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.123%)  route 0.087ns (31.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X0Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[9]/Q
                         net (fo=4, routed)           0.087     1.693    U_uart/U_BAUDRATE_GEN/counter_reg[9]
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.045     1.738 r  U_uart/U_BAUDRATE_GEN/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.738    U_uart/U_BAUDRATE_GEN/tick_next
    SLICE_X1Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X1Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/tick_reg_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092     1.570    U_uart/U_BAUDRATE_GEN/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_uart/U_BAUDRATE_GEN/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X0Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[7]/Q
                         net (fo=6, routed)           0.121     1.727    U_uart/U_BAUDRATE_GEN/counter_reg[7]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  U_uart/U_BAUDRATE_GEN/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    U_uart/U_BAUDRATE_GEN/counter_next[0]
    SLICE_X1Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X1Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092     1.570    U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_ledController/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ledController/led_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.213ns (57.994%)  route 0.154ns (42.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    U_ledController/CLK
    SLICE_X2Y26          FDCE                                         r  U_ledController/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  U_ledController/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.154     1.784    U_uart/U_Receiver/state[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.049     1.833 r  U_uart/U_Receiver/led_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    U_ledController/D[1]
    SLICE_X2Y26          FDCE                                         r  U_ledController/led_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    U_ledController/CLK
    SLICE_X2Y26          FDCE                                         r  U_ledController/led_reg_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.131     1.597    U_ledController/led_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_uart/U_BAUDRATE_GEN/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_BAUDRATE_GEN/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X0Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[8]/Q
                         net (fo=5, routed)           0.104     1.697    U_uart/U_BAUDRATE_GEN/counter_reg[8]
    SLICE_X0Y24          LUT6 (Prop_lut6_I3_O)        0.099     1.796 r  U_uart/U_BAUDRATE_GEN/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.796    U_uart/U_BAUDRATE_GEN/counter_next[9]
    SLICE_X0Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X0Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[9]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.092     1.557    U_uart/U_BAUDRATE_GEN/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_ledController/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ledController/led_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.532%)  route 0.154ns (42.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    U_ledController/CLK
    SLICE_X2Y26          FDCE                                         r  U_ledController/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  U_ledController/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.154     1.784    U_uart/U_Receiver/state[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  U_uart/U_Receiver/led_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    U_ledController/D[0]
    SLICE_X2Y26          FDCE                                         r  U_ledController/led_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    U_ledController/CLK
    SLICE_X2Y26          FDCE                                         r  U_ledController/led_reg_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.121     1.587    U_ledController/led_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_uart/U_Receiver/br_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/br_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    U_uart/U_Receiver/CLK
    SLICE_X1Y25          FDCE                                         r  U_uart/U_Receiver/br_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_uart/U_Receiver/br_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.154     1.760    U_uart/U_Receiver/br_cnt_reg[2]
    SLICE_X1Y25          LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  U_uart/U_Receiver/br_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_uart/U_Receiver/br_cnt_next[2]
    SLICE_X1Y25          FDCE                                         r  U_uart/U_Receiver/br_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    U_uart/U_Receiver/CLK
    SLICE_X1Y25          FDCE                                         r  U_uart/U_Receiver/br_cnt_reg_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y25          FDCE (Hold_fdce_C_D)         0.092     1.557    U_uart/U_Receiver/br_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_uart/U_BAUDRATE_GEN/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_BAUDRATE_GEN/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X1Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[5]/Q
                         net (fo=5, routed)           0.168     1.774    U_uart/U_BAUDRATE_GEN/counter_reg[5]
    SLICE_X1Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.819 r  U_uart/U_BAUDRATE_GEN/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    U_uart/U_BAUDRATE_GEN/counter_next[5]
    SLICE_X1Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X1Y24          FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[5]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.091     1.556    U_uart/U_BAUDRATE_GEN/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    U_uart/U_Receiver/CLK
    SLICE_X3Y25          FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.168     1.774    U_uart/U_Receiver/sel0__0[0]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.045     1.819 r  U_uart/U_Receiver/data_bit_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    U_uart/U_Receiver/data_bit_cnt_next[0]
    SLICE_X3Y25          FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    U_uart/U_Receiver/CLK
    SLICE_X3Y25          FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.091     1.556    U_uart/U_Receiver/data_bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_ledController/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ledController/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    U_ledController/CLK
    SLICE_X2Y26          FDCE                                         r  U_ledController/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  U_ledController/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.175     1.805    U_uart/U_Receiver/state[0]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  U_uart/U_Receiver/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.850    U_ledController/FSM_sequential_state_reg[0]_0
    SLICE_X2Y26          FDCE                                         r  U_ledController/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    U_ledController/CLK
    SLICE_X2Y26          FDCE                                         r  U_ledController/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.120     1.586    U_ledController/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_uart/U_Receiver/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ledController/led_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.184ns (43.906%)  route 0.235ns (56.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    U_uart/U_Receiver/CLK
    SLICE_X3Y25          FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_uart/U_Receiver/rx_data_reg_reg[0]/Q
                         net (fo=5, routed)           0.235     1.841    U_uart/U_Receiver/w_led_data[0]
    SLICE_X2Y26          LUT5 (Prop_lut5_I2_O)        0.043     1.884 r  U_uart/U_Receiver/led_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    U_ledController/D[2]
    SLICE_X2Y26          FDCE                                         r  U_ledController/led_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    U_ledController/CLK
    SLICE_X2Y26          FDCE                                         r  U_ledController/led_reg_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.131     1.610    U_ledController/led_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    U_ledController/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    U_ledController/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    U_ledController/led_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    U_ledController/led_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    U_ledController/led_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    U_uart/U_BAUDRATE_GEN/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25    U_uart/U_BAUDRATE_GEN/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25    U_uart/U_BAUDRATE_GEN/counter_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    U_ledController/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    U_ledController/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    U_ledController/led_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    U_ledController/led_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    U_ledController/led_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    U_uart/U_BAUDRATE_GEN/counter_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    U_uart/U_BAUDRATE_GEN/counter_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    U_uart/U_BAUDRATE_GEN/counter_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    U_uart/U_BAUDRATE_GEN/counter_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    U_ledController/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    U_ledController/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    U_ledController/led_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    U_ledController/led_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    U_ledController/led_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    U_uart/U_BAUDRATE_GEN/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    U_uart/U_BAUDRATE_GEN/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    U_uart/U_BAUDRATE_GEN/counter_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    U_uart/U_BAUDRATE_GEN/counter_reg_reg[4]/C



