{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.1425",
   "Default View_TopLeft":"1187,-18",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 2530 -y 110 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 2530 -y 130 -defaultsOSRD
preplace port all_done -pg 1 -lvl 9 -x 2530 -y 380 -defaultsOSRD
preplace port port-id_start_btn_0 -pg 1 -lvl 0 -x -170 -y 310 -defaultsOSRD
preplace port port-id_ch1_otr_0 -pg 1 -lvl 0 -x -170 -y 170 -defaultsOSRD
preplace port port-id_clk_out1_0 -pg 1 -lvl 0 -x -170 -y 450 -defaultsOSRD -left
preplace port port-id_m00_axi_txn_done_0 -pg 1 -lvl 0 -x -170 -y 430 -defaultsOSRD -left
preplace port port-id_data_drop_0 -pg 1 -lvl 0 -x -170 -y 330 -defaultsOSRD -left
preplace port port-id_aux_reset_in_0 -pg 1 -lvl 0 -x -170 -y 580 -defaultsOSRD
preplace port port-id_SYS_CLK_50M -pg 1 -lvl 0 -x -170 -y 100 -defaultsOSRD
preplace portBus ch1_din_0 -pg 1 -lvl 0 -x -170 -y 150 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 2280 -y 140 -defaultsOSRD
preplace inst fifo_ddr_bridge_0 -pg 1 -lvl 6 -x 1520 -y 240 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 7 -x 1870 -y 140 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 40 -y 580 -defaultsOSRD
preplace inst fifo_16_64_fwft_0 -pg 1 -lvl 5 -x 1200 -y 150 -defaultsOSRD
preplace inst adc12_to_16_0 -pg 1 -lvl 3 -x 680 -y 150 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 380 -y 450 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 4 -x 930 -y 410 -defaultsOSRD
preplace inst key_debouncer_0 -pg 1 -lvl 2 -x 380 -y 320 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 1870 -y 380 -defaultsOSRD
preplace netloc SYS_CLK_50M_1 1 0 8 -150J 230 260J 230 540 270 840 270 1050 300 1360 350 1690 0 2030
preplace netloc adc12_to_16_0_ch1_dout 1 3 2 820 160 N
preplace netloc adc12_to_16_0_data_valid 1 3 2 810 180 N
preplace netloc aux_reset_in_0_1 1 0 1 N 580
preplace netloc button_ctrl_0_y 1 2 2 520 430 N
preplace netloc ch1_din_0_1 1 0 4 NJ 150 NJ 150 530J 260 810
preplace netloc ch1_otr_0_1 1 0 3 NJ 170 NJ 170 NJ
preplace netloc clk_wiz_0_clk_out1 1 0 3 NJ 450 210J 520 500
preplace netloc fifo_16_64_fwft_0_data_drop 1 0 6 -140 240 N 240 500 280 N 280 N 280 1330J
preplace netloc fifo_16_64_fwft_0_out_data 1 5 1 1360 100n
preplace netloc fifo_16_64_fwft_0_out_valid 1 5 1 1350 120n
preplace netloc fifo_ddr_bridge_0_m00_axi_txn_done 1 0 8 N 430 220 530 N 530 830 310 1020 330 N 330 1670J 280 2030
preplace netloc fifo_ddr_bridge_0_s_ready 1 4 3 1070 290 1340J 150 1670
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 -130 210 NJ 210 510J 290 NJ 290 1030 340 NJ 340 1710J 300 NJ 300 2510
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 6 240 220 550 250 N 250 1060 310 1370 360 1700
preplace netloc start_btn_0_1 1 0 2 NJ 310 250
preplace netloc axi_mem_intercon_M00_AXI 1 7 1 N 130
preplace netloc fifo_ddr_bridge_0_M00_AXI 1 6 1 1680 60n
preplace netloc processing_system7_0_DDR 1 8 1 2510J 110n
preplace netloc processing_system7_0_FIXED_IO 1 8 1 2510J 130n
preplace netloc axi_mem_intercon_M01_AXI 1 6 2 1720 290 2020
preplace netloc axi_gpio_0_GPIO 1 7 2 NJ 380 NJ
levelinfo -pg 1 -170 40 380 680 930 1200 1520 1870 2280 2530
pagesize -pg 1 -db -bbox -sgen -360 -160 2720 890
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"15",
   "da_ps7_cnt":"3"
}
