

================================================================
== Vitis HLS Report for 'multiplier_Pipeline_2'
================================================================
* Date:           Sun Jan 29 23:46:50 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Systolic-Matrix-Multiplier
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.494 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         1|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       9|      52|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |empty_109_fu_188_p2       |         +|   0|  0|  14|           7|           1|
    |exitcond111374_fu_182_p2  |      icmp|   0|  0|  11|           7|           8|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  25|          14|           9|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    7|         14|
    |empty_fu_58              |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   15|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_58  |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  multiplier_Pipeline_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  multiplier_Pipeline_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  multiplier_Pipeline_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  multiplier_Pipeline_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  multiplier_Pipeline_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  multiplier_Pipeline_2|  return value|
|localB_address0    |  out|    3|   ap_memory|                 localB|         array|
|localB_ce0         |  out|    1|   ap_memory|                 localB|         array|
|localB_we0         |  out|    1|   ap_memory|                 localB|         array|
|localB_d0          |  out|   32|   ap_memory|                 localB|         array|
|localB_1_address0  |  out|    3|   ap_memory|               localB_1|         array|
|localB_1_ce0       |  out|    1|   ap_memory|               localB_1|         array|
|localB_1_we0       |  out|    1|   ap_memory|               localB_1|         array|
|localB_1_d0        |  out|   32|   ap_memory|               localB_1|         array|
|localB_2_address0  |  out|    3|   ap_memory|               localB_2|         array|
|localB_2_ce0       |  out|    1|   ap_memory|               localB_2|         array|
|localB_2_we0       |  out|    1|   ap_memory|               localB_2|         array|
|localB_2_d0        |  out|   32|   ap_memory|               localB_2|         array|
|localB_3_address0  |  out|    3|   ap_memory|               localB_3|         array|
|localB_3_ce0       |  out|    1|   ap_memory|               localB_3|         array|
|localB_3_we0       |  out|    1|   ap_memory|               localB_3|         array|
|localB_3_d0        |  out|   32|   ap_memory|               localB_3|         array|
|localB_4_address0  |  out|    3|   ap_memory|               localB_4|         array|
|localB_4_ce0       |  out|    1|   ap_memory|               localB_4|         array|
|localB_4_we0       |  out|    1|   ap_memory|               localB_4|         array|
|localB_4_d0        |  out|   32|   ap_memory|               localB_4|         array|
|localB_5_address0  |  out|    3|   ap_memory|               localB_5|         array|
|localB_5_ce0       |  out|    1|   ap_memory|               localB_5|         array|
|localB_5_we0       |  out|    1|   ap_memory|               localB_5|         array|
|localB_5_d0        |  out|   32|   ap_memory|               localB_5|         array|
|localB_6_address0  |  out|    3|   ap_memory|               localB_6|         array|
|localB_6_ce0       |  out|    1|   ap_memory|               localB_6|         array|
|localB_6_we0       |  out|    1|   ap_memory|               localB_6|         array|
|localB_6_d0        |  out|   32|   ap_memory|               localB_6|         array|
|localB_7_address0  |  out|    3|   ap_memory|               localB_7|         array|
|localB_7_ce0       |  out|    1|   ap_memory|               localB_7|         array|
|localB_7_we0       |  out|    1|   ap_memory|               localB_7|         array|
|localB_7_d0        |  out|   32|   ap_memory|               localB_7|         array|
+-------------------+-----+-----+------------+-----------------------+--------------+

