MIG: 09:45:40 : Running synthesis.xit
MIG: 09:46:43 : Running synthesis.xit
MIG: 09:46:43 : ################# RUNNING MIG BATCH ###################
MIG: 09:46:43 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0
MIG: 09:46:43 : synp_flow:  -- synthesis_mode: Other
MIG: 09:46:43 : outputDirectory: c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/_tmp/
MIG: 09:46:43 : vivado_mode: xpg_pa
MIG: 09:46:43 :  locked false  
MIG: 09:46:43 : HDL Language: VHDL
MIG: 09:46:43 : compInfo: false
MIG: 09:46:43 : Vivado Options xc7a100t csg324 -1
MIG: 09:46:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:46:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:46:43 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 09:46:43 : I am in catch area
MIG: 09:46:43 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/xil_txt.out ... 
MIG: 09:46:51 : XML_INPUT_FILE: c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/mig_b.prj
MIG: 09:46:51 : Component_Name: mig_7series_0
MIG: 09:46:51 : Moving mig_7series_0 ...
MIG: 09:46:51 : Moving mig_7series_0.vho ...
MIG: 09:46:51 : Moving mig_7series_0_xmdf.tcl ...
MIG: 09:46:52 : Running vhdl_synth_rpr.xit
MIG: 09:46:52 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 09:46:52 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 09:46:52 : Running implementation.xit
MIG: 09:46:53 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 09:46:53 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 17:30:20 : Running synthesis.xit
MIG: 17:30:20 : ################# RUNNING MIG BATCH ###################
MIG: 17:30:20 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0
MIG: 17:30:20 : synp_flow:  -- synthesis_mode: Other
MIG: 17:30:20 : outputDirectory: c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/_tmp/
MIG: 17:30:20 : vivado_mode: xpg_pa
MIG: 17:30:20 :  locked false  
MIG: 17:30:20 : HDL Language: VHDL
MIG: 17:30:20 : compInfo: false
MIG: 17:30:20 : Vivado Options xc7a100t csg324 -1
MIG: 17:30:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:30:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:30:20 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 17:30:20 : I am in catch area
MIG: 17:30:20 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:30:30 : XML_INPUT_FILE: c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/mig_b.prj
MIG: 17:30:30 : Component_Name: mig_7series_0
MIG: 17:30:30 : Moving mig_7series_0 ...
MIG: 17:30:30 : Moving mig_7series_0.vho ...
MIG: 17:30:30 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:30:30 : Running vhdl_synth_rpr.xit
MIG: 17:30:30 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:30:30 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 17:30:31 : Running implementation.xit
MIG: 17:30:31 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:30:31 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 12:50:10 : Running synthesis.xit
MIG: 12:50:10 : ################# RUNNING MIG BATCH ###################
MIG: 12:50:10 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0
MIG: 12:50:10 : synp_flow:  -- synthesis_mode: Other
MIG: 12:50:10 : outputDirectory: c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/_tmp/
MIG: 12:50:10 : vivado_mode: xpg_pa
MIG: 12:50:10 :  locked false  
MIG: 12:50:10 : HDL Language: VHDL
MIG: 12:50:10 : compInfo: false
MIG: 12:50:10 : Vivado Options xc7a100t csg324 -1
MIG: 12:50:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:50:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:50:10 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 12:50:10 : I am in catch area
MIG: 12:50:10 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:50:20 : XML_INPUT_FILE: c:/Users/Nate/Desktop/Nexys4DDR/Projects/Nexys4DDR_Looper_Demo/src/ip/mig_7series_0/mig_b.prj
MIG: 12:50:20 : Component_Name: mig_7series_0
MIG: 12:50:20 : Moving mig_7series_0 ...
MIG: 12:50:20 : Moving mig_7series_0.vho ...
MIG: 12:50:20 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:50:20 : Running vhdl_synth_rpr.xit
MIG: 12:50:20 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:50:20 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 12:50:21 : Running implementation.xit
MIG: 12:50:21 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:50:21 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
