use anyhow::{Result, anyhow};
use cudarc::driver::{CudaSlice, DevicePtr, DevicePtrMut};

use crate::ffi;
use crate::paged_kv::PagedKVPool;
use crate::tensor::{DeviceContext, DeviceVec, HiddenStates};

/// Batched prefill attention with FlashAttention-2.
///
/// Pipeline:
///   1. QK norm + RoPE (CUDA kernel, in-place on q_batch/k_batch)
///   2. KV cache write (CUDA kernel)
///   3. FlashAttention-2 (Triton kernel — fused QK + causal softmax + V)
///
/// No O(n²) scratch buffers needed — FlashAttention uses online softmax.
#[allow(clippy::too_many_arguments)]
pub fn prefill_attention_batch(
    ctx: &DeviceContext,
    q_batch: &mut HiddenStates,
    k_batch: &mut HiddenStates,
    v_batch: &HiddenStates,
    q_norm: &DeviceVec,
    k_norm: &DeviceVec,
    cos_cache: &DeviceVec,
    sin_cache: &DeviceVec,
    k_cache: &mut DeviceVec,
    v_cache: &mut DeviceVec,
    output: &mut HiddenStates,
    num_q_heads: usize,
    num_kv_heads: usize,
    head_dim: usize,
    start_pos: usize,
    rms_eps: f32,
) -> Result<()> {
    let seq_len = q_batch.seq_len;
    let q_dim = num_q_heads * head_dim;
    assert!(num_kv_heads > 0, "num_kv_heads must be > 0");
    let gqa_ratio = num_q_heads / num_kv_heads;

    // Derive max_seq_len from KV cache buffer size.
    // Buffer layout: [num_kv_heads * max_seq_len * head_dim] u16 elements.
    let kv_elements = k_cache.len;
    let max_seq_len = kv_elements / (num_kv_heads * head_dim);

    {
        let (q_ptr, _gq) = q_batch.data.device_ptr_mut(&ctx.stream);
        let (k_ptr, _gk) = k_batch.data.device_ptr_mut(&ctx.stream);
        let (v_ptr, _gv) = v_batch.data.device_ptr(&ctx.stream);
        let (qn_ptr, _gqn) = q_norm.data.device_ptr(&ctx.stream);
        let (kn_ptr, _gkn) = k_norm.data.device_ptr(&ctx.stream);
        let (cos_ptr, _gc) = cos_cache.data.device_ptr(&ctx.stream);
        let (sin_ptr, _gs) = sin_cache.data.device_ptr(&ctx.stream);
        let (kc_ptr, _gkc) = k_cache.data.device_ptr_mut(&ctx.stream);
        let (vc_ptr, _gvc) = v_cache.data.device_ptr_mut(&ctx.stream);
        let (o_ptr, _go) = output.data.device_ptr_mut(&ctx.stream);

        unsafe {
            // Steps 1-2: QK norm + RoPE, KV cache write
            ffi::prefill_attention_prep_cuda(
                q_ptr as *mut ffi::Half,
                k_ptr as *mut ffi::Half,
                v_ptr as *const ffi::Half,
                qn_ptr as *const ffi::Half,
                kn_ptr as *const ffi::Half,
                cos_ptr as *const ffi::Half,
                sin_ptr as *const ffi::Half,
                kc_ptr as *mut ffi::Half,
                vc_ptr as *mut ffi::Half,
                num_q_heads as i32,
                num_kv_heads as i32,
                head_dim as i32,
                seq_len as i32,
                start_pos as i32,
                max_seq_len as i32,
                rms_eps,
                ctx.stream.cu_stream(),
            );

            // Step 3: FlashInfer single prefill — reads normed Q and KV cache
            let kv_len = start_pos + seq_len;
            let sm_scale = 1.0f32 / (head_dim as f32).sqrt();
            let ret = ffi::flashinfer_single_prefill(
                q_ptr as *mut ffi::Half,
                kc_ptr as *mut ffi::Half,
                vc_ptr as *mut ffi::Half,
                o_ptr as *mut ffi::Half,
                num_q_heads as i32,
                num_kv_heads as i32,
                seq_len as i32,
                kv_len as i32,
                max_seq_len as i32,
                sm_scale,
                std::ptr::null_mut(),
                ctx.stream.cu_stream(),
            );
            if ret != 0 {
                return Err(anyhow!("flashinfer_single_prefill failed: CUDA error {}", ret));
            }
        }
    }

    Ok(())
}

/// FlashAttention-2 prefill for HEAD_DIM=256 with precomputed Q and KV cache.
/// Q / output layout: HiddenStates [q_dim, seq_len] in column-major token-major storage.
#[allow(clippy::too_many_arguments)]
pub(crate) fn flash_attention_prefill_hd256_into(
    ctx: &DeviceContext,
    q_batch: &HiddenStates,
    k_cache: &DeviceVec,
    v_cache: &DeviceVec,
    output: &mut HiddenStates,
    num_q_heads: usize,
    num_kv_heads: usize,
    start_pos_buf: &CudaSlice<i32>,
) -> Result<()> {
    let seq_len = q_batch.seq_len;
    let q_dim = q_batch.hidden_dim;
    let head_dim = q_dim / num_q_heads;
    assert_eq!(head_dim, 256, "HD256 kernel requires head_dim=256");
    assert_eq!(q_dim, output.hidden_dim, "output hidden_dim mismatch");
    assert_eq!(seq_len, output.seq_len, "output seq_len mismatch");
    assert!(num_kv_heads > 0, "num_kv_heads must be > 0");
    let gqa_ratio = num_q_heads / num_kv_heads;

    // Derive max_seq_len from KV cache buffer size.
    let max_seq_len = k_cache.len / (num_kv_heads * head_dim);

    let (q_ptr, _gq) = q_batch.data.device_ptr(&ctx.stream);
    let (kc_ptr, _gkc) = k_cache.data.device_ptr(&ctx.stream);
    let (vc_ptr, _gvc) = v_cache.data.device_ptr(&ctx.stream);
    let (o_ptr, _go) = output.data.device_ptr_mut(&ctx.stream);
    let (sp_ptr, _gsp) = start_pos_buf.device_ptr(&ctx.stream);

    let result = unsafe {
        ffi::flash_attention_prefill_hd256_cuda(
            q_ptr as *const ffi::Half,
            kc_ptr as *const ffi::Half,
            vc_ptr as *const ffi::Half,
            o_ptr as *mut ffi::Half,
            num_q_heads as i32,
            num_kv_heads as i32,
            gqa_ratio as i32,
            seq_len as i32,
            sp_ptr as *const i32,
            max_seq_len as i32,
            q_dim as i32,
            ctx.stream.cu_stream(),
        )
    };
    result.result()?;

    Ok(())
}

/// Qwen3.5 full-attention prefill: prep Q/K/cache, run HD256 FlashAttention-2, then apply gate.
#[allow(clippy::too_many_arguments)]
pub fn prefill_attention_hd256_batch(
    ctx: &DeviceContext,
    q_full_batch: &HiddenStates,
    k_batch: &HiddenStates,
    v_batch: &HiddenStates,
    q_norm: &DeviceVec,
    k_norm: &DeviceVec,
    cos_cache: &DeviceVec,
    sin_cache: &DeviceVec,
    k_cache: &mut DeviceVec,
    v_cache: &mut DeviceVec,
    output: &mut HiddenStates,
    num_q_heads: usize,
    num_kv_heads: usize,
    start_pos: usize,
    rotary_dim: usize,
    rms_eps: f32,
) -> Result<()> {
    let q_dim = num_q_heads * 256;
    let mut q_prepped = HiddenStates::zeros(ctx, q_dim, q_full_batch.seq_len)?;
    // Allocate temporary GPU scalar for start_pos
    let start_pos_buf: CudaSlice<i32> = ctx
        .stream
        .clone_htod(&[start_pos as i32])
        .map_err(|e| anyhow::anyhow!("start_pos H2D failed: {e}"))?;
    prefill_attention_hd256_batch_with_scratch(
        ctx,
        q_full_batch,
        k_batch,
        v_batch,
        q_norm,
        k_norm,
        cos_cache,
        sin_cache,
        k_cache,
        v_cache,
        output,
        &mut q_prepped,
        num_q_heads,
        num_kv_heads,
        &start_pos_buf,
        rotary_dim,
        rms_eps,
    )
}

/// Same as `prefill_attention_hd256_batch` but uses pre-allocated scratch buffers.
/// `start_pos_buf` is a GPU-resident `i32` for CUDA Graph safety.
#[allow(clippy::too_many_arguments)]
pub fn prefill_attention_hd256_batch_with_scratch(
    ctx: &DeviceContext,
    q_full_batch: &HiddenStates,
    k_batch: &HiddenStates,
    v_batch: &HiddenStates,
    q_norm: &DeviceVec,
    k_norm: &DeviceVec,
    cos_cache: &DeviceVec,
    sin_cache: &DeviceVec,
    k_cache: &mut DeviceVec,
    v_cache: &mut DeviceVec,
    output: &mut HiddenStates,
    q_prepped: &mut HiddenStates,
    num_q_heads: usize,
    num_kv_heads: usize,
    start_pos_buf: &CudaSlice<i32>,
    rotary_dim: usize,
    rms_eps: f32,
) -> Result<()> {
    let seq_len = q_full_batch.seq_len;
    let q_dim = num_q_heads * 256;
    let kv_dim = num_kv_heads * 256;

    assert_eq!(q_full_batch.hidden_dim, q_dim * 2);
    assert_eq!(k_batch.hidden_dim, kv_dim);
    assert_eq!(v_batch.hidden_dim, kv_dim);
    assert_eq!(k_batch.seq_len, seq_len);
    assert_eq!(v_batch.seq_len, seq_len);
    assert_eq!(output.hidden_dim, q_dim);
    assert_eq!(output.seq_len, seq_len);
    assert_eq!(q_prepped.hidden_dim, q_dim);

    // Derive max_seq_len from the K cache buffer size.
    let head_dim = 256;
    let max_seq_len = k_cache.len / (num_kv_heads * head_dim);

    unsafe {
        let (qf_ptr, _gqf) = q_full_batch.data.device_ptr(&ctx.stream);
        let (k_ptr, _gk) = k_batch.data.device_ptr(&ctx.stream);
        let (v_ptr, _gv) = v_batch.data.device_ptr(&ctx.stream);
        let (qn_ptr, _gqn) = q_norm.data.device_ptr(&ctx.stream);
        let (kn_ptr, _gkn) = k_norm.data.device_ptr(&ctx.stream);
        let (cos_ptr, _gcos) = cos_cache.data.device_ptr(&ctx.stream);
        let (sin_ptr, _gsin) = sin_cache.data.device_ptr(&ctx.stream);
        let (qp_ptr, _gqp) = q_prepped.data.device_ptr_mut(&ctx.stream);
        let (kc_ptr, _gkc) = k_cache.data.device_ptr_mut(&ctx.stream);
        let (vc_ptr, _gvc) = v_cache.data.device_ptr_mut(&ctx.stream);
        let (sp_ptr, _gsp) = start_pos_buf.device_ptr(&ctx.stream);

        ffi::prefill_attention_hd256_prep_cuda(
            qf_ptr as *const ffi::Half,
            k_ptr as *const ffi::Half,
            v_ptr as *const ffi::Half,
            qn_ptr as *const ffi::Half,
            kn_ptr as *const ffi::Half,
            cos_ptr as *const ffi::Half,
            sin_ptr as *const ffi::Half,
            qp_ptr as *mut ffi::Half,
            kc_ptr as *mut ffi::Half,
            vc_ptr as *mut ffi::Half,
            num_q_heads as i32,
            num_kv_heads as i32,
            seq_len as i32,
            sp_ptr as *const i32,
            rotary_dim as i32,
            rms_eps,
            max_seq_len as i32,
            ctx.stream.cu_stream(),
        );
    }

    flash_attention_prefill_hd256_into(
        ctx,
        q_prepped,
        k_cache,
        v_cache,
        output,
        num_q_heads,
        num_kv_heads,
        start_pos_buf,
    )?;

    unsafe {
        let (qf_ptr, _gqf) = q_full_batch.data.device_ptr(&ctx.stream);
        let (o_ptr, _go) = output.data.device_ptr_mut(&ctx.stream);
        ffi::attention_gate_batch_hd256_cuda(
            qf_ptr as *const ffi::Half,
            o_ptr as *mut ffi::Half,
            num_q_heads as i32,
            seq_len as i32,
            ctx.stream.cu_stream(),
        );
    }

    Ok(())
}

/// Batched fused GQA decode attention (CUDA, split-KV, HEAD_DIM=128).
///
/// Processes B requests in two kernel launches (split-KV + reduce) instead of
/// 2*B launches from the per-request loop. Each request's KV cache is accessed
/// via device pointer arrays.
///
/// Q/K/V are already in contiguous batch buffers [B, dim]. Output is written
/// directly to `output` batch buffer [B, q_dim]. No D2D copies needed.
///
/// `positions`: [B] i32 on GPU — current_pos per request
/// `seq_lens`: [B] i32 on GPU — seq_len per request (= pos + 1)
/// `k_cache_ptrs`/`v_cache_ptrs`: [B] device pointers on GPU
/// `partial_out/m/l`: pre-allocated FP32 scratch [B * num_qheads * NUM_KV_SPLITS * ...]
#[allow(clippy::too_many_arguments)]
pub fn fused_attention_decode_batched_into(
    ctx: &DeviceContext,
    q_batch: &HiddenStates,
    k_batch: &HiddenStates,
    v_batch: &HiddenStates,
    q_norm_weight: &DeviceVec,
    k_norm_weight: &DeviceVec,
    cos_cache_base: &DeviceVec,
    sin_cache_base: &DeviceVec,
    positions: &CudaSlice<i32>,
    seq_lens: &CudaSlice<i32>,
    k_cache_ptrs: &CudaSlice<u64>,
    v_cache_ptrs: &CudaSlice<u64>,
    output: &mut HiddenStates,
    partial_out: &mut CudaSlice<f32>,
    partial_m: &mut CudaSlice<f32>,
    partial_l: &mut CudaSlice<f32>,
    num_qheads: usize,
    num_kvheads: usize,
    head_dim: usize,
    max_seq_len: usize,
    rms_eps: f32,
) -> Result<()> {
    let batch_size = q_batch.seq_len;
    let gqa_ratio = num_qheads / num_kvheads;

    let (q_ptr, _gq) = q_batch.data.device_ptr(&ctx.stream);
    let (k_ptr, _gk) = k_batch.data.device_ptr(&ctx.stream);
    let (v_ptr, _gv) = v_batch.data.device_ptr(&ctx.stream);
    let (q_norm_ptr, _gqn) = q_norm_weight.data.device_ptr(&ctx.stream);
    let (k_norm_ptr, _gkn) = k_norm_weight.data.device_ptr(&ctx.stream);
    let (cos_ptr, _gcos) = cos_cache_base.data.device_ptr(&ctx.stream);
    let (sin_ptr, _gsin) = sin_cache_base.data.device_ptr(&ctx.stream);
    let (pos_ptr, _gp) = positions.device_ptr(&ctx.stream);
    let (sl_ptr, _gsl) = seq_lens.device_ptr(&ctx.stream);
    let (kc_ptrs_ptr, _gkcp) = k_cache_ptrs.device_ptr(&ctx.stream);
    let (vc_ptrs_ptr, _gvcp) = v_cache_ptrs.device_ptr(&ctx.stream);
    let (o_ptr, _go) = output.data.device_ptr_mut(&ctx.stream);
    let (partial_out_ptr, _gpo) = partial_out.device_ptr_mut(&ctx.stream);
    let (partial_m_ptr, _gpm) = partial_m.device_ptr_mut(&ctx.stream);
    let (partial_l_ptr, _gpl) = partial_l.device_ptr_mut(&ctx.stream);

    // Phase 1: split-KV attention (writes partials)
    unsafe {
        ffi::fused_gqa_attention_decode_batched(
            q_ptr as *const ffi::Half,
            k_ptr as *const ffi::Half,
            v_ptr as *const ffi::Half,
            q_norm_ptr as *const ffi::Half,
            k_norm_ptr as *const ffi::Half,
            cos_ptr as *const ffi::Half,
            sin_ptr as *const ffi::Half,
            pos_ptr as *const i32,
            sl_ptr as *const i32,
            kc_ptrs_ptr as *const *const ffi::Half,
            vc_ptrs_ptr as *const *const ffi::Half,
            partial_out_ptr as *mut f32,
            partial_m_ptr as *mut f32,
            partial_l_ptr as *mut f32,
            num_qheads as i32,
            num_kvheads as i32,
            gqa_ratio as i32,
            head_dim as i32,
            max_seq_len as i32,
            batch_size as i32,
            rms_eps,
            ctx.stream.cu_stream(),
        );
    }

    // Phase 2: reduce partials → final bf16 output
    unsafe {
        ffi::attention_decode_reduce_batched(
            partial_out_ptr as *const f32,
            partial_m_ptr as *const f32,
            partial_l_ptr as *const f32,
            o_ptr as *mut ffi::Half,
            num_qheads as i32,
            head_dim as i32,
            batch_size as i32,
            ctx.stream.cu_stream(),
        );
    }

    Ok(())
}

/// Fused GQA Attention for decode (Triton AOT, split-KV, HEAD_DIM=128).
/// Reads pos/seq_len from decode_meta — CUDA Graph safe.
/// cos_cache_base/sin_cache_base: full RoPE buffers [max_seq_len * head_dim].
/// decode_meta: [token_id, current_pos, seq_len] on GPU.
/// partial_out/m/l: pre-allocated FP32 scratch for split-KV intermediates.
#[allow(clippy::too_many_arguments)]
pub fn fused_attention_decode_into(
    ctx: &DeviceContext,
    q_full: &DeviceVec,
    k_full: &DeviceVec,
    v_full: &DeviceVec,
    q_norm_weight: &DeviceVec,
    k_norm_weight: &DeviceVec,
    cos_cache_base: &DeviceVec,
    sin_cache_base: &DeviceVec,
    decode_meta: &CudaSlice<i32>,
    k_cache: &mut DeviceVec,
    v_cache: &mut DeviceVec,
    output: &mut DeviceVec,
    partial_out: &mut CudaSlice<f32>,
    partial_m: &mut CudaSlice<f32>,
    partial_l: &mut CudaSlice<f32>,
    num_qheads: usize,
    num_kvheads: usize,
) -> Result<()> {
    // Derive max_seq_len from KV cache buffer size before borrowing.
    let actual_head_dim = q_full.len / num_qheads;
    let max_seq_len = k_cache.len / (num_kvheads * actual_head_dim);

    let (q_ptr, _gq) = q_full.data.device_ptr(&ctx.stream);
    let (k_ptr, _gk) = k_full.data.device_ptr(&ctx.stream);
    let (v_ptr, _gv) = v_full.data.device_ptr(&ctx.stream);
    let (q_norm_ptr, _gqn) = q_norm_weight.data.device_ptr(&ctx.stream);
    let (k_norm_ptr, _gkn) = k_norm_weight.data.device_ptr(&ctx.stream);
    let (cos_ptr, _gcos) = cos_cache_base.data.device_ptr(&ctx.stream);
    let (sin_ptr, _gsin) = sin_cache_base.data.device_ptr(&ctx.stream);
    let (meta_ptr, _gm) = decode_meta.device_ptr(&ctx.stream);
    let (k_cache_ptr, _gkc) = k_cache.data.device_ptr_mut(&ctx.stream);
    let (v_cache_ptr, _gvc) = v_cache.data.device_ptr_mut(&ctx.stream);
    let (out_ptr, _go) = output.data.device_ptr_mut(&ctx.stream);
    let (partial_out_ptr, _gpo) = partial_out.device_ptr_mut(&ctx.stream);
    let (partial_m_ptr, _gpm) = partial_m.device_ptr_mut(&ctx.stream);
    let (partial_l_ptr, _gpl) = partial_l.device_ptr_mut(&ctx.stream);

    // Phase 1: split-KV attention (writes partials)
    let result = unsafe {
        ffi::fused_gqa_attention_decode(
            q_ptr as *const ffi::Half,
            k_ptr as *const ffi::Half,
            v_ptr as *const ffi::Half,
            q_norm_ptr as *const ffi::Half,
            k_norm_ptr as *const ffi::Half,
            cos_ptr as *const ffi::Half,
            sin_ptr as *const ffi::Half,
            meta_ptr as *const i32,
            k_cache_ptr as *mut ffi::Half,
            v_cache_ptr as *mut ffi::Half,
            partial_out_ptr as *mut f32,
            partial_m_ptr as *mut f32,
            partial_l_ptr as *mut f32,
            num_qheads as i32,
            num_kvheads as i32,
            (num_qheads / num_kvheads) as i32,
            max_seq_len as i32,
            ctx.stream.cu_stream(),
        )
    };
    result.result()?;

    // Phase 2: reduce partials → final bf16 output
    let result = unsafe {
        ffi::attention_decode_reduce(
            partial_out_ptr as *mut f32,
            partial_m_ptr as *mut f32,
            partial_l_ptr as *mut f32,
            out_ptr as *mut ffi::Half,
            num_qheads as i32,
            ctx.stream.cu_stream(),
        )
    };
    result.result()?;

    Ok(())
}

// ============================================================================
// FlashInfer batch decode with paged KV cache
// ============================================================================

/// Workspace buffers for FlashInfer batch decode, allocated once and reused.
///
/// FlashInfer's plan/run API needs:
/// - `float_workspace`: ~128MB GPU buffer for split-KV temp storage
/// - `int_workspace`: ~8MB GPU buffer for plan metadata
/// - `page_locked_workspace`: ~8MB CPU pinned buffer for plan H2D copy
/// - `plan_info`: ~256 bytes opaque buffer for plan output
pub struct FlashInferWorkspace {
    /// GPU scratch for split-KV temporaries (~128MB)
    pub float_workspace: CudaSlice<u8>,
    pub float_workspace_bytes: usize,
    /// GPU scratch for plan metadata (~8MB)
    pub int_workspace: CudaSlice<u8>,
    pub int_workspace_bytes: usize,
    /// CPU pinned buffer for plan H2D copy (~8MB)
    page_locked_workspace: *mut u8,
    #[allow(dead_code)]
    page_locked_workspace_bytes: usize,
    /// Opaque plan info buffer (256 bytes, HOST pinned — used by CPU memcpy in FlashInfer)
    pub plan_info: *mut u8,
    /// LSE output buffer (log-sum-exp), nullable but we allocate for max batch
    pub lse: CudaSlice<f32>,
}

// SAFETY: The page_locked_workspace is a pinned CPU allocation that is only accessed
// from the single inference thread (same thread that calls plan/run). No concurrent access.
unsafe impl Send for FlashInferWorkspace {}

impl FlashInferWorkspace {
    /// Default sizes matching FlashInfer's typical requirements.
    /// 256MB for split-KV temporaries (sglang uses 512MB but we need headroom).
    const FLOAT_WORKSPACE_BYTES: usize = 256 * 1024 * 1024; // 256 MB
    const INT_WORKSPACE_BYTES: usize = 8 * 1024 * 1024; // 8 MB
    const PAGE_LOCKED_WORKSPACE_BYTES: usize = 8 * 1024 * 1024; // 8 MB
    const PLAN_INFO_BYTES: usize = 256;

    /// Allocate FlashInfer workspace buffers.
    ///
    /// `max_batch_size` controls the LSE buffer size.
    /// `num_qo_heads` is needed for LSE dimensioning.
    pub fn new(ctx: &DeviceContext, max_batch_size: usize, num_qo_heads: usize) -> Result<Self> {
        let float_workspace: CudaSlice<u8> = ctx
            .stream
            .alloc_zeros(Self::FLOAT_WORKSPACE_BYTES)
            .map_err(|e| anyhow!("FlashInfer float_workspace alloc failed: {e}"))?;

        let int_workspace: CudaSlice<u8> = ctx
            .stream
            .alloc_zeros(Self::INT_WORKSPACE_BYTES)
            .map_err(|e| anyhow!("FlashInfer int_workspace alloc failed: {e}"))?;

        // plan_info is read/written by CPU memcpy in FlashInfer — must be host memory
        let plan_info = unsafe {
            let mut ptr: *mut u8 = std::ptr::null_mut();
            let err = cudarc::driver::sys::cuMemAllocHost_v2(
                &mut ptr as *mut *mut u8 as *mut *mut std::ffi::c_void,
                Self::PLAN_INFO_BYTES,
            );
            if err != cudarc::driver::sys::CUresult::CUDA_SUCCESS {
                return Err(anyhow!("cuMemAllocHost failed for plan_info: {:?}", err));
            }
            // Zero-initialize
            std::ptr::write_bytes(ptr, 0, Self::PLAN_INFO_BYTES);
            ptr
        };

        let lse: CudaSlice<f32> = ctx
            .stream
            .alloc_zeros(max_batch_size * num_qo_heads)
            .map_err(|e| anyhow!("FlashInfer lse alloc failed: {e}"))?;

        // Allocate page-locked (pinned) CPU memory via CUDA API
        let page_locked_workspace = unsafe {
            let mut ptr: *mut u8 = std::ptr::null_mut();
            let err = cudarc::driver::sys::cuMemAllocHost_v2(
                &mut ptr as *mut *mut u8 as *mut *mut std::ffi::c_void,
                Self::PAGE_LOCKED_WORKSPACE_BYTES,
            );
            if err != cudarc::driver::sys::CUresult::CUDA_SUCCESS {
                return Err(anyhow!(
                    "cuMemAllocHost failed for page_locked_workspace: {:?}",
                    err
                ));
            }
            ptr
        };

        Ok(Self {
            float_workspace,
            float_workspace_bytes: Self::FLOAT_WORKSPACE_BYTES,
            int_workspace,
            int_workspace_bytes: Self::INT_WORKSPACE_BYTES,
            page_locked_workspace,
            page_locked_workspace_bytes: Self::PAGE_LOCKED_WORKSPACE_BYTES,
            plan_info,
            lse,
        })
    }
}

impl Drop for FlashInferWorkspace {
    fn drop(&mut self) {
        if !self.page_locked_workspace.is_null() {
            unsafe {
                let _ = cudarc::driver::sys::cuMemFreeHost(
                    self.page_locked_workspace as *mut std::ffi::c_void,
                );
            }
            self.page_locked_workspace = std::ptr::null_mut();
        }
        if !self.plan_info.is_null() {
            unsafe {
                let _ = cudarc::driver::sys::cuMemFreeHost(self.plan_info as *mut std::ffi::c_void);
            }
            self.plan_info = std::ptr::null_mut();
        }
    }
}

/// Batched decode prep for paged KV cache: QK-norm + RoPE (in-place on Q) + paged KV write.
///
/// After this call:
/// - `q_batch` contains RMSNorm'd + RoPE'd Q values (in-place, layout [B, num_qo_heads * head_dim])
/// - K (normed + roped) and V (raw) are written to the paged KV cache at the correct positions
///
/// `positions`: [B] i32 on GPU — current_pos per request
/// `page_table_gpu`: flattened page indices on GPU
/// `page_indptr_gpu`: [B+1] i32 on GPU — cumulative page counts
/// `last_page_len_gpu`: [B] i32 on GPU — tokens in last page (including the new token)
#[allow(clippy::too_many_arguments)]
pub fn decode_prep_paged(
    ctx: &DeviceContext,
    q_batch: &mut HiddenStates,
    k_batch: &HiddenStates,
    v_batch: &HiddenStates,
    q_norm_weight: &DeviceVec,
    k_norm_weight: &DeviceVec,
    cos_cache: &DeviceVec,
    sin_cache: &DeviceVec,
    positions: &CudaSlice<i32>,
    kv_pool: &PagedKVPool,
    layer_idx: usize,
    page_table_gpu: &CudaSlice<i32>,
    page_indptr_gpu: &CudaSlice<i32>,
    last_page_len_gpu: &CudaSlice<i32>,
    num_qo_heads: usize,
    num_kv_heads: usize,
    page_size: usize,
    rms_eps: f32,
) -> Result<()> {
    let batch_size = q_batch.seq_len;
    let stride_page = kv_pool.kv_dim;

    let (q_ptr, _gq) = q_batch.data.device_ptr_mut(&ctx.stream);
    let (k_ptr, _gk) = k_batch.data.device_ptr(&ctx.stream);
    let (v_ptr, _gv) = v_batch.data.device_ptr(&ctx.stream);
    let (qn_ptr, _gqn) = q_norm_weight.data.device_ptr(&ctx.stream);
    let (kn_ptr, _gkn) = k_norm_weight.data.device_ptr(&ctx.stream);
    let (cos_ptr, _gc) = cos_cache.data.device_ptr(&ctx.stream);
    let (sin_ptr, _gs) = sin_cache.data.device_ptr(&ctx.stream);
    let (pos_ptr, _gp) = positions.device_ptr(&ctx.stream);
    let (pt_ptr, _gpt) = page_table_gpu.device_ptr(&ctx.stream);
    let (pi_ptr, _gpi) = page_indptr_gpu.device_ptr(&ctx.stream);
    let (lp_ptr, _glp) = last_page_len_gpu.device_ptr(&ctx.stream);

    let k_pool_ptr = kv_pool.k_ptr(layer_idx, &ctx.stream);
    let v_pool_ptr = kv_pool.v_ptr(layer_idx, &ctx.stream);

    unsafe {
        ffi::decode_prep_paged_cuda(
            q_ptr as *mut ffi::Half,
            k_ptr as *const ffi::Half,
            v_ptr as *const ffi::Half,
            qn_ptr as *const ffi::Half,
            kn_ptr as *const ffi::Half,
            cos_ptr as *const ffi::Half,
            sin_ptr as *const ffi::Half,
            pos_ptr as *const i32,
            k_pool_ptr as *mut ffi::Half,
            v_pool_ptr as *mut ffi::Half,
            pt_ptr as *const i32,
            pi_ptr as *const i32,
            lp_ptr as *const i32,
            num_qo_heads as i32,
            num_kv_heads as i32,
            page_size as i32,
            stride_page as i32,
            batch_size as i32,
            rms_eps,
            ctx.stream.cu_stream(),
        );
    }

    Ok(())
}

/// FlashInfer batch decode attention with paged KV cache.
///
/// Calls `flashinfer_batch_decode_plan` (CPU-side scheduling) then
/// `flashinfer_batch_decode_run` (GPU kernel launch).
///
/// Q must already have RMSNorm + RoPE applied, layout: [B, num_qo_heads * head_dim]
/// (treated as [B, num_qo_heads, head_dim] by FlashInfer).
/// K/V must already be in the paged cache with RoPE applied to K.
///
/// `indptr_h`: host-side [B+1] page indptr (needed by plan)
/// `kv_indptr_gpu`, `kv_indices_gpu`, `kv_last_page_len_gpu`: GPU arrays
#[allow(clippy::too_many_arguments)]
pub fn flashinfer_batch_decode(
    ctx: &DeviceContext,
    q_batch: &HiddenStates,
    kv_pool: &PagedKVPool,
    layer_idx: usize,
    indptr_h: &[i32],
    kv_indptr_gpu: &CudaSlice<i32>,
    kv_indices_gpu: &CudaSlice<i32>,
    kv_last_page_len_gpu: &CudaSlice<i32>,
    output: &mut HiddenStates,
    workspace: &mut FlashInferWorkspace,
    num_qo_heads: usize,
    num_kv_heads: usize,
    page_size: usize,
    head_dim: usize,
) -> Result<()> {
    let batch_size = q_batch.seq_len;
    let sm_scale = 1.0 / (head_dim as f32).sqrt();

    // Step 1: Plan (CPU-side scheduling)
    {
        let (fw_ptr, _gfw) = workspace.float_workspace.device_ptr_mut(&ctx.stream);
        let (iw_ptr, _giw) = workspace.int_workspace.device_ptr_mut(&ctx.stream);

        let ret = unsafe {
            ffi::flashinfer_batch_decode_plan(
                fw_ptr as *mut u8,
                workspace.float_workspace_bytes,
                iw_ptr as *mut u8,
                workspace.page_locked_workspace,
                workspace.int_workspace_bytes,
                indptr_h.as_ptr(),
                batch_size as i32,
                num_qo_heads as i32,
                num_kv_heads as i32,
                page_size as i32,
                head_dim as i32,
                workspace.plan_info as *mut u8, // host pointer — FlashInfer uses CPU memcpy
                ctx.stream.cu_stream(),
            )
        };
        if ret != 0 {
            return Err(anyhow!(
                "flashinfer_batch_decode_plan failed with CUDA error {}",
                ret
            ));
        }
    }

    // Step 2: Run (GPU kernel)
    {
        let (fw_ptr, _gfw) = workspace.float_workspace.device_ptr_mut(&ctx.stream);
        let (iw_ptr, _giw) = workspace.int_workspace.device_ptr_mut(&ctx.stream);
        let (q_ptr, _gq) = q_batch.data.device_ptr(&ctx.stream);
        let (o_ptr, _go) = output.data.device_ptr_mut(&ctx.stream);
        let (ind_ptr, _gind) = kv_indptr_gpu.device_ptr(&ctx.stream);
        let (idx_ptr, _gidx) = kv_indices_gpu.device_ptr(&ctx.stream);
        let (lp_ptr, _glp) = kv_last_page_len_gpu.device_ptr(&ctx.stream);
        let (lse_ptr, _glse) = workspace.lse.device_ptr_mut(&ctx.stream);

        let k_pool_ptr = kv_pool.k_ptr(layer_idx, &ctx.stream);
        let v_pool_ptr = kv_pool.v_ptr(layer_idx, &ctx.stream);

        let ret = unsafe {
            ffi::flashinfer_batch_decode_run(
                fw_ptr as *mut u8,
                iw_ptr as *mut u8,
                workspace.plan_info as *const u8, // host pointer — FlashInfer uses CPU memcpy
                q_ptr as *const ffi::Half,
                k_pool_ptr as *const ffi::Half,
                v_pool_ptr as *const ffi::Half,
                ind_ptr as *const i32,
                idx_ptr as *const i32,
                lp_ptr as *const i32,
                o_ptr as *mut ffi::Half,
                lse_ptr as *mut f32,
                batch_size as i32,
                num_qo_heads as i32,
                num_kv_heads as i32,
                page_size as i32,
                head_dim as i32,
                sm_scale,
                ctx.stream.cu_stream(),
            )
        };
        if ret != 0 {
            return Err(anyhow!(
                "flashinfer_batch_decode_run failed with CUDA error {}",
                ret
            ));
        }
    }

    Ok(())
}

/// FlashInfer plan step only (CPU-side scheduling). Call once per decode step,
/// not per layer — the plan result works for all layers since KV layout is the same.
#[allow(clippy::too_many_arguments)]
pub fn flashinfer_plan(
    ctx: &DeviceContext,
    indptr_h: &[i32],
    workspace: &mut FlashInferWorkspace,
    batch_size: usize,
    num_qo_heads: usize,
    num_kv_heads: usize,
    page_size: usize,
    head_dim: usize,
) -> Result<()> {
    let (fw_ptr, _gfw) = workspace.float_workspace.device_ptr_mut(&ctx.stream);
    let (iw_ptr, _giw) = workspace.int_workspace.device_ptr_mut(&ctx.stream);

    let ret = unsafe {
        ffi::flashinfer_batch_decode_plan(
            fw_ptr as *mut u8,
            workspace.float_workspace_bytes,
            iw_ptr as *mut u8,
            workspace.page_locked_workspace,
            workspace.int_workspace_bytes,
            indptr_h.as_ptr(),
            batch_size as i32,
            num_qo_heads as i32,
            num_kv_heads as i32,
            page_size as i32,
            head_dim as i32,
            workspace.plan_info as *mut u8,
            ctx.stream.cu_stream(),
        )
    };
    if ret != 0 {
        return Err(anyhow!(
            "flashinfer_batch_decode_plan failed with CUDA error {}",
            ret
        ));
    }
    Ok(())
}

/// FlashInfer tensor-core decode plan (uses prefill kernel for flat ITL).
///
/// Uses `PrefillPlan` instead of `DecodePlan`. For decode, each request has
/// `qo_len=1`, so `qo_indptr = [0, 1, 2, ..., B]`.
#[allow(clippy::too_many_arguments)]
pub fn flashinfer_tc_plan(
    ctx: &DeviceContext,
    qo_indptr_h: &[i32],
    kv_indptr_h: &[i32],
    workspace: &mut FlashInferWorkspace,
    batch_size: usize,
    num_qo_heads: usize,
    num_kv_heads: usize,
    page_size: usize,
    head_dim: usize,
) -> Result<()> {
    let (fw_ptr, _gfw) = workspace.float_workspace.device_ptr_mut(&ctx.stream);
    let (iw_ptr, _giw) = workspace.int_workspace.device_ptr_mut(&ctx.stream);

    let ret = unsafe {
        ffi::flashinfer_tc_decode_plan(
            fw_ptr as *mut u8,
            workspace.float_workspace_bytes,
            iw_ptr as *mut u8,
            workspace.page_locked_workspace,
            workspace.int_workspace_bytes,
            qo_indptr_h.as_ptr(),
            kv_indptr_h.as_ptr(),
            batch_size as i32,
            num_qo_heads as i32,
            num_kv_heads as i32,
            page_size as i32,
            head_dim as i32,
            workspace.plan_info as *mut u8,
            ctx.stream.cu_stream(),
        )
    };
    if ret != 0 {
        return Err(anyhow!(
            "flashinfer_tc_decode_plan failed with CUDA error {}",
            ret
        ));
    }
    Ok(())
}

/// FlashInfer tensor-core decode run (GPU kernel). Uses prefill kernel.
#[allow(clippy::too_many_arguments)]
pub fn flashinfer_tc_run_layer(
    ctx: &DeviceContext,
    q_batch: &HiddenStates,
    q_indptr_gpu: &CudaSlice<i32>,
    kv_pool: &PagedKVPool,
    layer_idx: usize,
    kv_indptr_gpu: &CudaSlice<i32>,
    kv_indices_gpu: &CudaSlice<i32>,
    kv_last_page_len_gpu: &CudaSlice<i32>,
    output: &mut HiddenStates,
    workspace: &mut FlashInferWorkspace,
    num_qo_heads: usize,
    num_kv_heads: usize,
    page_size: usize,
    head_dim: usize,
) -> Result<()> {
    let batch_size = q_batch.seq_len;
    let sm_scale = 1.0 / (head_dim as f32).sqrt();

    let (fw_ptr, _gfw) = workspace.float_workspace.device_ptr_mut(&ctx.stream);
    let (iw_ptr, _giw) = workspace.int_workspace.device_ptr_mut(&ctx.stream);
    let (q_ptr, _gq) = q_batch.data.device_ptr(&ctx.stream);
    let (qi_ptr, _gqi) = q_indptr_gpu.device_ptr(&ctx.stream);
    let (o_ptr, _go) = output.data.device_ptr_mut(&ctx.stream);
    let (ind_ptr, _gind) = kv_indptr_gpu.device_ptr(&ctx.stream);
    let (idx_ptr, _gidx) = kv_indices_gpu.device_ptr(&ctx.stream);
    let (lp_ptr, _glp) = kv_last_page_len_gpu.device_ptr(&ctx.stream);
    let (lse_ptr, _glse) = workspace.lse.device_ptr_mut(&ctx.stream);

    let k_pool_ptr = kv_pool.k_ptr(layer_idx, &ctx.stream);
    let v_pool_ptr = kv_pool.v_ptr(layer_idx, &ctx.stream);

    let ret = unsafe {
        ffi::flashinfer_tc_decode_run(
            fw_ptr as *mut u8,
            iw_ptr as *mut u8,
            workspace.plan_info as *const u8,
            q_ptr as *const ffi::Half,
            qi_ptr as *const i32,
            k_pool_ptr as *const ffi::Half,
            v_pool_ptr as *const ffi::Half,
            ind_ptr as *const i32,
            idx_ptr as *const i32,
            lp_ptr as *const i32,
            o_ptr as *mut ffi::Half,
            lse_ptr as *mut f32,
            batch_size as i32,
            num_qo_heads as i32,
            num_kv_heads as i32,
            page_size as i32,
            sm_scale,
            ctx.stream.cu_stream(),
        )
    };
    if ret != 0 {
        return Err(anyhow!(
            "flashinfer_tc_decode_run failed with CUDA error {}",
            ret
        ));
    }
    Ok(())
}

/// FlashInfer run step only (GPU kernel). Call once per layer after a single plan call.
#[allow(clippy::too_many_arguments)]
pub fn flashinfer_run_layer(
    ctx: &DeviceContext,
    q_batch: &HiddenStates,
    kv_pool: &PagedKVPool,
    layer_idx: usize,
    kv_indptr_gpu: &CudaSlice<i32>,
    kv_indices_gpu: &CudaSlice<i32>,
    kv_last_page_len_gpu: &CudaSlice<i32>,
    output: &mut HiddenStates,
    workspace: &mut FlashInferWorkspace,
    num_qo_heads: usize,
    num_kv_heads: usize,
    page_size: usize,
    head_dim: usize,
) -> Result<()> {
    let batch_size = q_batch.seq_len;
    let sm_scale = 1.0 / (head_dim as f32).sqrt();

    let (fw_ptr, _gfw) = workspace.float_workspace.device_ptr_mut(&ctx.stream);
    let (iw_ptr, _giw) = workspace.int_workspace.device_ptr_mut(&ctx.stream);
    let (q_ptr, _gq) = q_batch.data.device_ptr(&ctx.stream);
    let (o_ptr, _go) = output.data.device_ptr_mut(&ctx.stream);
    let (ind_ptr, _gind) = kv_indptr_gpu.device_ptr(&ctx.stream);
    let (idx_ptr, _gidx) = kv_indices_gpu.device_ptr(&ctx.stream);
    let (lp_ptr, _glp) = kv_last_page_len_gpu.device_ptr(&ctx.stream);
    let (lse_ptr, _glse) = workspace.lse.device_ptr_mut(&ctx.stream);

    let k_pool_ptr = kv_pool.k_ptr(layer_idx, &ctx.stream);
    let v_pool_ptr = kv_pool.v_ptr(layer_idx, &ctx.stream);

    let ret = unsafe {
        ffi::flashinfer_batch_decode_run(
            fw_ptr as *mut u8,
            iw_ptr as *mut u8,
            workspace.plan_info as *const u8,
            q_ptr as *const ffi::Half,
            k_pool_ptr as *const ffi::Half,
            v_pool_ptr as *const ffi::Half,
            ind_ptr as *const i32,
            idx_ptr as *const i32,
            lp_ptr as *const i32,
            o_ptr as *mut ffi::Half,
            lse_ptr as *mut f32,
            batch_size as i32,
            num_qo_heads as i32,
            num_kv_heads as i32,
            page_size as i32,
            head_dim as i32,
            sm_scale,
            ctx.stream.cu_stream(),
        )
    };
    if ret != 0 {
        return Err(anyhow!(
            "flashinfer_batch_decode_run failed with CUDA error {}",
            ret
        ));
    }
    Ok(())
}
