Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 19 20:49:07 2020
| Host         : AUDUN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16245)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1822)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (271)

1. checking no_clock (16245)
----------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/K_reg_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/K_reg_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/K_reg_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/K_reg_reg[9]/Q (HIGH)

 There are 1041 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep__0/Q (HIGH)

 There are 780 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep__1/Q (HIGH)

 There are 1041 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[1]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[2]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[3]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[4]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[5]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[6]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[7]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[9]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_index_reg[0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_index_reg[1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_index_reg[2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_index_reg[3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_index_reg[4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_index_reg[5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_index_reg[6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_index_reg[7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_index_reg[8]/Q (HIGH)

 There are 1292 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_state_reg[0]/Q (HIGH)

 There are 1292 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_state_reg[1]/Q (HIGH)

 There are 1292 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/nxt_state_reg[2]/Q (HIGH)

 There are 1041 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/start_blakley_reg/Q (HIGH)

 There are 270 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/Q (HIGH)

 There are 270 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[1]/Q (HIGH)

 There are 270 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[2]/Q (HIGH)

 There are 270 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[3]/Q (HIGH)

 There are 270 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[4]/Q (HIGH)

 There are 270 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[5]/Q (HIGH)

 There are 270 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q (HIGH)

 There are 270 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q (HIGH)

 There are 1293 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1822)
---------------------------------------------------
 There are 1822 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (271)
------------------------------
 There are 271 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.922        0.000                      0                25043        0.037        0.000                      0                25043        3.750        0.000                       0                  8541  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.922        0.000                      0                24491        0.037        0.000                      0                24491        3.750        0.000                       0                  8541  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.927        0.000                      0                  552        0.626        0.000                      0                  552  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 1.450ns (16.807%)  route 7.178ns (83.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=39, routed)          7.178    11.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wdata[3]
    SLICE_X60Y30         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.545    12.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X60Y30         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][3]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)       -0.105    12.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -11.658    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.580ns (6.585%)  route 8.228ns (93.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         8.228    11.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/reset_n
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[17]_i_1/O
                         net (fo=1, routed)           0.000    11.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[17]
    SLICE_X64Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.542    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X64Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[17]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.029    12.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[17]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 0.580ns (6.591%)  route 8.221ns (93.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         8.221    11.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/reset_n
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[18]_i_1/O
                         net (fo=1, routed)           0.000    11.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[18]
    SLICE_X64Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.542    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X64Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[18]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.031    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[18]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 0.580ns (6.594%)  route 8.216ns (93.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         8.216    11.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/reset_n
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.723 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[41]_i_1/O
                         net (fo=1, routed)           0.000    11.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[41]
    SLICE_X65Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.542    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X65Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.029    12.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 0.580ns (6.600%)  route 8.207ns (93.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         8.207    11.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/reset_n
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[46]_i_1/O
                         net (fo=1, routed)           0.000    11.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[46]
    SLICE_X63Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.539    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X63Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[46]/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.031    12.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[46]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 0.580ns (6.566%)  route 8.253ns (93.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         8.253    11.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/reset_n
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[3]_i_1/O
                         net (fo=1, routed)           0.000    11.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[3]
    SLICE_X62Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.545    12.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X62Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.079    12.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 0.580ns (6.616%)  route 8.187ns (93.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         8.187    11.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/reset_n
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[19]_i_1/O
                         net (fo=1, routed)           0.000    11.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[19]
    SLICE_X64Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.542    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X64Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[19]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.031    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[19]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 0.580ns (6.626%)  route 8.173ns (93.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         8.173    11.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/reset_n
    SLICE_X69Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[4]_i_1/O
                         net (fo=1, routed)           0.000    11.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[4]
    SLICE_X69Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.547    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X69Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X69Y20         FDCE (Setup_fdce_C_D)        0.031    12.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 0.580ns (6.635%)  route 8.162ns (93.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         8.162    11.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/reset_n
    SLICE_X67Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[7]_i_1/O
                         net (fo=1, routed)           0.000    11.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[7]
    SLICE_X67Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.546    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[7]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X67Y20         FDCE (Setup_fdce_C_D)        0.032    12.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[7]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 0.580ns (6.636%)  route 8.160ns (93.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         8.160    11.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/reset_n
    SLICE_X67Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.667 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[5]_i_1/O
                         net (fo=1, routed)           0.000    11.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[5]
    SLICE_X67Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.546    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[5]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X67Y20         FDCE (Setup_fdce_C_D)        0.031    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[5]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.592     0.928    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y34         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.124    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X10Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.859     1.225    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X10Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.284     0.941    
    SLICE_X10Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.574     0.910    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y61         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.106    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X30Y61         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.842     1.208    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y61         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.070    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.621     0.957    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y34          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.098 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/Q
                         net (fo=1, routed)           0.056     1.153    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA0
    SLICE_X2Y34          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.889     1.255    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X2Y34          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.285     0.970    
    SLICE_X2Y34          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.117    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.575     0.911    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y58         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/Q
                         net (fo=1, routed)           0.056     1.107    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X30Y58         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.843     1.209    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X30Y58         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.071    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.591     0.927    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X17Y35         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.123    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X16Y35         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.860     1.226    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X16Y35         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X16Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.834%)  route 0.202ns (55.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X42Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]/Q
                         net (fo=3, routed)           0.202     1.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgin_data[243]
    SLICE_X52Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X52Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][19]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y56         FDCE (Hold_fdce_C_D)         0.066     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][19]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.021%)  route 0.240ns (62.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.548     0.884    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[22]/Q
                         net (fo=2, routed)           0.240     1.264    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[22]
    SLICE_X47Y20         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.818     1.184    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y20         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[22]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.066     1.215    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.554%)  route 0.256ns (64.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]/Q
                         net (fo=3, routed)           0.256     1.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgin_data[157]
    SLICE_X80Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.857     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][29]/C
                         clock pessimism             -0.030     1.193    
    SLICE_X80Y45         FDCE (Hold_fdce_C_D)         0.072     1.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][29]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.410%)  route 0.246ns (63.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.548     0.884    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[15]/Q
                         net (fo=2, routed)           0.246     1.271    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[15]
    SLICE_X45Y20         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.818     1.184    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y20         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[15]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.070     1.219    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.879%)  route 0.241ns (63.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.555     0.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X47Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][23]/Q
                         net (fo=3, routed)           0.241     1.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgin_data[247]
    SLICE_X51Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.818     1.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X51Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][23]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y60         FDCE (Hold_fdce_C_D)         0.070     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][23]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y22     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y19     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y19     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y19     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y19     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y53    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y53    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.580ns (23.425%)  route 1.896ns (76.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         1.023     4.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.530 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.873     5.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]_0
    SLICE_X49Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.478     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/clk
    SLICE_X49Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.886    
                         clock uncertainty           -0.154     7.732    
    SLICE_X49Y50         FDCE (Recov_fdce_C_CLR)     -0.402     7.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.580ns (23.425%)  route 1.896ns (76.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         1.023     4.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.530 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.873     5.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]_0
    SLICE_X49Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.478     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/clk
    SLICE_X49Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep/C  (IS_INVERTED)
                         clock pessimism              0.229     7.886    
                         clock uncertainty           -0.154     7.732    
    SLICE_X49Y50         FDCE (Recov_fdce_C_CLR)     -0.402     7.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.580ns (23.425%)  route 1.896ns (76.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         1.023     4.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.530 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.873     5.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]_0
    SLICE_X49Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.478     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/clk
    SLICE_X49Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.229     7.886    
                         clock uncertainty           -0.154     7.732    
    SLICE_X49Y50         FDCE (Recov_fdce_C_CLR)     -0.402     7.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.580ns (23.425%)  route 1.896ns (76.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         1.023     4.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.530 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.873     5.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]_0
    SLICE_X49Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.478     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/clk
    SLICE_X49Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.229     7.886    
                         clock uncertainty           -0.154     7.732    
    SLICE_X49Y50         FDCE (Recov_fdce_C_CLR)     -0.402     7.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.580ns (25.094%)  route 1.731ns (74.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         1.023     4.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.530 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.708     5.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]_0
    SLICE_X47Y53         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.478     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/clk
    SLICE_X47Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.886    
                         clock uncertainty           -0.154     7.732    
    SLICE_X47Y53         FDCE (Recov_fdce_C_CLR)     -0.402     7.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.580ns (25.094%)  route 1.731ns (74.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         1.023     4.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.530 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.708     5.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]_0
    SLICE_X47Y53         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.478     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/clk
    SLICE_X47Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.886    
                         clock uncertainty           -0.154     7.732    
    SLICE_X47Y53         FDCE (Recov_fdce_C_CLR)     -0.402     7.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.135%)  route 1.639ns (73.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         1.023     4.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.530 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.616     5.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]_0
    SLICE_X47Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.478     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/clk
    SLICE_X47Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.886    
                         clock uncertainty           -0.154     7.732    
    SLICE_X47Y54         FDCE (Recov_fdce_C_CLR)     -0.402     7.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.135%)  route 1.639ns (73.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         1.023     4.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.530 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.616     5.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]_0
    SLICE_X47Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.478     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/clk
    SLICE_X47Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.886    
                         clock uncertainty           -0.154     7.732    
    SLICE_X47Y54         FDCE (Recov_fdce_C_CLR)     -0.402     7.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[1]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.135%)  route 1.639ns (73.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         1.023     4.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.530 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.616     5.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]_0
    SLICE_X47Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.478     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/clk
    SLICE_X47Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.886    
                         clock uncertainty           -0.154     7.732    
    SLICE_X47Y54         FDCE (Recov_fdce_C_CLR)     -0.402     7.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[2]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.135%)  route 1.639ns (73.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.633     2.927    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         1.023     4.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.530 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.616     5.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[0]_0
    SLICE_X47Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        1.478     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/clk
    SLICE_X47Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.886    
                         clock uncertainty           -0.154     7.732    
    SLICE_X47Y54         FDCE (Recov_fdce_C_CLR)     -0.402     7.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley/index_reg[3]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.122%)  route 0.618ns (76.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.545     0.881    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         0.402     1.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.217     1.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X52Y56         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X52Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][17]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][17]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.122%)  route 0.618ns (76.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.545     0.881    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         0.402     1.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.217     1.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X52Y56         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X52Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][19]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][19]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.122%)  route 0.618ns (76.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.545     0.881    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         0.402     1.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.217     1.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X52Y56         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X52Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][20]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][20]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.749%)  route 0.756ns (80.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.545     0.881    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         0.402     1.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.354     1.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y55         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][17]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][17]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.749%)  route 0.756ns (80.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.545     0.881    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         0.402     1.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.354     1.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y55         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][18]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][18]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.749%)  route 0.756ns (80.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.545     0.881    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         0.402     1.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.354     1.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y55         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.645%)  route 0.761ns (80.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.545     0.881    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         0.402     1.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.359     1.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][10]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][10]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.645%)  route 0.761ns (80.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.545     0.881    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         0.402     1.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.359     1.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][16]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][16]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.645%)  route 0.761ns (80.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.545     0.881    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         0.402     1.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.359     1.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.645%)  route 0.761ns (80.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.545     0.881    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=313, routed)         0.402     1.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X47Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1627, routed)        0.359     1.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8542, routed)        0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.769    





