#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Apr 27 16:53:43 2023
# Process ID: 138385
# Current directory: /home/user/Documents/VHDL_Bowling/Final_Project.runs/bowling_game_pmod_joystick_0_0_synth_1
# Command line: vivado -log bowling_game_pmod_joystick_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bowling_game_pmod_joystick_0_0.tcl
# Log file: /home/user/Documents/VHDL_Bowling/Final_Project.runs/bowling_game_pmod_joystick_0_0_synth_1/bowling_game_pmod_joystick_0_0.vds
# Journal file: /home/user/Documents/VHDL_Bowling/Final_Project.runs/bowling_game_pmod_joystick_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bowling_game_pmod_joystick_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/Downloads/vivado-library-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top bowling_game_pmod_joystick_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 138699
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.223 ; gain = 0.000 ; free physical = 5005 ; free virtual = 22561
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bowling_game_pmod_joystick_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_pmod_joystick_0_0/synth/bowling_game_pmod_joystick_0_0.vhd:71]
	Parameter clk_freq bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'pmod_joystick' declared at '/home/user/Documents/VHDL_Bowling/pmod_joystick.vhd:26' bound to instance 'U0' of component 'pmod_joystick' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_pmod_joystick_0_0/synth/bowling_game_pmod_joystick_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'pmod_joystick' [/home/user/Documents/VHDL_Bowling/pmod_joystick.vhd:42]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at '/home/user/Documents/VHDL_Bowling/spi_master.vhd:32' bound to instance 'spi_master_0' of component 'spi_master' [/home/user/Documents/VHDL_Bowling/pmod_joystick.vhd:76]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/user/Documents/VHDL_Bowling/spi_master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'spi_master' (1#1) [/home/user/Documents/VHDL_Bowling/spi_master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'pmod_joystick' (2#1) [/home/user/Documents/VHDL_Bowling/pmod_joystick.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'bowling_game_pmod_joystick_0_0' (3#1) [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_pmod_joystick_0_0/synth/bowling_game_pmod_joystick_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2493.223 ; gain = 0.000 ; free physical = 3393 ; free virtual = 20952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2493.223 ; gain = 0.000 ; free physical = 3322 ; free virtual = 20881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 3321 ; free virtual = 20880
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pmod_joystick'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
    initiate_transaction |                              001 |                              001
           byte_transact |                              010 |                              010
              byte_pause |                              011 |                              011
          output_results |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pmod_joystick'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 3143 ; free virtual = 20707
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 4     
	   5 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   5 Input   18 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 29    
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4409 ; free virtual = 21976
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4409 ; free virtual = 21976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4407 ; free virtual = 21975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4424 ; free virtual = 21992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4424 ; free virtual = 21992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4424 ; free virtual = 21992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4424 ; free virtual = 21992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4424 ; free virtual = 21992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4424 ; free virtual = 21992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    17|
|2     |LUT1   |     2|
|3     |LUT2   |    12|
|4     |LUT3   |    48|
|5     |LUT4   |    13|
|6     |LUT5   |    18|
|7     |LUT6   |    23|
|8     |FDCE   |    59|
|9     |FDPE   |     3|
|10    |FDRE   |    63|
|11    |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   263|
|2     |  U0             |pmod_joystick |   262|
|3     |    spi_master_0 |spi_master    |   129|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4424 ; free virtual = 21992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.098 ; gain = 7.875 ; free physical = 4432 ; free virtual = 22001
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.105 ; gain = 7.875 ; free physical = 4432 ; free virtual = 22001
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.105 ; gain = 0.000 ; free physical = 4508 ; free virtual = 22079
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.125 ; gain = 0.000 ; free physical = 4450 ; free virtual = 22027
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 96f3a6a5
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.125 ; gain = 64.031 ; free physical = 4592 ; free virtual = 22169
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/VHDL_Bowling/Final_Project.runs/bowling_game_pmod_joystick_0_0_synth_1/bowling_game_pmod_joystick_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2702.984 ; gain = 145.859 ; free physical = 3980 ; free virtual = 21561
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/VHDL_Bowling/Final_Project.runs/bowling_game_pmod_joystick_0_0_synth_1/bowling_game_pmod_joystick_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bowling_game_pmod_joystick_0_0_utilization_synth.rpt -pb bowling_game_pmod_joystick_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 16:54:09 2023...
