UART_TEST.v,verilog,xil_defaultlib,../../../bd/UART_TEST/sim/UART_TEST.v,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v,incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl"incdir="../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
