// Seed: 3604291316
module module_0;
  wire id_1 = id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  wand  id_3
);
  always @(id_3 or posedge id_1) begin : LABEL_0
    $signed(57);
    ;
  end
  module_0 modCall_1 ();
  assign id_2 = id_1;
endmodule
module module_2 #(
    parameter id_1 = 32'd55,
    parameter id_3 = 32'd19
) (
    output tri id_0,
    input wand _id_1,
    input tri0 id_2,
    input uwire _id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6
    , id_11,
    input tri0 id_7,
    output wire id_8,
    output supply0 id_9
);
  wire [id_3 : id_1] id_12, id_13, id_14;
  assign id_11 = id_1;
  module_0 modCall_1 ();
endmodule
