URL: http://ballade.cs.ucla.edu:8080/~cong/papers/iccad95_wire.ps
Refering-URL: http://ballade.cs.ucla.edu/~cong/publications.html
Root-URL: http://www.cs.ucla.edu
Email: Net  
Phone: 0.345 0.347(+0.6%) 0.287(-16.8%) 2.58 2.47(-4.3%) 1.73(-32.7%)  0.303 0.290(-4.3%) 0.268(-11.5%) 2.08 1.89(-9.1%) 1.55(-25.5%) Normalized Area 1 2.13 2.33 1 2.42 3.44  0.417 0.425(+1.9%) 0.355(-14.86%) 4.76 4.94(+4.3%) 3.23(-32.1%)  0.361 0.359(-0.6%) 0.321(-11.1%) 3.70 3.46(-6.5%) 2.71(-26.7%) Normalized Area 1 2.39 2.00 1 2.49 3.44  3600 1.000 0.1435 0.1435 (0.0%) 0.1261 0.1261(0.0%) net3 10070 2.006 0.5230 0.4444 (-15.0%) 0.3504 0.3389(-3.28%) net5 31980 3.039 3.4505 2.2449 (-34.9%) 1.8968 1.3991(-26.2%)  
Title: Net Length Average Delay Average Delay Table 2: Comparison of min width, opt ssws and
Author: Cheng-Kok Koh and Patrick Madden [] K. D. Boese, A. B. Kahng, and G. Robins, J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, J. Cong and L. He, [] J. Cong and C.-K. Koh, J. Cong and P. H. Madden, J. Cong, K. S. Leung, and D. Zhou, J. Cong and K. S. Leung, J. A. B. Kahng and G. Robins, N. Menezes, S. Pullela, and L. T. Pilegi, 
Keyword: IC Wiresizing min width opt ssws opt msws min width opt ssws opt msws Maximum Delay  MCM Wiresizing min width opt ssws opt msws min width opt ssws opt msws Maximum Delay  net length Normalized Area Maximum Delay (ns) Average Delay (ns) (m) opt msws min width opt msws min width opt msws  Table 4: Performance comparison between OWBR and GWSA  
Web: http://ballade.cs.ucla.edu/:8080/ ~cong/publications.htm).  
Affiliation: at UCLA for  UCLA Computer Science Dept. Tech.  
Note: 300 m 3000 m  (ns)  (ns)  Length 3000 m 30000 m  (ns)  (ns)  H-topology  net1  Acknowledgments The authors would like to thank Heming Chen at Intel Design Technology Department  their helpful discussions.  Proc. ACM/IEEE DAC, 1993, pp. 182-187. [2]  IEEE Trans. on CAD, 11(6), June 1992, pp. 739-752. [3]  Report CSD-00031, 1995 (available at  Trans. on VLSI, 2(4), December 1994, pp. 408-423. [5]  Proc. IEEE ISCAS, 1995, pp. 203-206. [6]  Proc. ACM/IEEE DAC, 1993, pp. 606-611. [7]  14(3), March 1995, pp. 321-336. [8] W. C. Elmore, "The  Applied Physics, 19(1948), pp. 55-63. [9]  Proc. IEEE ICCAD, July 1992, pp. 893-902. [10]  Proc. ACM/IEEE DAC, 1995, pp. 690-695. [11] S. S. Sapatnekar, "RC Interconnect Optimization Under the Elmore Delay Model", Proc. ACM/IEEE DAC, 1994, pp. 387-391.  
Abstract: Table 3: Multi-source wiresizing results on several nets in an Intel microprocessor layout achieves the same accuracy in the wiresizing solutions as the fixed grid based optimal wiresizing algorithms on the finest grid, but uses much less memory and computation time. To the best of our knowledge, it is the first work which presents an in-depth study of both the optimal wiresizing problem for multi-source interconnect trees and the optimal wiresizing problem using a variable grid. In order to further reduce the interconnect delay in multi-source nets, we plan to study the simultaneous driver and wiresizing problem for multi-source nets. Also, we would like to develop efficient multi-source wiresizing algorithms for multiple-objective optimization to minimize delay, area, and power dissipation and explore the tradeoff among these objectives. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> K. D. Boese, A. B. Kahng, and G. Robins, </author> <title> "High-Performance Routing Trees With Identified Critical Sinks", </title> <booktitle> Proc. ACM/IEEE DAC, </booktitle> <year> 1993, </year> <pages> pp. 182-187. </pages>
Reference: [2] <author> J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, </author> <title> "Provably Good Performance-Driven Global Routing", </title> <journal> IEEE Trans. on CAD, </journal> <volume> 11(6), </volume> <month> June </month> <year> 1992, </year> <pages> pp. 739-752. </pages>
Reference: [3] <author> J. Cong and L. </author> <title> He, "Optimal Wiresizing for Interconnects with Multiple Sources", </title> <institution> UCLA Computer Science Dept. Tech. </institution> <note> Report CSD-00031, 1995 (available at http://ballade.cs.ucla.edu/:8080/ ~cong/publications.htm). </note>
Reference: [4] <author> J. Cong and C.-K. Koh, </author> <title> "Simultaneous Driver and Wire Sizing for Performance and Power Optimization", </title> <journal> IEEE Trans. on VLSI, </journal> <volume> 2(4), </volume> <month> December </month> <year> 1994, </year> <pages> pp. 408-423. </pages>
Reference: [5] <author> J. Cong and P. H. Madden, </author> <title> "Performance-Driven Routing with Multiple Sources", </title> <booktitle> Proc. IEEE ISCAS, </booktitle> <year> 1995, </year> <pages> pp. 203-206. </pages>
Reference: [6] <author> J. Cong, K. S. Leung, and D. Zhou, </author> <title> "Performance-Driven Interconnect Design Based on Distributed RC Delay Model", </title> <booktitle> Proc. ACM/IEEE DAC, </booktitle> <year> 1993, </year> <pages> pp. 606-611. </pages>
Reference: [7] <author> J. Cong and K. S. Leung, </author> <title> "Optimal Wiresizing Under the Distributed Elmore Delay Model", </title> <journal> IEEE Trans. on CAD, </journal> <volume> 14(3), </volume> <month> March </month> <year> 1995, </year> <pages> pp. 321-336. </pages>
Reference: [8] <author> W. C. </author> <title> Elmore, "The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifier", </title> <journal> J. Applied Physics, </journal> <volume> 19(1948), </volume> <pages> pp. 55-63. </pages>
Reference: [9] <author> A. B. Kahng and G. Robins, </author> <title> "A New Class of Iterative Steiner Tree Heuristics with Good Performance", </title> <booktitle> Proc. IEEE ICCAD, </booktitle> <month> July </month> <year> 1992, </year> <pages> pp. 893-902. </pages>
Reference: [10] <author> N. Menezes, S. Pullela, and L. T. Pilegi, </author> <title> "Simultaneous Gate and Interconnect Sizing for Circuit-Level delay Optimization", </title> <booktitle> Proc. ACM/IEEE DAC, </booktitle> <year> 1995, </year> <pages> pp. 690-695. </pages>

References-found: 10

