<profile>

<section name = "Vitis HLS Report for 'pool2_Pipeline_L5_L6'" level="0">
<item name = "Date">Sat Jan 25 23:53:54 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">Alex_Net</item>
<item name = "Solution">Pool2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1035, 1035, 10.350 us, 10.350 us, 1020, 1020, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L5_L6">1033, 1033, 26, 6, 1, 169, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1806, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 160, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 882, -</column>
<column name="Register">-, -, 2455, 96, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U57">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U58">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="mul_4ns_7ns_10_1_1_U59">mul_4ns_7ns_10_1_1, 0, 0, 0, 30, 0</column>
<column name="sparsemux_25_5_32_1_1_U60">sparsemux_25_5_32_1_1, 0, 0, 0, 65, 0</column>
<column name="sparsemux_25_5_32_1_1_U61">sparsemux_25_5_32_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln68_1_fu_1100_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln68_fu_1063_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln71_1_fu_1388_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln71_fu_1382_p2">+, 0, 0, 12, 5, 2</column>
<column name="add_ln76_1_fu_1445_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln76_2_fu_1206_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln76_3_fu_1224_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln76_fu_1428_p2">+, 0, 0, 18, 18, 18</column>
<column name="empty_28_fu_1479_p2">+, 0, 0, 25, 18, 18</column>
<column name="empty_29_fu_1496_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_30_fu_1134_p2">+, 0, 0, 25, 18, 18</column>
<column name="empty_31_fu_1152_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_32_fu_1423_p2">+, 0, 0, 18, 18, 18</column>
<column name="empty_33_fu_1168_p2">+, 0, 0, 18, 18, 18</column>
<column name="tmp1_fu_1470_p2">+, 0, 0, 17, 10, 6</column>
<column name="tmp2_fu_1124_p2">+, 0, 0, 17, 10, 5</column>
<column name="tmp3_fu_1414_p2">+, 0, 0, 17, 10, 6</column>
<column name="tmp4_fu_1158_p2">+, 0, 0, 17, 10, 5</column>
<column name="and_ln156_10_fu_2431_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_11_fu_2516_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_12_fu_2522_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_13_fu_2607_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_14_fu_2613_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_15_fu_2698_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_16_fu_2704_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_1_fu_2056_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_2_fu_2062_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_3_fu_2152_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_4_fu_2158_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_5_fu_2243_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_6_fu_2249_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_7_fu_2334_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_8_fu_2340_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_9_fu_2425_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln156_fu_1960_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp13">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp15">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001_grp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001_grp5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001_grp6">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001_grp4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001_grp7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001_grp8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001_grp10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001_grp9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage3_iter1_grp5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage3_iter1_grp6">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage4_iter1_grp7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage4_iter1_grp8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage5_iter1_grp10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage5_iter1_grp9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp0_stage1_iter2_grp13">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_pp0_stage2_iter2_grp14">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io_grp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io_grp4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2399">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2404">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2409">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2414">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_744">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op180_readreq_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op181_readreq_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op226_read_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op228_read_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op240_read_state14">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred891_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred900_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred906_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred912_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred918_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred924_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred930_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred936_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred942_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred948_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred954_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred960_state15">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln156_10_fu_2207_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_11_fu_2213_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_12_fu_2225_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_13_fu_2231_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_14_fu_2298_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_15_fu_2304_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_16_fu_2316_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_17_fu_2322_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_18_fu_2389_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_19_fu_2395_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_1_fu_1948_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_20_fu_2407_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_21_fu_2413_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_22_fu_2480_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_23_fu_2486_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_24_fu_2498_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_25_fu_2504_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_26_fu_2571_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_27_fu_2577_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_28_fu_2589_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_29_fu_2595_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_2_fu_2020_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_30_fu_2662_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_31_fu_2668_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_32_fu_2680_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_33_fu_2686_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_3_fu_2026_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_4_fu_2038_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_5_fu_2044_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_6_fu_2116_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_7_fu_2122_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_8_fu_2134_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln156_9_fu_2140_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln156_fu_1942_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln68_fu_1057_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln71_fu_1078_p2">icmp, 0, 0, 12, 4, 3</column>
<column name="icmp_ln76_fu_1230_p2">icmp, 0, 0, 12, 5, 2</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage0_iter2_grp11">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_10_fu_2419_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_11_fu_2492_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_12_fu_2510_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_13_fu_2583_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_14_fu_2601_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_15_fu_2674_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_16_fu_2692_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_1_fu_2032_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_2_fu_2050_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_3_fu_2128_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_4_fu_2146_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_5_fu_2219_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_6_fu_2237_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_7_fu_2310_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_8_fu_2328_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_9_fu_2401_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln156_fu_1954_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln68_fu_1106_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln71_1_fu_1092_p3">select, 0, 0, 5, 1, 2</column>
<column name="select_ln71_fu_1084_p3">select, 0, 0, 4, 1, 1</column>
<column name="tmp_48_fu_1966_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_49_fu_2068_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_50_fu_2164_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_51_fu_2255_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_52_fu_2346_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_53_fu_2437_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_54_fu_2528_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_55_fu_2619_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_56_fu_2710_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_phi_fu_553_p26">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter2_tmp_10_reg_678">14, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter2_tmp_12_reg_646">14, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter2_tmp_14_reg_614">14, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter2_tmp_16_reg_582">14, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter2_tmp_2_reg_774">14, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter2_tmp_4_reg_806">14, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter2_tmp_6_reg_742">14, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter2_tmp_8_reg_710">14, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter2_tmp_reg_550">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_col_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar370_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_indvar_load">9, 2, 4, 8</column>
<column name="col_fu_256">9, 2, 5, 10</column>
<column name="empty_22_fu_284">9, 2, 32, 64</column>
<column name="empty_23_fu_288">9, 2, 32, 64</column>
<column name="empty_24_fu_292">9, 2, 32, 64</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_838_p0">37, 7, 32, 224</column>
<column name="grp_fu_838_p1">37, 7, 32, 224</column>
<column name="grp_fu_849_p0">20, 4, 32, 128</column>
<column name="grp_fu_849_p1">20, 4, 32, 128</column>
<column name="indvar370_fu_260">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_268">9, 2, 8, 16</column>
<column name="indvar_fu_264">9, 2, 4, 8</column>
<column name="line_buffer_2D_1_fu_280">9, 2, 32, 64</column>
<column name="line_buffer_2D_2_fu_276">9, 2, 32, 64</column>
<column name="line_buffer_2D_fu_272">9, 2, 32, 64</column>
<column name="m_axi_gmem_0_ARADDR">26, 5, 64, 320</column>
<column name="m_axi_gmem_0_ARLEN">14, 3, 32, 96</column>
<column name="mux_case_10_out_o">14, 3, 32, 96</column>
<column name="mux_case_11_out_o">14, 3, 32, 96</column>
<column name="mux_case_12_out_o">14, 3, 32, 96</column>
<column name="mux_case_13_out_o">14, 3, 32, 96</column>
<column name="mux_case_14_out_o">14, 3, 32, 96</column>
<column name="mux_case_15_out_o">14, 3, 32, 96</column>
<column name="mux_case_16_out_o">14, 3, 32, 96</column>
<column name="mux_case_17_out_o">14, 3, 32, 96</column>
<column name="mux_case_18_out_o">14, 3, 32, 96</column>
<column name="mux_case_19_out_o">14, 3, 32, 96</column>
<column name="mux_case_20_out_o">14, 3, 32, 96</column>
<column name="mux_case_21_out_o">14, 3, 32, 96</column>
<column name="mux_case_22_out_o">14, 3, 32, 96</column>
<column name="mux_case_23_out_o">14, 3, 32, 96</column>
<column name="mux_case_24_out_o">14, 3, 32, 96</column>
<column name="mux_case_25_out_o">14, 3, 32, 96</column>
<column name="mux_case_26_out_o">14, 3, 32, 96</column>
<column name="mux_case_3_out_o">14, 3, 32, 96</column>
<column name="mux_case_4_out_o">14, 3, 32, 96</column>
<column name="mux_case_5_out_o">14, 3, 32, 96</column>
<column name="mux_case_6_out_o">14, 3, 32, 96</column>
<column name="mux_case_7_out_o">14, 3, 32, 96</column>
<column name="mux_case_8_out_o">14, 3, 32, 96</column>
<column name="mux_case_9_out_o">14, 3, 32, 96</column>
<column name="tmp_reg_550">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp13_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp15_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp3_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp5_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp6_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp4_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp7_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp8_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp10_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp9_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_10_reg_678">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_12_reg_646">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_14_reg_614">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_16_reg_582">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_2_reg_774">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_4_reg_806">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_6_reg_742">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_8_reg_710">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_reg_550">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_tmp_10_reg_678">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_tmp_12_reg_646">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_tmp_14_reg_614">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_tmp_16_reg_582">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_tmp_2_reg_774">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_tmp_4_reg_806">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_tmp_6_reg_742">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_tmp_8_reg_710">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_tmp_reg_550">32, 0, 32, 0</column>
<column name="ap_predicate_pred891_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred900_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred906_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred912_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred918_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred924_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred930_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred936_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred942_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred948_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred954_state15">1, 0, 1, 0</column>
<column name="ap_predicate_pred960_state15">1, 0, 1, 0</column>
<column name="col_fu_256">5, 0, 5, 0</column>
<column name="empty_22_fu_284">32, 0, 32, 0</column>
<column name="empty_23_fu_288">32, 0, 32, 0</column>
<column name="empty_24_fu_292">32, 0, 32, 0</column>
<column name="empty_27_reg_2854">10, 0, 10, 0</column>
<column name="gmem_addr_1_read_1_reg_2911">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_2_reg_2944">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_reg_2901">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_2860">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_1_reg_2959">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_2_reg_3095">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_2954">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_2890">64, 0, 64, 0</column>
<column name="gmem_addr_3_read_1_reg_2906">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_2896">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_2875">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_1_reg_2949">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_2884">64, 0, 64, 0</column>
<column name="icmp_ln68_reg_2844">1, 0, 1, 0</column>
<column name="icmp_ln76_reg_2871">1, 0, 1, 0</column>
<column name="indvar370_fu_260">4, 0, 4, 0</column>
<column name="indvar_flatten_fu_268">8, 0, 8, 0</column>
<column name="indvar_fu_264">4, 0, 4, 0</column>
<column name="line_buffer_2D_1_fu_280">32, 0, 32, 0</column>
<column name="line_buffer_2D_21_reg_2916">32, 0, 32, 0</column>
<column name="line_buffer_2D_2_fu_276">32, 0, 32, 0</column>
<column name="line_buffer_2D_3_reg_3112">32, 0, 32, 0</column>
<column name="line_buffer_2D_4_reg_3100">32, 0, 32, 0</column>
<column name="line_buffer_2D_5_reg_3106">32, 0, 32, 0</column>
<column name="line_buffer_2D_fu_272">32, 0, 32, 0</column>
<column name="p_load85_reg_2981">32, 0, 32, 0</column>
<column name="p_load86_reg_2964">32, 0, 32, 0</column>
<column name="p_load_reg_2998">32, 0, 32, 0</column>
<column name="select_ln71_1_reg_2848">5, 0, 5, 0</column>
<column name="tmp_10_reg_678">32, 0, 32, 0</column>
<column name="tmp_12_reg_646">32, 0, 32, 0</column>
<column name="tmp_14_reg_614">32, 0, 32, 0</column>
<column name="tmp_14_reg_614_pp0_iter3_reg">32, 0, 32, 0</column>
<column name="tmp_16_reg_582">32, 0, 32, 0</column>
<column name="tmp_16_reg_582_pp0_iter3_reg">32, 0, 32, 0</column>
<column name="tmp_2_reg_774">32, 0, 32, 0</column>
<column name="tmp_48_reg_3147">32, 0, 32, 0</column>
<column name="tmp_49_reg_3154">32, 0, 32, 0</column>
<column name="tmp_4_reg_806">32, 0, 32, 0</column>
<column name="tmp_50_reg_3161">32, 0, 32, 0</column>
<column name="tmp_51_reg_3168">32, 0, 32, 0</column>
<column name="tmp_52_reg_3175">32, 0, 32, 0</column>
<column name="tmp_53_reg_3182">32, 0, 32, 0</column>
<column name="tmp_54_reg_3189">32, 0, 32, 0</column>
<column name="tmp_55_reg_3196">32, 0, 32, 0</column>
<column name="tmp_56_reg_3203">32, 0, 32, 0</column>
<column name="tmp_6_reg_742">32, 0, 32, 0</column>
<column name="tmp_8_reg_710">32, 0, 32, 0</column>
<column name="tmp_reg_550">32, 0, 32, 0</column>
<column name="zext_ln76_reg_2866">4, 0, 18, 14</column>
<column name="icmp_ln68_reg_2844">64, 32, 1, 0</column>
<column name="icmp_ln76_reg_2871">64, 32, 1, 0</column>
<column name="select_ln71_1_reg_2848">64, 32, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pool2_Pipeline_L5_L6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pool2_Pipeline_L5_L6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pool2_Pipeline_L5_L6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pool2_Pipeline_L5_L6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pool2_Pipeline_L5_L6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pool2_Pipeline_L5_L6, return value</column>
<column name="m_axi_gmem_0_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="p_reload">in, 32, ap_none, p_reload, scalar</column>
<column name="mux_case_26189_reload">in, 32, ap_none, mux_case_26189_reload, scalar</column>
<column name="mux_case_24182_reload">in, 32, ap_none, mux_case_24182_reload, scalar</column>
<column name="mux_case_22175_reload">in, 32, ap_none, mux_case_22175_reload, scalar</column>
<column name="mux_case_20168_reload">in, 32, ap_none, mux_case_20168_reload, scalar</column>
<column name="mux_case_18161_reload">in, 32, ap_none, mux_case_18161_reload, scalar</column>
<column name="mux_case_16154_reload">in, 32, ap_none, mux_case_16154_reload, scalar</column>
<column name="mux_case_14147_reload">in, 32, ap_none, mux_case_14147_reload, scalar</column>
<column name="mux_case_12140_reload">in, 32, ap_none, mux_case_12140_reload, scalar</column>
<column name="mux_case_10133_reload">in, 32, ap_none, mux_case_10133_reload, scalar</column>
<column name="mux_case_8126_reload">in, 32, ap_none, mux_case_8126_reload, scalar</column>
<column name="mux_case_6119_reload">in, 32, ap_none, mux_case_6119_reload, scalar</column>
<column name="mux_case_4112_reload">in, 32, ap_none, mux_case_4112_reload, scalar</column>
<column name="mux_case_2105_reload">in, 32, ap_none, mux_case_2105_reload, scalar</column>
<column name="mux_case_2598_reload">in, 32, ap_none, mux_case_2598_reload, scalar</column>
<column name="mux_case_2391_reload">in, 32, ap_none, mux_case_2391_reload, scalar</column>
<column name="mux_case_2184_reload">in, 32, ap_none, mux_case_2184_reload, scalar</column>
<column name="mux_case_1977_reload">in, 32, ap_none, mux_case_1977_reload, scalar</column>
<column name="mux_case_1770_reload">in, 32, ap_none, mux_case_1770_reload, scalar</column>
<column name="mux_case_1563_reload">in, 32, ap_none, mux_case_1563_reload, scalar</column>
<column name="mux_case_1356_reload">in, 32, ap_none, mux_case_1356_reload, scalar</column>
<column name="mux_case_1149_reload">in, 32, ap_none, mux_case_1149_reload, scalar</column>
<column name="mux_case_942_reload">in, 32, ap_none, mux_case_942_reload, scalar</column>
<column name="mux_case_735_reload">in, 32, ap_none, mux_case_735_reload, scalar</column>
<column name="mux_case_528_reload">in, 32, ap_none, mux_case_528_reload, scalar</column>
<column name="mux_case_321_reload">in, 32, ap_none, mux_case_321_reload, scalar</column>
<column name="mux_case_114_reload">in, 32, ap_none, mux_case_114_reload, scalar</column>
<column name="empty_13">in, 32, ap_none, empty_13, scalar</column>
<column name="empty_14">in, 32, ap_none, empty_14, scalar</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
<column name="sext_ln51">in, 62, ap_none, sext_ln51, scalar</column>
<column name="phi_mul">in, 18, ap_none, phi_mul, scalar</column>
<column name="inp_img">in, 64, ap_none, inp_img, scalar</column>
<column name="line_buffer_2D_1_out">out, 32, ap_vld, line_buffer_2D_1_out, pointer</column>
<column name="line_buffer_2D_1_out_ap_vld">out, 1, ap_vld, line_buffer_2D_1_out, pointer</column>
<column name="mux_case_26_out_i">in, 32, ap_ovld, mux_case_26_out, pointer</column>
<column name="mux_case_26_out_o">out, 32, ap_ovld, mux_case_26_out, pointer</column>
<column name="mux_case_26_out_o_ap_vld">out, 1, ap_ovld, mux_case_26_out, pointer</column>
<column name="mux_case_24_out_i">in, 32, ap_ovld, mux_case_24_out, pointer</column>
<column name="mux_case_24_out_o">out, 32, ap_ovld, mux_case_24_out, pointer</column>
<column name="mux_case_24_out_o_ap_vld">out, 1, ap_ovld, mux_case_24_out, pointer</column>
<column name="mux_case_22_out_i">in, 32, ap_ovld, mux_case_22_out, pointer</column>
<column name="mux_case_22_out_o">out, 32, ap_ovld, mux_case_22_out, pointer</column>
<column name="mux_case_22_out_o_ap_vld">out, 1, ap_ovld, mux_case_22_out, pointer</column>
<column name="mux_case_20_out_i">in, 32, ap_ovld, mux_case_20_out, pointer</column>
<column name="mux_case_20_out_o">out, 32, ap_ovld, mux_case_20_out, pointer</column>
<column name="mux_case_20_out_o_ap_vld">out, 1, ap_ovld, mux_case_20_out, pointer</column>
<column name="mux_case_18_out_i">in, 32, ap_ovld, mux_case_18_out, pointer</column>
<column name="mux_case_18_out_o">out, 32, ap_ovld, mux_case_18_out, pointer</column>
<column name="mux_case_18_out_o_ap_vld">out, 1, ap_ovld, mux_case_18_out, pointer</column>
<column name="mux_case_16_out_i">in, 32, ap_ovld, mux_case_16_out, pointer</column>
<column name="mux_case_16_out_o">out, 32, ap_ovld, mux_case_16_out, pointer</column>
<column name="mux_case_16_out_o_ap_vld">out, 1, ap_ovld, mux_case_16_out, pointer</column>
<column name="mux_case_14_out_i">in, 32, ap_ovld, mux_case_14_out, pointer</column>
<column name="mux_case_14_out_o">out, 32, ap_ovld, mux_case_14_out, pointer</column>
<column name="mux_case_14_out_o_ap_vld">out, 1, ap_ovld, mux_case_14_out, pointer</column>
<column name="mux_case_12_out_i">in, 32, ap_ovld, mux_case_12_out, pointer</column>
<column name="mux_case_12_out_o">out, 32, ap_ovld, mux_case_12_out, pointer</column>
<column name="mux_case_12_out_o_ap_vld">out, 1, ap_ovld, mux_case_12_out, pointer</column>
<column name="mux_case_10_out_i">in, 32, ap_ovld, mux_case_10_out, pointer</column>
<column name="mux_case_10_out_o">out, 32, ap_ovld, mux_case_10_out, pointer</column>
<column name="mux_case_10_out_o_ap_vld">out, 1, ap_ovld, mux_case_10_out, pointer</column>
<column name="mux_case_8_out_i">in, 32, ap_ovld, mux_case_8_out, pointer</column>
<column name="mux_case_8_out_o">out, 32, ap_ovld, mux_case_8_out, pointer</column>
<column name="mux_case_8_out_o_ap_vld">out, 1, ap_ovld, mux_case_8_out, pointer</column>
<column name="mux_case_6_out_i">in, 32, ap_ovld, mux_case_6_out, pointer</column>
<column name="mux_case_6_out_o">out, 32, ap_ovld, mux_case_6_out, pointer</column>
<column name="mux_case_6_out_o_ap_vld">out, 1, ap_ovld, mux_case_6_out, pointer</column>
<column name="mux_case_4_out_i">in, 32, ap_ovld, mux_case_4_out, pointer</column>
<column name="mux_case_4_out_o">out, 32, ap_ovld, mux_case_4_out, pointer</column>
<column name="mux_case_4_out_o_ap_vld">out, 1, ap_ovld, mux_case_4_out, pointer</column>
<column name="line_buffer_2D_3_out">out, 32, ap_vld, line_buffer_2D_3_out, pointer</column>
<column name="line_buffer_2D_3_out_ap_vld">out, 1, ap_vld, line_buffer_2D_3_out, pointer</column>
<column name="mux_case_25_out_i">in, 32, ap_ovld, mux_case_25_out, pointer</column>
<column name="mux_case_25_out_o">out, 32, ap_ovld, mux_case_25_out, pointer</column>
<column name="mux_case_25_out_o_ap_vld">out, 1, ap_ovld, mux_case_25_out, pointer</column>
<column name="mux_case_23_out_i">in, 32, ap_ovld, mux_case_23_out, pointer</column>
<column name="mux_case_23_out_o">out, 32, ap_ovld, mux_case_23_out, pointer</column>
<column name="mux_case_23_out_o_ap_vld">out, 1, ap_ovld, mux_case_23_out, pointer</column>
<column name="mux_case_21_out_i">in, 32, ap_ovld, mux_case_21_out, pointer</column>
<column name="mux_case_21_out_o">out, 32, ap_ovld, mux_case_21_out, pointer</column>
<column name="mux_case_21_out_o_ap_vld">out, 1, ap_ovld, mux_case_21_out, pointer</column>
<column name="mux_case_19_out_i">in, 32, ap_ovld, mux_case_19_out, pointer</column>
<column name="mux_case_19_out_o">out, 32, ap_ovld, mux_case_19_out, pointer</column>
<column name="mux_case_19_out_o_ap_vld">out, 1, ap_ovld, mux_case_19_out, pointer</column>
<column name="mux_case_17_out_i">in, 32, ap_ovld, mux_case_17_out, pointer</column>
<column name="mux_case_17_out_o">out, 32, ap_ovld, mux_case_17_out, pointer</column>
<column name="mux_case_17_out_o_ap_vld">out, 1, ap_ovld, mux_case_17_out, pointer</column>
<column name="mux_case_15_out_i">in, 32, ap_ovld, mux_case_15_out, pointer</column>
<column name="mux_case_15_out_o">out, 32, ap_ovld, mux_case_15_out, pointer</column>
<column name="mux_case_15_out_o_ap_vld">out, 1, ap_ovld, mux_case_15_out, pointer</column>
<column name="mux_case_13_out_i">in, 32, ap_ovld, mux_case_13_out, pointer</column>
<column name="mux_case_13_out_o">out, 32, ap_ovld, mux_case_13_out, pointer</column>
<column name="mux_case_13_out_o_ap_vld">out, 1, ap_ovld, mux_case_13_out, pointer</column>
<column name="mux_case_11_out_i">in, 32, ap_ovld, mux_case_11_out, pointer</column>
<column name="mux_case_11_out_o">out, 32, ap_ovld, mux_case_11_out, pointer</column>
<column name="mux_case_11_out_o_ap_vld">out, 1, ap_ovld, mux_case_11_out, pointer</column>
<column name="mux_case_9_out_i">in, 32, ap_ovld, mux_case_9_out, pointer</column>
<column name="mux_case_9_out_o">out, 32, ap_ovld, mux_case_9_out, pointer</column>
<column name="mux_case_9_out_o_ap_vld">out, 1, ap_ovld, mux_case_9_out, pointer</column>
<column name="mux_case_7_out_i">in, 32, ap_ovld, mux_case_7_out, pointer</column>
<column name="mux_case_7_out_o">out, 32, ap_ovld, mux_case_7_out, pointer</column>
<column name="mux_case_7_out_o_ap_vld">out, 1, ap_ovld, mux_case_7_out, pointer</column>
<column name="mux_case_5_out_i">in, 32, ap_ovld, mux_case_5_out, pointer</column>
<column name="mux_case_5_out_o">out, 32, ap_ovld, mux_case_5_out, pointer</column>
<column name="mux_case_5_out_o_ap_vld">out, 1, ap_ovld, mux_case_5_out, pointer</column>
<column name="mux_case_3_out_i">in, 32, ap_ovld, mux_case_3_out, pointer</column>
<column name="mux_case_3_out_o">out, 32, ap_ovld, mux_case_3_out, pointer</column>
<column name="mux_case_3_out_o_ap_vld">out, 1, ap_ovld, mux_case_3_out, pointer</column>
<column name="line_buffer_2D_2_out">out, 32, ap_vld, line_buffer_2D_2_out, pointer</column>
<column name="line_buffer_2D_2_out_ap_vld">out, 1, ap_vld, line_buffer_2D_2_out, pointer</column>
<column name="p_out">out, 32, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="p_out1">out, 32, ap_vld, p_out1, pointer</column>
<column name="p_out1_ap_vld">out, 1, ap_vld, p_out1, pointer</column>
<column name="p_out2">out, 32, ap_vld, p_out2, pointer</column>
<column name="p_out2_ap_vld">out, 1, ap_vld, p_out2, pointer</column>
</table>
</item>
</section>
</profile>
