{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670032011338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670032011339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 19:46:51 2022 " "Processing started: Fri Dec 02 19:46:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670032011339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670032011339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5b -c practica5b " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5b -c practica5b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670032011339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670032012242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5b.vhd 4 2 " "Found 4 design units, including 2 entities, in source file practica5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica5b-topLevel " "Found design unit 1: practica5b-topLevel" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670032013268 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clkdiv-behavior " "Found design unit 2: clkdiv-behavior" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670032013268 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica5b " "Found entity 1: practica5b" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670032013268 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdiv " "Found entity 2: clkdiv" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670032013268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670032013268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica5b " "Elaborating entity \"practica5b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670032013352 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rout practica5b.vhd(9) " "VHDL Signal Declaration warning at practica5b.vhd(9): used implicit default value for signal \"rout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1670032013356 "|practica5b"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gout practica5b.vhd(10) " "VHDL Signal Declaration warning at practica5b.vhd(10): used implicit default value for signal \"gout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1670032013356 "|practica5b"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bout practica5b.vhd(11) " "VHDL Signal Declaration warning at practica5b.vhd(11): used implicit default value for signal \"bout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1670032013357 "|practica5b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkinterno practica5b.vhd(21) " "Verilog HDL or VHDL warning at practica5b.vhd(21): object \"clkinterno\" assigned a value but never read" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1670032013357 "|practica5b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:r " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:r\"" {  } { { "practica5b.vhd" "r" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670032013392 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rout\[0\] GND " "Pin \"rout\[0\]\" is stuck at GND" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670032014236 "|practica5b|rout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rout\[1\] GND " "Pin \"rout\[1\]\" is stuck at GND" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670032014236 "|practica5b|rout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rout\[2\] GND " "Pin \"rout\[2\]\" is stuck at GND" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670032014236 "|practica5b|rout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gout\[0\] GND " "Pin \"gout\[0\]\" is stuck at GND" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670032014236 "|practica5b|gout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gout\[1\] GND " "Pin \"gout\[1\]\" is stuck at GND" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670032014236 "|practica5b|gout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gout\[2\] GND " "Pin \"gout\[2\]\" is stuck at GND" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670032014236 "|practica5b|gout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bout\[0\] GND " "Pin \"bout\[0\]\" is stuck at GND" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670032014236 "|practica5b|bout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bout\[1\] GND " "Pin \"bout\[1\]\" is stuck at GND" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670032014236 "|practica5b|bout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bout\[2\] GND " "Pin \"bout\[2\]\" is stuck at GND" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670032014236 "|practica5b|bout[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670032014236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670032014518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014518 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk50M " "No output dependent on input pin \"clk50M\"" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014596 "|practica5b|clk50M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rin\[0\] " "No output dependent on input pin \"rin\[0\]\"" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014596 "|practica5b|rin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rin\[1\] " "No output dependent on input pin \"rin\[1\]\"" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014596 "|practica5b|rin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rin\[2\] " "No output dependent on input pin \"rin\[2\]\"" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014596 "|practica5b|rin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gin\[0\] " "No output dependent on input pin \"gin\[0\]\"" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014596 "|practica5b|gin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gin\[1\] " "No output dependent on input pin \"gin\[1\]\"" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014596 "|practica5b|gin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gin\[2\] " "No output dependent on input pin \"gin\[2\]\"" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014596 "|practica5b|gin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bin\[0\] " "No output dependent on input pin \"bin\[0\]\"" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014596 "|practica5b|bin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bin\[1\] " "No output dependent on input pin \"bin\[1\]\"" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014596 "|practica5b|bin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bin\[2\] " "No output dependent on input pin \"bin\[2\]\"" {  } { { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670032014596 "|practica5b|bin[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1670032014596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670032014598 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670032014598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670032014598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670032014663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 19:46:54 2022 " "Processing ended: Fri Dec 02 19:46:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670032014663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670032014663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670032014663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670032014663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670032017305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670032017306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 19:46:56 2022 " "Processing started: Fri Dec 02 19:46:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670032017306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670032017306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off practica5b -c practica5b " "Command: quartus_fit --read_settings_files=off --write_settings_files=off practica5b -c practica5b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670032017307 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670032017554 ""}
{ "Info" "0" "" "Project  = practica5b" {  } {  } 0 0 "Project  = practica5b" 0 0 "Fitter" 0 0 1670032017555 ""}
{ "Info" "0" "" "Revision = practica5b" {  } {  } 0 0 "Revision = practica5b" 0 0 "Fitter" 0 0 1670032017555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1670032017686 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "practica5b EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design practica5b" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1670032017917 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1670032018012 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1670032018013 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670032018188 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670032018213 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670032018706 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670032018706 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670032018706 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670032018710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670032018710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670032018710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670032018710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670032018710 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670032018710 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670032018712 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk50M " "Pin clk50M not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk50M } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rout\[0\] " "Pin rout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rout[0] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rout\[1\] " "Pin rout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rout[1] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rout\[2\] " "Pin rout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rout[2] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gout\[0\] " "Pin gout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { gout[0] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gout\[1\] " "Pin gout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { gout[1] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gout\[2\] " "Pin gout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { gout[2] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[0\] " "Pin bout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { bout[0] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[1\] " "Pin bout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { bout[1] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[2\] " "Pin bout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { bout[2] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rin\[0\] " "Pin rin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rin[0] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rin\[1\] " "Pin rin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rin[1] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rin\[2\] " "Pin rin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rin[2] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gin\[0\] " "Pin gin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { gin[0] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gin\[1\] " "Pin gin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { gin[1] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gin\[2\] " "Pin gin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { gin[2] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin\[0\] " "Pin bin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { bin[0] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin\[1\] " "Pin bin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { bin[1] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin\[2\] " "Pin bin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { bin[2] } } } { "practica5b.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/practica5b.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670032019324 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1670032019324 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica5b.sdc " "Synopsys Design Constraints File file not found: 'practica5b.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670032019824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670032019825 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1670032019826 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1670032019827 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670032019828 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1670032019828 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670032019829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670032019831 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670032019832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670032019832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670032019833 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670032019834 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670032019835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670032019835 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1670032019836 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670032019836 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 10 9 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 10 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1670032019839 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1670032019839 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670032019839 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670032019840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670032019840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670032019840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670032019840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670032019840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670032019840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670032019840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670032019840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670032019840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670032019840 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1670032019840 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670032019840 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670032019875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670032022132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670032022218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670032022232 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670032022540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670032022540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670032023294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X10_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31" {  } { { "loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} 0 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1670032024062 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670032024062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670032024218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1670032024219 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1670032024219 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670032024219 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1670032024232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670032024425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670032024799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670032024978 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670032025323 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670032026147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/output_files/practica5b.fit.smsg " "Generated suppressed messages file C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/output_files/practica5b.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670032026890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670032027572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 19:47:07 2022 " "Processing ended: Fri Dec 02 19:47:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670032027572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670032027572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670032027572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670032027572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670032029822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670032029824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 19:47:09 2022 " "Processing started: Fri Dec 02 19:47:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670032029824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670032029824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off practica5b -c practica5b " "Command: quartus_asm --read_settings_files=off --write_settings_files=off practica5b -c practica5b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670032029824 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670032031404 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670032031448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670032032152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 19:47:12 2022 " "Processing ended: Fri Dec 02 19:47:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670032032152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670032032152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670032032152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670032032152 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670032032856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670032034786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670032034788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 19:47:13 2022 " "Processing started: Fri Dec 02 19:47:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670032034788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670032034788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta practica5b -c practica5b " "Command: quartus_sta practica5b -c practica5b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670032034788 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1670032035050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670032035415 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1670032035509 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1670032035509 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica5b.sdc " "Synopsys Design Constraints File file not found: 'practica5b.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1670032036086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1670032036087 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1670032036087 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1670032036088 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1670032036089 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1670032036089 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1670032036090 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1670032036103 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1670032036107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036161 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1670032036178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1670032036229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1670032036836 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1670032036913 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1670032036913 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1670032036914 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1670032036914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032036961 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1670032036977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1670032037367 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1670032037367 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1670032037367 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1670032037368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032037374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032037390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032037395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032037400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670032037406 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670032038433 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670032038434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670032038546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 19:47:18 2022 " "Processing ended: Fri Dec 02 19:47:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670032038546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670032038546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670032038546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670032038546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670032040748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670032040749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 19:47:20 2022 " "Processing started: Fri Dec 02 19:47:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670032040749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670032040749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off practica5b -c practica5b " "Command: quartus_eda --read_settings_files=off --write_settings_files=off practica5b -c practica5b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670032040749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica5b_6_1200mv_85c_slow.vho C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/ simulation " "Generated file practica5b_6_1200mv_85c_slow.vho in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670032041683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica5b_6_1200mv_0c_slow.vho C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/ simulation " "Generated file practica5b_6_1200mv_0c_slow.vho in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670032041733 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica5b_min_1200mv_0c_fast.vho C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/ simulation " "Generated file practica5b_min_1200mv_0c_fast.vho in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670032041782 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica5b.vho C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/ simulation " "Generated file practica5b.vho in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670032041841 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica5b_6_1200mv_85c_vhd_slow.sdo C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/ simulation " "Generated file practica5b_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670032041883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica5b_6_1200mv_0c_vhd_slow.sdo C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/ simulation " "Generated file practica5b_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670032041924 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica5b_min_1200mv_0c_vhd_fast.sdo C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/ simulation " "Generated file practica5b_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670032041964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica5b_vhd.sdo C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/ simulation " "Generated file practica5b_vhd.sdo in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA5/ejercicio2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670032042008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670032042113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 19:47:22 2022 " "Processing ended: Fri Dec 02 19:47:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670032042113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670032042113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670032042113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670032042113 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670032042770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670032047502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670032047503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 19:47:27 2022 " "Processing started: Fri Dec 02 19:47:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670032047503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1670032047503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp practica5b -c practica5b --netlist_type=sgate " "Command: quartus_npp practica5b -c practica5b --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1670032047503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4447 " "Peak virtual memory: 4447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670032047651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 19:47:27 2022 " "Processing ended: Fri Dec 02 19:47:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670032047651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670032047651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670032047651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1670032047651 ""}
