# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:27 on May 03,2025
# vlog -reportprogress 300 -sv "+incdir+/home/masha/uvm-1.2/src" /home/masha/uvm-1.2/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# ** Warning: /home/masha/uvm-1.2/src/seq/uvm_sequencer_base.svh(1499): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/masha/uvm-1.2/src/seq/uvm_sequencer_base.svh(1662): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/masha/uvm-1.2/src/seq/uvm_sequence_base.svh(1333): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	--none--
# End time: 23:31:28 on May 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:31:28 on May 03,2025
# vlog -reportprogress 300 -sv tb/uvm/apb_agent.sv tb/uvm/apb_agent_config.sv tb/uvm/apb_uart_env.sv tb/uvm/apb_uart_pkg.sv tb/uvm/base_test.sv tb/uvm/ram_agent.sv tb/uvm/ram_agent_config.sv tb/uvm/uart_agent.sv tb/uvm/uart_agent_config.sv 
# ** Error: (vlog-13069) tb/uvm/apb_agent.sv(1): near "uvm_agent": syntax error, unexpected IDENTIFIER.
# ** Error: tb/uvm/apb_agent.sv(1): Error in class extension specification.
# ** Error: (vlog-13069) tb/uvm/apb_agent.sv(1): near "uvm_object": syntax error, unexpected IDENTIFIER.
# ** Error: tb/uvm/apb_agent.sv(1): Error in class extension specification.
# ** Error: (vlog-13069) tb/uvm/apb_agent.sv(1): near "uvm_env": syntax error, unexpected IDENTIFIER.
# ** Error: tb/uvm/apb_agent.sv(1): Error in class extension specification.
# ** Error: tb/uvm/apb_agent.sv(3): Cannot open `include file "uvm_macros.svh".
# ** Error: ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/apb_agent_config.sv(2): (vlog-2163) Macro `uvm_object_utils is undefined.
# ** Error: (vlog-13069) ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/apb_agent_config.sv(2): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/base_test.sv(2): (vlog-2163) Macro `uvm_component_utils is undefined.
# ** Error: (vlog-13069) ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/base_test.sv(2): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/ram_agent.sv(2): (vlog-2163) Macro `uvm_component_utils is undefined.
# ** Error: (vlog-13069) ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/ram_agent.sv(2): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/ram_agent_config.sv(2): (vlog-2163) Macro `uvm_object_utils is undefined.
# ** Error: (vlog-13069) ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/ram_agent_config.sv(2): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/uart_agent.sv(2): (vlog-2163) Macro `uvm_component_utils is undefined.
# ** Error: (vlog-13069) ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/uart_agent.sv(2): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# ** Error: ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/uart_agent_config.sv(2): (vlog-2163) Macro `uvm_object_utils is undefined.
# ** Error: (vlog-13069) ** while parsing file included at tb/uvm/apb_agent.sv(6)
# ** at tb/uvm/uart_agent_config.sv(2): near "(": syntax error, unexpected '(', expecting function or task or "SystemVerilog keyword 'pure'".
# End time: 23:31:28 on May 03,2025, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# ** Error: /home/masha/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./run.do line 8
# /home/masha/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv tb/uvm/*.sv"
# Break key hit
