

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s'
================================================================
* Date:           Mon Jul 17 12:24:20 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.186 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  19.980 ns|  19.980 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_201 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 8 'read' 'p_read_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mult_V_12 = trunc i128 %p_read_201" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 9 'trunc' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 1, i32 7"   --->   Operation 10 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mult_V_66_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 8, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 11 'partselect' 'mult_V_66_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 9, i32 15"   --->   Operation 12 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mult_V_154_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 16, i32 23" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 13 'partselect' 'mult_V_154_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mult_V_134 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 17, i32 23"   --->   Operation 14 'partselect' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 24, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 15 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mult_V_217 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 25, i32 31"   --->   Operation 16 'partselect' 'mult_V_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mult_V_286_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 32, i32 39" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 17 'partselect' 'mult_V_286_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mult_V_262 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 33, i32 39"   --->   Operation 18 'partselect' 'mult_V_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mult_V_328 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 40, i32 47" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 19 'partselect' 'mult_V_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mult_V_420 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 48, i32 55" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 20 'partselect' 'mult_V_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln717_278 = sext i8 %mult_V_420"   --->   Operation 21 'sext' 'sext_ln717_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mult_V_384 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 49, i32 55"   --->   Operation 22 'partselect' 'mult_V_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (2.45ns)   --->   "%mul_ln1171_485 = mul i13 %sext_ln717_278, i13 13"   --->   Operation 23 'mul' 'mul_ln1171_485' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mult_V_496 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 56, i32 63" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 24 'partselect' 'mult_V_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1171_284 = sext i8 %mult_V_496"   --->   Operation 25 'sext' 'sext_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [3/3] (2.45ns)   --->   "%mul_ln1171_492 = mul i13 %sext_ln1171_284, i13 11"   --->   Operation 26 'mul' 'mul_ln1171_492' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mult_V_450 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 57, i32 63"   --->   Operation 27 'partselect' 'mult_V_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [3/3] (2.45ns)   --->   "%mul_ln1171_495 = mul i13 %sext_ln1171_284, i13 8179"   --->   Operation 28 'mul' 'mul_ln1171_495' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_V_544 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 64, i32 71" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 29 'partselect' 'mult_V_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1171_298 = sext i8 %mult_V_544"   --->   Operation 30 'sext' 'sext_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [3/3] (2.45ns)   --->   "%mul_ln1171_505 = mul i14 %sext_ln1171_298, i14 16357"   --->   Operation 31 'mul' 'mul_ln1171_505' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [3/3] (2.45ns)   --->   "%mul_ln1171_506 = mul i14 %sext_ln1171_298, i14 21"   --->   Operation 32 'mul' 'mul_ln1171_506' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [3/3] (2.45ns)   --->   "%mul_ln1171_507 = mul i14 %sext_ln1171_298, i14 23"   --->   Operation 33 'mul' 'mul_ln1171_507' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [3/3] (2.45ns)   --->   "%mul_ln1171_508 = mul i14 %sext_ln1171_298, i14 19"   --->   Operation 34 'mul' 'mul_ln1171_508' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mult_V_536 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 65, i32 71"   --->   Operation 35 'partselect' 'mult_V_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [3/3] (2.45ns)   --->   "%mul_ln1171_511 = mul i14 %sext_ln1171_298, i14 27"   --->   Operation 36 'mul' 'mul_ln1171_511' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [3/3] (2.45ns)   --->   "%mul_ln1171_516 = mul i14 %sext_ln1171_298, i14 16362"   --->   Operation 37 'mul' 'mul_ln1171_516' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln38_6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 72, i32 79" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 38 'partselect' 'trunc_ln38_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1171_316 = sext i8 %trunc_ln38_6"   --->   Operation 39 'sext' 'sext_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1171_317 = sext i8 %trunc_ln38_6"   --->   Operation 40 'sext' 'sext_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [3/3] (2.45ns)   --->   "%mul_ln1171_518 = mul i14 %sext_ln1171_316, i14 16362"   --->   Operation 41 'mul' 'mul_ln1171_518' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mult_V_585 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 73, i32 79"   --->   Operation 42 'partselect' 'mult_V_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [3/3] (2.45ns)   --->   "%mul_ln1171_521 = mul i14 %sext_ln1171_316, i14 29"   --->   Operation 43 'mul' 'mul_ln1171_521' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [3/3] (2.45ns)   --->   "%mul_ln1171_522 = mul i13 %sext_ln1171_317, i13 13"   --->   Operation 44 'mul' 'mul_ln1171_522' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln38_7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 80, i32 87" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 45 'partselect' 'trunc_ln38_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1171_329 = sext i8 %trunc_ln38_7"   --->   Operation 46 'sext' 'sext_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1171_330 = sext i8 %trunc_ln38_7"   --->   Operation 47 'sext' 'sext_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [3/3] (2.45ns)   --->   "%mul_ln1171_532 = mul i14 %sext_ln1171_330, i14 26"   --->   Operation 48 'mul' 'mul_ln1171_532' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [3/3] (2.45ns)   --->   "%mul_ln1171_533 = mul i14 %sext_ln1171_330, i14 22"   --->   Operation 49 'mul' 'mul_ln1171_533' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [3/3] (2.45ns)   --->   "%mul_ln1171_536 = mul i13 %sext_ln1171_329, i13 11"   --->   Operation 50 'mul' 'mul_ln1171_536' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_668 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 81, i32 87"   --->   Operation 51 'partselect' 'mult_V_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [3/3] (2.45ns)   --->   "%mul_ln1171_540 = mul i14 %sext_ln1171_330, i14 16363"   --->   Operation 52 'mul' 'mul_ln1171_540' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mult_V_722 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 88, i32 95" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 53 'partselect' 'mult_V_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1171_345 = sext i8 %mult_V_722"   --->   Operation 54 'sext' 'sext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1171_346 = sext i8 %mult_V_722"   --->   Operation 55 'sext' 'sext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [3/3] (2.45ns)   --->   "%mul_ln1171_541 = mul i14 %sext_ln1171_346, i14 16363"   --->   Operation 56 'mul' 'mul_ln1171_541' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [3/3] (2.45ns)   --->   "%mul_ln1171_542 = mul i14 %sext_ln1171_346, i14 23"   --->   Operation 57 'mul' 'mul_ln1171_542' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [3/3] (2.45ns)   --->   "%mul_ln1171_543 = mul i14 %sext_ln1171_346, i14 21"   --->   Operation 58 'mul' 'mul_ln1171_543' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [3/3] (2.45ns)   --->   "%mul_ln1171_546 = mul i13 %sext_ln1171_345, i13 13"   --->   Operation 59 'mul' 'mul_ln1171_546' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mult_V_751 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 89, i32 95"   --->   Operation 60 'partselect' 'mult_V_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mult_V_801 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 96, i32 103" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 61 'partselect' 'mult_V_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1171_363 = sext i8 %mult_V_801"   --->   Operation 62 'sext' 'sext_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [3/3] (2.45ns)   --->   "%mul_ln1171_552 = mul i14 %sext_ln1171_363, i14 29"   --->   Operation 63 'mul' 'mul_ln1171_552' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [3/3] (2.45ns)   --->   "%mul_ln1171_561 = mul i14 %sext_ln1171_363, i14 26"   --->   Operation 64 'mul' 'mul_ln1171_561' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mult_V_815 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 97, i32 103"   --->   Operation 65 'partselect' 'mult_V_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln38_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 104, i32 111" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 66 'partselect' 'trunc_ln38_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln717_308 = sext i8 %trunc_ln38_s"   --->   Operation 67 'sext' 'sext_ln717_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln717_310 = sext i8 %trunc_ln38_s"   --->   Operation 68 'sext' 'sext_ln717_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mult_V_832 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 105, i32 111"   --->   Operation 69 'partselect' 'mult_V_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [3/3] (2.45ns)   --->   "%mul_ln1171_567 = mul i13 %sext_ln717_310, i13 8181"   --->   Operation 70 'mul' 'mul_ln1171_567' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [3/3] (2.45ns)   --->   "%mul_ln1171_569 = mul i14 %sext_ln717_308, i14 27"   --->   Operation 71 'mul' 'mul_ln1171_569' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [3/3] (2.45ns)   --->   "%mul_ln1171_571 = mul i14 %sext_ln717_308, i14 16359"   --->   Operation 72 'mul' 'mul_ln1171_571' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [3/3] (2.45ns)   --->   "%mul_ln1171_572 = mul i14 %sext_ln717_308, i14 16362"   --->   Operation 73 'mul' 'mul_ln1171_572' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [3/3] (2.45ns)   --->   "%mul_ln1171_573 = mul i14 %sext_ln717_308, i14 16363"   --->   Operation 74 'mul' 'mul_ln1171_573' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mult_V_929_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 112, i32 119" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 75 'partselect' 'mult_V_929_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1171_395 = sext i8 %mult_V_929_1"   --->   Operation 76 'sext' 'sext_ln1171_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V_948 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 113, i32 119"   --->   Operation 77 'partselect' 'mult_V_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [3/3] (2.45ns)   --->   "%mul_ln1171_601 = mul i13 %sext_ln1171_395, i13 13"   --->   Operation 78 'mul' 'mul_ln1171_601' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mult_V_1015 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_201, i32 120, i32 127" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 79 'partselect' 'mult_V_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1171_413 = sext i8 %mult_V_1015"   --->   Operation 80 'sext' 'sext_ln1171_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1171_414 = sext i8 %mult_V_1015"   --->   Operation 81 'sext' 'sext_ln1171_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1171_416 = sext i8 %mult_V_1015"   --->   Operation 82 'sext' 'sext_ln1171_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [3/3] (2.45ns)   --->   "%mul_ln1171_608 = mul i14 %sext_ln1171_416, i14 22"   --->   Operation 83 'mul' 'mul_ln1171_608' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [3/3] (2.45ns)   --->   "%mul_ln1171_610 = mul i15 %sext_ln1171_414, i15 32726"   --->   Operation 84 'mul' 'mul_ln1171_610' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mult_V_969 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %p_read_201, i32 121, i32 127"   --->   Operation 85 'partselect' 'mult_V_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [3/3] (2.45ns)   --->   "%mul_ln1171_613 = mul i13 %sext_ln1171_413, i13 13"   --->   Operation 86 'mul' 'mul_ln1171_613' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [3/3] (2.45ns)   --->   "%mul_ln1171_615 = mul i14 %sext_ln1171_416, i14 16358"   --->   Operation 87 'mul' 'mul_ln1171_615' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [3/3] (2.45ns)   --->   "%mul_ln1171_617 = mul i13 %sext_ln1171_413, i13 11"   --->   Operation 88 'mul' 'mul_ln1171_617' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [3/3] (2.45ns)   --->   "%mul_ln1171_620 = mul i14 %sext_ln1171_416, i14 25"   --->   Operation 89 'mul' 'mul_ln1171_620' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [3/3] (2.45ns)   --->   "%mul_ln1171_621 = mul i14 %sext_ln1171_416, i14 23"   --->   Operation 90 'mul' 'mul_ln1171_621' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1171_166 = sext i8 %mult_V_12"   --->   Operation 91 'sext' 'sext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1171_169 = sext i8 %mult_V_12"   --->   Operation 92 'sext' 'sext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171_171 = sext i8 %mult_V_12"   --->   Operation 93 'sext' 'sext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [3/3] (2.45ns)   --->   "%mul_ln1171_377 = mul i14 %sext_ln1171_166, i14 16355"   --->   Operation 94 'mul' 'mul_ln1171_377' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [3/3] (2.45ns)   --->   "%mul_ln1171_378 = mul i14 %sext_ln1171_166, i14 16365"   --->   Operation 95 'mul' 'mul_ln1171_378' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [3/3] (2.45ns)   --->   "%mul_ln1171_379 = mul i13 %sext_ln1171_169, i13 8181"   --->   Operation 96 'mul' 'mul_ln1171_379' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [3/3] (2.45ns)   --->   "%mul_ln1171_380 = mul i13 %sext_ln1171_169, i13 13"   --->   Operation 97 'mul' 'mul_ln1171_380' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [3/3] (2.45ns)   --->   "%mul_ln1171_381 = mul i15 %sext_ln1171_171, i15 35"   --->   Operation 98 'mul' 'mul_ln1171_381' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [3/3] (2.45ns)   --->   "%mul_ln1171_382 = mul i14 %sext_ln1171_166, i14 16359"   --->   Operation 99 'mul' 'mul_ln1171_382' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [3/3] (2.45ns)   --->   "%mul_ln1171_383 = mul i14 %sext_ln1171_166, i14 21"   --->   Operation 100 'mul' 'mul_ln1171_383' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [3/3] (2.45ns)   --->   "%mul_ln1171_384 = mul i14 %sext_ln1171_166, i14 19"   --->   Operation 101 'mul' 'mul_ln1171_384' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [3/3] (2.45ns)   --->   "%mul_ln1171_386 = mul i14 %sext_ln1171_166, i14 16363"   --->   Operation 102 'mul' 'mul_ln1171_386' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1171_188 = sext i8 %mult_V_66_1"   --->   Operation 103 'sext' 'sext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1171_189 = sext i8 %mult_V_66_1"   --->   Operation 104 'sext' 'sext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1171_192 = sext i8 %mult_V_66_1"   --->   Operation 105 'sext' 'sext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [3/3] (2.45ns)   --->   "%mul_ln1171_391 = mul i14 %sext_ln1171_192, i14 16365"   --->   Operation 106 'mul' 'mul_ln1171_391' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [3/3] (2.45ns)   --->   "%mul_ln1171_392 = mul i13 %sext_ln1171_189, i13 11"   --->   Operation 107 'mul' 'mul_ln1171_392' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [3/3] (2.45ns)   --->   "%mul_ln1171_394 = mul i13 %sext_ln1171_189, i13 8181"   --->   Operation 108 'mul' 'mul_ln1171_394' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [3/3] (2.45ns)   --->   "%mul_ln1171_395 = mul i13 %sext_ln1171_189, i13 8179"   --->   Operation 109 'mul' 'mul_ln1171_395' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [3/3] (2.45ns)   --->   "%mul_ln1171_396 = mul i13 %sext_ln1171_189, i13 13"   --->   Operation 110 'mul' 'mul_ln1171_396' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [3/3] (2.45ns)   --->   "%mul_ln1171_399 = mul i14 %sext_ln1171_192, i14 26"   --->   Operation 111 'mul' 'mul_ln1171_399' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [3/3] (2.45ns)   --->   "%mul_ln1171_400 = mul i15 %sext_ln1171_188, i15 35"   --->   Operation 112 'mul' 'mul_ln1171_400' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [3/3] (2.45ns)   --->   "%mul_ln1171_401 = mul i14 %sext_ln1171_192, i14 23"   --->   Operation 113 'mul' 'mul_ln1171_401' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [3/3] (2.45ns)   --->   "%mul_ln1171_402 = mul i15 %sext_ln1171_188, i15 37"   --->   Operation 114 'mul' 'mul_ln1171_402' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln717_179 = sext i8 %mult_V_154_1"   --->   Operation 115 'sext' 'sext_ln717_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln717_180 = sext i8 %mult_V_154_1"   --->   Operation 116 'sext' 'sext_ln717_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln717_183 = sext i8 %mult_V_154_1"   --->   Operation 117 'sext' 'sext_ln717_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [3/3] (2.45ns)   --->   "%mul_ln1171_405 = mul i15 %sext_ln717_183, i15 32709"   --->   Operation 118 'mul' 'mul_ln1171_405' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [3/3] (2.45ns)   --->   "%mul_ln1171_407 = mul i15 %sext_ln717_183, i15 32713"   --->   Operation 119 'mul' 'mul_ln1171_407' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [3/3] (2.45ns)   --->   "%mul_ln1171_409 = mul i15 %sext_ln717_183, i15 32723"   --->   Operation 120 'mul' 'mul_ln1171_409' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [3/3] (2.45ns)   --->   "%mul_ln1171_410 = mul i15 %sext_ln717_183, i15 32729"   --->   Operation 121 'mul' 'mul_ln1171_410' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [3/3] (2.45ns)   --->   "%mul_ln1171_412 = mul i14 %sext_ln717_180, i14 19"   --->   Operation 122 'mul' 'mul_ln1171_412' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [3/3] (2.45ns)   --->   "%mul_ln1171_414 = mul i14 %sext_ln717_180, i14 29"   --->   Operation 123 'mul' 'mul_ln1171_414' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [3/3] (2.45ns)   --->   "%mul_ln1171_416 = mul i15 %sext_ln717_183, i15 59"   --->   Operation 124 'mul' 'mul_ln1171_416' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [3/3] (2.45ns)   --->   "%mul_ln1171_418 = mul i14 %sext_ln717_180, i14 25"   --->   Operation 125 'mul' 'mul_ln1171_418' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [3/3] (2.45ns)   --->   "%mul_ln1171_419 = mul i15 %sext_ln717_183, i15 32733"   --->   Operation 126 'mul' 'mul_ln1171_419' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [3/3] (2.45ns)   --->   "%mul_ln1171_421 = mul i13 %sext_ln717_179, i13 8181"   --->   Operation 127 'mul' 'mul_ln1171_421' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [3/3] (2.45ns)   --->   "%mul_ln1171_422 = mul i15 %sext_ln717_183, i15 32725"   --->   Operation 128 'mul' 'mul_ln1171_422' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [3/3] (2.45ns)   --->   "%mul_ln1171_423 = mul i14 %sext_ln717_180, i14 26"   --->   Operation 129 'mul' 'mul_ln1171_423' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [3/3] (2.45ns)   --->   "%mul_ln1171_424 = mul i15 %sext_ln717_183, i15 50"   --->   Operation 130 'mul' 'mul_ln1171_424' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1171_221 = sext i8 %trunc_ln1"   --->   Operation 131 'sext' 'sext_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1171_222 = sext i8 %trunc_ln1"   --->   Operation 132 'sext' 'sext_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1171_224 = sext i8 %trunc_ln1"   --->   Operation 133 'sext' 'sext_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [3/3] (2.45ns)   --->   "%mul_ln1171_425 = mul i14 %sext_ln1171_224, i14 16361"   --->   Operation 134 'mul' 'mul_ln1171_425' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [3/3] (2.45ns)   --->   "%mul_ln1171_428 = mul i14 %sext_ln1171_224, i14 16355"   --->   Operation 135 'mul' 'mul_ln1171_428' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [3/3] (2.45ns)   --->   "%mul_ln1171_432 = mul i15 %sext_ln1171_222, i15 32730"   --->   Operation 136 'mul' 'mul_ln1171_432' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [3/3] (2.45ns)   --->   "%mul_ln1171_433 = mul i14 %sext_ln1171_224, i14 19"   --->   Operation 137 'mul' 'mul_ln1171_433' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [3/3] (2.45ns)   --->   "%mul_ln1171_434 = mul i13 %sext_ln1171_221, i13 8179"   --->   Operation 138 'mul' 'mul_ln1171_434' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [3/3] (2.45ns)   --->   "%mul_ln1171_441 = mul i15 %sext_ln1171_222, i15 53"   --->   Operation 139 'mul' 'mul_ln1171_441' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [3/3] (2.45ns)   --->   "%mul_ln1171_443 = mul i14 %sext_ln1171_224, i14 26"   --->   Operation 140 'mul' 'mul_ln1171_443' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [3/3] (2.45ns)   --->   "%mul_ln1171_446 = mul i15 %sext_ln1171_222, i15 32724"   --->   Operation 141 'mul' 'mul_ln1171_446' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [3/3] (2.45ns)   --->   "%mul_ln1171_447 = mul i15 %sext_ln1171_222, i15 37"   --->   Operation 142 'mul' 'mul_ln1171_447' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [3/3] (2.45ns)   --->   "%mul_ln1171_448 = mul i14 %sext_ln1171_224, i14 16358"   --->   Operation 143 'mul' 'mul_ln1171_448' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [3/3] (2.45ns)   --->   "%mul_ln1171_449 = mul i15 %sext_ln1171_222, i15 32722"   --->   Operation 144 'mul' 'mul_ln1171_449' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1171_237 = sext i8 %mult_V_286_2"   --->   Operation 145 'sext' 'sext_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1171_239 = sext i8 %mult_V_286_2"   --->   Operation 146 'sext' 'sext_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1171_240 = sext i8 %mult_V_286_2"   --->   Operation 147 'sext' 'sext_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [3/3] (2.45ns)   --->   "%mul_ln1171_452 = mul i15 %sext_ln1171_239, i15 32710"   --->   Operation 148 'mul' 'mul_ln1171_452' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [3/3] (2.45ns)   --->   "%mul_ln1171_453 = mul i14 %sext_ln1171_237, i14 23"   --->   Operation 149 'mul' 'mul_ln1171_453' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [3/3] (2.45ns)   --->   "%mul_ln1171_454 = mul i15 %sext_ln1171_239, i15 32724"   --->   Operation 150 'mul' 'mul_ln1171_454' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [3/3] (2.45ns)   --->   "%mul_ln1171_456 = mul i15 %sext_ln1171_239, i15 50"   --->   Operation 151 'mul' 'mul_ln1171_456' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [3/3] (2.45ns)   --->   "%mul_ln1171_459 = mul i14 %sext_ln1171_237, i14 27"   --->   Operation 152 'mul' 'mul_ln1171_459' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [3/3] (2.45ns)   --->   "%mul_ln1171_461 = mul i14 %sext_ln1171_237, i14 16365"   --->   Operation 153 'mul' 'mul_ln1171_461' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [3/3] (2.45ns)   --->   "%mul_ln1171_464 = mul i15 %sext_ln1171_239, i15 43"   --->   Operation 154 'mul' 'mul_ln1171_464' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [3/3] (2.45ns)   --->   "%mul_ln1171_466 = mul i13 %sext_ln1171_240, i13 8181"   --->   Operation 155 'mul' 'mul_ln1171_466' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [3/3] (2.45ns)   --->   "%mul_ln1171_469 = mul i15 %sext_ln1171_239, i15 61"   --->   Operation 156 'mul' 'mul_ln1171_469' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [3/3] (2.45ns)   --->   "%mul_ln1171_470 = mul i14 %sext_ln1171_237, i14 16363"   --->   Operation 157 'mul' 'mul_ln1171_470' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [3/3] (2.45ns)   --->   "%mul_ln1171_471 = mul i15 %sext_ln1171_239, i15 47"   --->   Operation 158 'mul' 'mul_ln1171_471' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1171_254 = sext i8 %mult_V_328"   --->   Operation 159 'sext' 'sext_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1171_256 = sext i8 %mult_V_328"   --->   Operation 160 'sext' 'sext_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1171_257 = sext i8 %mult_V_328"   --->   Operation 161 'sext' 'sext_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [3/3] (2.45ns)   --->   "%mul_ln1171_476 = mul i14 %sext_ln1171_257, i14 25"   --->   Operation 162 'mul' 'mul_ln1171_476' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [3/3] (2.45ns)   --->   "%mul_ln1171_478 = mul i15 %sext_ln1171_256, i15 41"   --->   Operation 163 'mul' 'mul_ln1171_478' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [3/3] (2.45ns)   --->   "%mul_ln1171_479 = mul i14 %sext_ln1171_257, i14 29"   --->   Operation 164 'mul' 'mul_ln1171_479' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [3/3] (2.45ns)   --->   "%mul_ln1171_480 = mul i13 %sext_ln1171_254, i13 8179"   --->   Operation 165 'mul' 'mul_ln1171_480' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [3/3] (2.45ns)   --->   "%mul_ln1171_481 = mul i15 %sext_ln1171_256, i15 32731"   --->   Operation 166 'mul' 'mul_ln1171_481' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln717_279 = sext i8 %mult_V_420"   --->   Operation 167 'sext' 'sext_ln717_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln717_281 = sext i8 %mult_V_420"   --->   Operation 168 'sext' 'sext_ln717_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [3/3] (2.45ns)   --->   "%mul_ln1171_482 = mul i14 %sext_ln717_281, i14 16361"   --->   Operation 169 'mul' 'mul_ln1171_482' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [3/3] (2.45ns)   --->   "%mul_ln1171_483 = mul i15 %sext_ln717_279, i15 32724"   --->   Operation 170 'mul' 'mul_ln1171_483' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [3/3] (2.45ns)   --->   "%mul_ln1171_484 = mul i13 %sext_ln717_278, i13 8181"   --->   Operation 171 'mul' 'mul_ln1171_484' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [2/3] (2.45ns)   --->   "%mul_ln1171_485 = mul i13 %sext_ln717_278, i13 13"   --->   Operation 172 'mul' 'mul_ln1171_485' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [3/3] (2.45ns)   --->   "%mul_ln1171_486 = mul i14 %sext_ln717_281, i14 16358"   --->   Operation 173 'mul' 'mul_ln1171_486' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [3/3] (2.45ns)   --->   "%mul_ln1171_487 = mul i15 %sext_ln717_279, i15 38"   --->   Operation 174 'mul' 'mul_ln1171_487' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [3/3] (2.45ns)   --->   "%mul_ln1171_488 = mul i15 %sext_ln717_279, i15 39"   --->   Operation 175 'mul' 'mul_ln1171_488' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [3/3] (2.45ns)   --->   "%mul_ln1171_489 = mul i14 %sext_ln717_281, i14 25"   --->   Operation 176 'mul' 'mul_ln1171_489' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [3/3] (2.45ns)   --->   "%mul_ln1171_490 = mul i14 %sext_ln717_281, i14 16362"   --->   Operation 177 'mul' 'mul_ln1171_490' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [3/3] (2.45ns)   --->   "%mul_ln1171_491 = mul i13 %sext_ln717_278, i13 11"   --->   Operation 178 'mul' 'mul_ln1171_491' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1171_279 = sext i8 %mult_V_496"   --->   Operation 179 'sext' 'sext_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1171_281 = sext i8 %mult_V_496"   --->   Operation 180 'sext' 'sext_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [2/3] (2.45ns)   --->   "%mul_ln1171_492 = mul i13 %sext_ln1171_284, i13 11"   --->   Operation 181 'mul' 'mul_ln1171_492' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [3/3] (2.45ns)   --->   "%mul_ln1171_493 = mul i15 %sext_ln1171_281, i15 32716"   --->   Operation 182 'mul' 'mul_ln1171_493' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [3/3] (2.45ns)   --->   "%mul_ln1171_494 = mul i15 %sext_ln1171_281, i15 32723"   --->   Operation 183 'mul' 'mul_ln1171_494' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [2/3] (2.45ns)   --->   "%mul_ln1171_495 = mul i13 %sext_ln1171_284, i13 8179"   --->   Operation 184 'mul' 'mul_ln1171_495' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [3/3] (2.45ns)   --->   "%mul_ln1171_496 = mul i13 %sext_ln1171_284, i13 13"   --->   Operation 185 'mul' 'mul_ln1171_496' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [3/3] (2.45ns)   --->   "%mul_ln1171_497 = mul i15 %sext_ln1171_281, i15 35"   --->   Operation 186 'mul' 'mul_ln1171_497' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [3/3] (2.45ns)   --->   "%mul_ln1171_498 = mul i15 %sext_ln1171_281, i15 32727"   --->   Operation 187 'mul' 'mul_ln1171_498' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [3/3] (2.45ns)   --->   "%mul_ln1171_499 = mul i14 %sext_ln1171_279, i14 16361"   --->   Operation 188 'mul' 'mul_ln1171_499' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [3/3] (2.45ns)   --->   "%mul_ln1171_500 = mul i14 %sext_ln1171_279, i14 25"   --->   Operation 189 'mul' 'mul_ln1171_500' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [3/3] (2.45ns)   --->   "%mul_ln1171_501 = mul i14 %sext_ln1171_279, i14 16358"   --->   Operation 190 'mul' 'mul_ln1171_501' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [3/3] (2.45ns)   --->   "%mul_ln1171_503 = mul i14 %sext_ln1171_279, i14 21"   --->   Operation 191 'mul' 'mul_ln1171_503' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1171_296 = sext i8 %mult_V_544"   --->   Operation 192 'sext' 'sext_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1171_300 = sext i8 %mult_V_544"   --->   Operation 193 'sext' 'sext_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [3/3] (2.45ns)   --->   "%mul_ln1171_504 = mul i13 %sext_ln1171_300, i13 8179"   --->   Operation 194 'mul' 'mul_ln1171_504' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [2/3] (2.45ns)   --->   "%mul_ln1171_505 = mul i14 %sext_ln1171_298, i14 16357"   --->   Operation 195 'mul' 'mul_ln1171_505' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [2/3] (2.45ns)   --->   "%mul_ln1171_506 = mul i14 %sext_ln1171_298, i14 21"   --->   Operation 196 'mul' 'mul_ln1171_506' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [2/3] (2.45ns)   --->   "%mul_ln1171_507 = mul i14 %sext_ln1171_298, i14 23"   --->   Operation 197 'mul' 'mul_ln1171_507' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [2/3] (2.45ns)   --->   "%mul_ln1171_508 = mul i14 %sext_ln1171_298, i14 19"   --->   Operation 198 'mul' 'mul_ln1171_508' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [3/3] (2.45ns)   --->   "%mul_ln1171_509 = mul i13 %sext_ln1171_300, i13 8181"   --->   Operation 199 'mul' 'mul_ln1171_509' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [2/3] (2.45ns)   --->   "%mul_ln1171_511 = mul i14 %sext_ln1171_298, i14 27"   --->   Operation 200 'mul' 'mul_ln1171_511' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [3/3] (2.45ns)   --->   "%mul_ln1171_512 = mul i14 %sext_ln1171_298, i14 25"   --->   Operation 201 'mul' 'mul_ln1171_512' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [3/3] (2.45ns)   --->   "%mul_ln1171_513 = mul i15 %sext_ln1171_296, i15 32727"   --->   Operation 202 'mul' 'mul_ln1171_513' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [3/3] (2.45ns)   --->   "%mul_ln1171_514 = mul i13 %sext_ln1171_300, i13 11"   --->   Operation 203 'mul' 'mul_ln1171_514' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [3/3] (2.45ns)   --->   "%mul_ln1171_515 = mul i15 %sext_ln1171_296, i15 32723"   --->   Operation 204 'mul' 'mul_ln1171_515' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [2/3] (2.45ns)   --->   "%mul_ln1171_516 = mul i14 %sext_ln1171_298, i14 16362"   --->   Operation 205 'mul' 'mul_ln1171_516' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [3/3] (2.45ns)   --->   "%mul_ln1171_517 = mul i14 %sext_ln1171_298, i14 29"   --->   Operation 206 'mul' 'mul_ln1171_517' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1171_315 = sext i8 %trunc_ln38_6"   --->   Operation 207 'sext' 'sext_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%mult_V_599 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_6, i4 0"   --->   Operation 208 'bitconcatenate' 'mult_V_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1171_319 = sext i12 %mult_V_599"   --->   Operation 209 'sext' 'sext_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (1.54ns)   --->   "%sub_ln1171_641 = sub i13 0, i13 %sext_ln1171_319"   --->   Operation 210 'sub' 'sub_ln1171_641' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [2/3] (2.45ns)   --->   "%mul_ln1171_518 = mul i14 %sext_ln1171_316, i14 16362"   --->   Operation 211 'mul' 'mul_ln1171_518' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln1171_264 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_6, i5 0"   --->   Operation 212 'bitconcatenate' 'shl_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1171_323 = sext i13 %shl_ln1171_264"   --->   Operation 213 'sext' 'sext_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [3/3] (2.45ns)   --->   "%mul_ln1171_519 = mul i15 %sext_ln1171_315, i15 46"   --->   Operation 214 'mul' 'mul_ln1171_519' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [3/3] (2.45ns)   --->   "%mul_ln1171_520 = mul i14 %sext_ln1171_316, i14 16357"   --->   Operation 215 'mul' 'mul_ln1171_520' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [2/3] (2.45ns)   --->   "%mul_ln1171_521 = mul i14 %sext_ln1171_316, i14 29"   --->   Operation 216 'mul' 'mul_ln1171_521' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [2/3] (2.45ns)   --->   "%mul_ln1171_522 = mul i13 %sext_ln1171_317, i13 13"   --->   Operation 217 'mul' 'mul_ln1171_522' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (1.53ns)   --->   "%sub_ln1171_645 = sub i14 0, i14 %sext_ln1171_323"   --->   Operation 218 'sub' 'sub_ln1171_645' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [3/3] (2.45ns)   --->   "%mul_ln1171_523 = mul i14 %sext_ln1171_316, i14 16365"   --->   Operation 219 'mul' 'mul_ln1171_523' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [3/3] (2.45ns)   --->   "%mul_ln1171_524 = mul i13 %sext_ln1171_317, i13 11"   --->   Operation 220 'mul' 'mul_ln1171_524' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [3/3] (2.45ns)   --->   "%mul_ln1171_525 = mul i15 %sext_ln1171_315, i15 59"   --->   Operation 221 'mul' 'mul_ln1171_525' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [3/3] (2.45ns)   --->   "%mul_ln1171_526 = mul i14 %sext_ln1171_316, i14 19"   --->   Operation 222 'mul' 'mul_ln1171_526' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [3/3] (2.45ns)   --->   "%mul_ln1171_528 = mul i14 %sext_ln1171_316, i14 22"   --->   Operation 223 'mul' 'mul_ln1171_528' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [3/3] (2.45ns)   --->   "%mul_ln1171_529 = mul i14 %sext_ln1171_316, i14 23"   --->   Operation 224 'mul' 'mul_ln1171_529' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [3/3] (2.45ns)   --->   "%mul_ln1171_530 = mul i15 %sext_ln1171_315, i15 32724"   --->   Operation 225 'mul' 'mul_ln1171_530' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln717_1209 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_645, i32 1, i32 13"   --->   Operation 226 'partselect' 'trunc_ln717_1209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1171_328 = sext i8 %trunc_ln38_7"   --->   Operation 227 'sext' 'sext_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1171_269 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_7, i4 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1171_339 = sext i12 %shl_ln1171_269"   --->   Operation 229 'sext' 'sext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [3/3] (2.45ns)   --->   "%mul_ln1171_531 = mul i14 %sext_ln1171_330, i14 16357"   --->   Operation 230 'mul' 'mul_ln1171_531' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [2/3] (2.45ns)   --->   "%mul_ln1171_532 = mul i14 %sext_ln1171_330, i14 26"   --->   Operation 231 'mul' 'mul_ln1171_532' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [2/3] (2.45ns)   --->   "%mul_ln1171_533 = mul i14 %sext_ln1171_330, i14 22"   --->   Operation 232 'mul' 'mul_ln1171_533' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (1.54ns)   --->   "%add_ln1171_76 = add i13 %sext_ln1171_339, i13 %sext_ln1171_329"   --->   Operation 233 'add' 'add_ln1171_76' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln717_1221 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_76, i32 1, i32 12"   --->   Operation 234 'partselect' 'trunc_ln717_1221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [3/3] (2.45ns)   --->   "%mul_ln1171_534 = mul i14 %sext_ln1171_330, i14 16358"   --->   Operation 235 'mul' 'mul_ln1171_534' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [3/3] (2.45ns)   --->   "%mul_ln1171_535 = mul i15 %sext_ln1171_328, i15 39"   --->   Operation 236 'mul' 'mul_ln1171_535' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [2/3] (2.45ns)   --->   "%mul_ln1171_536 = mul i13 %sext_ln1171_329, i13 11"   --->   Operation 237 'mul' 'mul_ln1171_536' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [3/3] (2.45ns)   --->   "%mul_ln1171_537 = mul i15 %sext_ln1171_328, i15 32724"   --->   Operation 238 'mul' 'mul_ln1171_537' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [3/3] (2.45ns)   --->   "%mul_ln1171_538 = mul i15 %sext_ln1171_328, i15 43"   --->   Operation 239 'mul' 'mul_ln1171_538' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (1.54ns)   --->   "%sub_ln1171_664 = sub i13 0, i13 %sext_ln1171_339"   --->   Operation 240 'sub' 'sub_ln1171_664' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln717_1229 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_664, i32 1, i32 12"   --->   Operation 241 'partselect' 'trunc_ln717_1229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [3/3] (2.45ns)   --->   "%mul_ln1171_539 = mul i14 %sext_ln1171_330, i14 27"   --->   Operation 242 'mul' 'mul_ln1171_539' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [2/3] (2.45ns)   --->   "%mul_ln1171_540 = mul i14 %sext_ln1171_330, i14 16363"   --->   Operation 243 'mul' 'mul_ln1171_540' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1171_344 = sext i8 %mult_V_722"   --->   Operation 244 'sext' 'sext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%mult_V_709 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_722, i3 0"   --->   Operation 245 'bitconcatenate' 'mult_V_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1171_351 = sext i11 %mult_V_709"   --->   Operation 246 'sext' 'sext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (1.48ns)   --->   "%sub_ln1171_677 = sub i12 0, i12 %sext_ln1171_351"   --->   Operation 247 'sub' 'sub_ln1171_677' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [2/3] (2.45ns)   --->   "%mul_ln1171_541 = mul i14 %sext_ln1171_346, i14 16363"   --->   Operation 248 'mul' 'mul_ln1171_541' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [2/3] (2.45ns)   --->   "%mul_ln1171_542 = mul i14 %sext_ln1171_346, i14 23"   --->   Operation 249 'mul' 'mul_ln1171_542' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [2/3] (2.45ns)   --->   "%mul_ln1171_543 = mul i14 %sext_ln1171_346, i14 21"   --->   Operation 250 'mul' 'mul_ln1171_543' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [3/3] (2.45ns)   --->   "%mul_ln1171_544 = mul i14 %sext_ln1171_346, i14 16365"   --->   Operation 251 'mul' 'mul_ln1171_544' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [3/3] (2.45ns)   --->   "%mul_ln1171_545 = mul i15 %sext_ln1171_344, i15 51"   --->   Operation 252 'mul' 'mul_ln1171_545' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [2/3] (2.45ns)   --->   "%mul_ln1171_546 = mul i13 %sext_ln1171_345, i13 13"   --->   Operation 253 'mul' 'mul_ln1171_546' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [3/3] (2.45ns)   --->   "%mul_ln1171_547 = mul i14 %sext_ln1171_346, i14 16361"   --->   Operation 254 'mul' 'mul_ln1171_547' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [3/3] (2.45ns)   --->   "%mul_ln1171_548 = mul i15 %sext_ln1171_344, i15 32727"   --->   Operation 255 'mul' 'mul_ln1171_548' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [3/3] (2.45ns)   --->   "%mul_ln1171_549 = mul i15 %sext_ln1171_344, i15 32713"   --->   Operation 256 'mul' 'mul_ln1171_549' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [3/3] (2.45ns)   --->   "%mul_ln1171_550 = mul i15 %sext_ln1171_344, i15 32729"   --->   Operation 257 'mul' 'mul_ln1171_550' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1171_362 = sext i8 %mult_V_801"   --->   Operation 258 'sext' 'sext_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1171_366 = sext i8 %mult_V_801"   --->   Operation 259 'sext' 'sext_ln1171_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln1171_275 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_801, i4 0"   --->   Operation 260 'bitconcatenate' 'shl_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1171_369 = sext i12 %shl_ln1171_275"   --->   Operation 261 'sext' 'sext_ln1171_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (1.54ns)   --->   "%sub_ln1171_694 = sub i13 0, i13 %sext_ln1171_369"   --->   Operation 262 'sub' 'sub_ln1171_694' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [3/3] (2.45ns)   --->   "%mul_ln1171_551 = mul i14 %sext_ln1171_363, i14 16357"   --->   Operation 263 'mul' 'mul_ln1171_551' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [2/3] (2.45ns)   --->   "%mul_ln1171_552 = mul i14 %sext_ln1171_363, i14 29"   --->   Operation 264 'mul' 'mul_ln1171_552' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [3/3] (2.45ns)   --->   "%mul_ln1171_553 = mul i14 %sext_ln1171_363, i14 16355"   --->   Operation 265 'mul' 'mul_ln1171_553' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [3/3] (2.45ns)   --->   "%mul_ln1171_554 = mul i15 %sext_ln1171_362, i15 32726"   --->   Operation 266 'mul' 'mul_ln1171_554' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [3/3] (2.45ns)   --->   "%mul_ln1171_555 = mul i14 %sext_ln1171_363, i14 21"   --->   Operation 267 'mul' 'mul_ln1171_555' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [3/3] (2.45ns)   --->   "%mul_ln1171_556 = mul i15 %sext_ln1171_362, i15 32733"   --->   Operation 268 'mul' 'mul_ln1171_556' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [3/3] (2.45ns)   --->   "%mul_ln1171_557 = mul i13 %sext_ln1171_366, i13 8181"   --->   Operation 269 'mul' 'mul_ln1171_557' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [3/3] (2.45ns)   --->   "%mul_ln1171_558 = mul i14 %sext_ln1171_363, i14 22"   --->   Operation 270 'mul' 'mul_ln1171_558' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [3/3] (2.45ns)   --->   "%mul_ln1171_559 = mul i15 %sext_ln1171_362, i15 52"   --->   Operation 271 'mul' 'mul_ln1171_559' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [3/3] (2.45ns)   --->   "%mul_ln1171_560 = mul i14 %sext_ln1171_363, i14 16363"   --->   Operation 272 'mul' 'mul_ln1171_560' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [2/3] (2.45ns)   --->   "%mul_ln1171_561 = mul i14 %sext_ln1171_363, i14 26"   --->   Operation 273 'mul' 'mul_ln1171_561' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [3/3] (2.45ns)   --->   "%mul_ln1171_562 = mul i15 %sext_ln1171_362, i15 41"   --->   Operation 274 'mul' 'mul_ln1171_562' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [3/3] (2.45ns)   --->   "%mul_ln1171_563 = mul i14 %sext_ln1171_363, i14 16361"   --->   Operation 275 'mul' 'mul_ln1171_563' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [3/3] (2.45ns)   --->   "%mul_ln1171_564 = mul i15 %sext_ln1171_362, i15 42"   --->   Operation 276 'mul' 'mul_ln1171_564' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [3/3] (2.45ns)   --->   "%mul_ln1171_565 = mul i14 %sext_ln1171_363, i14 16365"   --->   Operation 277 'mul' 'mul_ln1171_565' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln717_311 = sext i8 %trunc_ln38_s"   --->   Operation 278 'sext' 'sext_ln717_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [3/3] (2.45ns)   --->   "%mul_ln1171_566 = mul i15 %sext_ln717_311, i15 41"   --->   Operation 279 'mul' 'mul_ln1171_566' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [2/3] (2.45ns)   --->   "%mul_ln1171_567 = mul i13 %sext_ln717_310, i13 8181"   --->   Operation 280 'mul' 'mul_ln1171_567' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [3/3] (2.45ns)   --->   "%mul_ln1171_568 = mul i13 %sext_ln717_310, i13 13"   --->   Operation 281 'mul' 'mul_ln1171_568' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [2/3] (2.45ns)   --->   "%mul_ln1171_569 = mul i14 %sext_ln717_308, i14 27"   --->   Operation 282 'mul' 'mul_ln1171_569' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [3/3] (2.45ns)   --->   "%mul_ln1171_570 = mul i14 %sext_ln717_308, i14 16355"   --->   Operation 283 'mul' 'mul_ln1171_570' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [2/3] (2.45ns)   --->   "%mul_ln1171_571 = mul i14 %sext_ln717_308, i14 16359"   --->   Operation 284 'mul' 'mul_ln1171_571' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [2/3] (2.45ns)   --->   "%mul_ln1171_572 = mul i14 %sext_ln717_308, i14 16362"   --->   Operation 285 'mul' 'mul_ln1171_572' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [2/3] (2.45ns)   --->   "%mul_ln1171_573 = mul i14 %sext_ln717_308, i14 16363"   --->   Operation 286 'mul' 'mul_ln1171_573' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [3/3] (2.45ns)   --->   "%mul_ln1171_574 = mul i13 %sext_ln717_310, i13 11"   --->   Operation 287 'mul' 'mul_ln1171_574' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [3/3] (2.45ns)   --->   "%mul_ln1171_575 = mul i15 %sext_ln717_311, i15 32729"   --->   Operation 288 'mul' 'mul_ln1171_575' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [3/3] (2.45ns)   --->   "%mul_ln1171_576 = mul i14 %sext_ln717_308, i14 19"   --->   Operation 289 'mul' 'mul_ln1171_576' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [3/3] (2.45ns)   --->   "%mul_ln1171_577 = mul i14 %sext_ln717_308, i14 16357"   --->   Operation 290 'mul' 'mul_ln1171_577' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%mult_V_929 = sext i8 %mult_V_929_1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 291 'sext' 'mult_V_929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1171_397 = sext i8 %mult_V_929_1"   --->   Operation 292 'sext' 'sext_ln1171_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1171_398 = sext i8 %mult_V_929_1"   --->   Operation 293 'sext' 'sext_ln1171_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [3/3] (2.45ns)   --->   "%mul_ln1171_578 = mul i14 %sext_ln1171_398, i14 16355"   --->   Operation 294 'mul' 'mul_ln1171_578' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [3/3] (2.45ns)   --->   "%mul_ln1171_579 = mul i16 %mult_V_929, i16 88"   --->   Operation 295 'mul' 'mul_ln1171_579' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [3/3] (2.45ns)   --->   "%mul_ln1171_580 = mul i15 %sext_ln1171_397, i15 55"   --->   Operation 296 'mul' 'mul_ln1171_580' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [3/3] (2.45ns)   --->   "%mul_ln1171_581 = mul i16 %mult_V_929, i16 99"   --->   Operation 297 'mul' 'mul_ln1171_581' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [3/3] (2.45ns)   --->   "%mul_ln1171_582 = mul i16 %mult_V_929, i16 65452"   --->   Operation 298 'mul' 'mul_ln1171_582' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [3/3] (2.45ns)   --->   "%mul_ln1171_583 = mul i14 %sext_ln1171_398, i14 21"   --->   Operation 299 'mul' 'mul_ln1171_583' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [3/3] (2.45ns)   --->   "%mul_ln1171_584 = mul i15 %sext_ln1171_397, i15 43"   --->   Operation 300 'mul' 'mul_ln1171_584' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [3/3] (2.45ns)   --->   "%mul_ln1171_585 = mul i14 %sext_ln1171_398, i14 16359"   --->   Operation 301 'mul' 'mul_ln1171_585' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [3/3] (2.45ns)   --->   "%mul_ln1171_586 = mul i15 %sext_ln1171_397, i15 54"   --->   Operation 302 'mul' 'mul_ln1171_586' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [3/3] (2.45ns)   --->   "%mul_ln1171_587 = mul i15 %sext_ln1171_397, i15 38"   --->   Operation 303 'mul' 'mul_ln1171_587' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [3/3] (2.45ns)   --->   "%mul_ln1171_588 = mul i14 %sext_ln1171_398, i14 16358"   --->   Operation 304 'mul' 'mul_ln1171_588' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [3/3] (2.45ns)   --->   "%mul_ln1171_589 = mul i15 %sext_ln1171_397, i15 32714"   --->   Operation 305 'mul' 'mul_ln1171_589' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [3/3] (2.45ns)   --->   "%mul_ln1171_591 = mul i16 %mult_V_929, i16 65432"   --->   Operation 306 'mul' 'mul_ln1171_591' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [3/3] (2.45ns)   --->   "%mul_ln1171_592 = mul i16 %mult_V_929, i16 65449"   --->   Operation 307 'mul' 'mul_ln1171_592' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [3/3] (2.45ns)   --->   "%mul_ln1171_593 = mul i14 %sext_ln1171_398, i14 25"   --->   Operation 308 'mul' 'mul_ln1171_593' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [3/3] (2.45ns)   --->   "%mul_ln1171_594 = mul i16 %mult_V_929, i16 95"   --->   Operation 309 'mul' 'mul_ln1171_594' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [3/3] (2.45ns)   --->   "%mul_ln1171_595 = mul i15 %sext_ln1171_397, i15 32722"   --->   Operation 310 'mul' 'mul_ln1171_595' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [3/3] (2.45ns)   --->   "%mul_ln1171_596 = mul i14 %sext_ln1171_398, i14 16357"   --->   Operation 311 'mul' 'mul_ln1171_596' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [3/3] (2.45ns)   --->   "%mul_ln1171_597 = mul i16 %mult_V_929, i16 108"   --->   Operation 312 'mul' 'mul_ln1171_597' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [3/3] (2.45ns)   --->   "%mul_ln1171_598 = mul i15 %sext_ln1171_397, i15 49"   --->   Operation 313 'mul' 'mul_ln1171_598' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [3/3] (2.45ns)   --->   "%mul_ln1171_599 = mul i15 %sext_ln1171_397, i15 32711"   --->   Operation 314 'mul' 'mul_ln1171_599' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [3/3] (2.45ns)   --->   "%mul_ln1171_600 = mul i16 %mult_V_929, i16 65417"   --->   Operation 315 'mul' 'mul_ln1171_600' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [2/3] (2.45ns)   --->   "%mul_ln1171_601 = mul i13 %sext_ln1171_395, i13 13"   --->   Operation 316 'mul' 'mul_ln1171_601' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [3/3] (2.45ns)   --->   "%mul_ln1171_602 = mul i16 %mult_V_929, i16 101"   --->   Operation 317 'mul' 'mul_ln1171_602' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [3/3] (2.45ns)   --->   "%mul_ln1171_603 = mul i16 %mult_V_929, i16 65414"   --->   Operation 318 'mul' 'mul_ln1171_603' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [3/3] (2.45ns)   --->   "%mul_ln1171_604 = mul i14 %sext_ln1171_398, i14 29"   --->   Operation 319 'mul' 'mul_ln1171_604' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [3/3] (2.45ns)   --->   "%mul_ln1171_605 = mul i16 %mult_V_929, i16 65457"   --->   Operation 320 'mul' 'mul_ln1171_605' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [3/3] (2.45ns)   --->   "%mul_ln1171_606 = mul i14 %sext_ln1171_416, i14 27"   --->   Operation 321 'mul' 'mul_ln1171_606' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [3/3] (2.45ns)   --->   "%mul_ln1171_607 = mul i14 %sext_ln1171_416, i14 21"   --->   Operation 322 'mul' 'mul_ln1171_607' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [2/3] (2.45ns)   --->   "%mul_ln1171_608 = mul i14 %sext_ln1171_416, i14 22"   --->   Operation 323 'mul' 'mul_ln1171_608' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [3/3] (2.45ns)   --->   "%mul_ln1171_609 = mul i15 %sext_ln1171_414, i15 32730"   --->   Operation 324 'mul' 'mul_ln1171_609' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [2/3] (2.45ns)   --->   "%mul_ln1171_610 = mul i15 %sext_ln1171_414, i15 32726"   --->   Operation 325 'mul' 'mul_ln1171_610' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [3/3] (2.45ns)   --->   "%mul_ln1171_611 = mul i15 %sext_ln1171_414, i15 61"   --->   Operation 326 'mul' 'mul_ln1171_611' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [3/3] (2.45ns)   --->   "%mul_ln1171_612 = mul i14 %sext_ln1171_416, i14 16359"   --->   Operation 327 'mul' 'mul_ln1171_612' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [2/3] (2.45ns)   --->   "%mul_ln1171_613 = mul i13 %sext_ln1171_413, i13 13"   --->   Operation 328 'mul' 'mul_ln1171_613' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [3/3] (2.45ns)   --->   "%mul_ln1171_614 = mul i15 %sext_ln1171_414, i15 45"   --->   Operation 329 'mul' 'mul_ln1171_614' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [2/3] (2.45ns)   --->   "%mul_ln1171_615 = mul i14 %sext_ln1171_416, i14 16358"   --->   Operation 330 'mul' 'mul_ln1171_615' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [3/3] (2.45ns)   --->   "%mul_ln1171_616 = mul i15 %sext_ln1171_414, i15 32727"   --->   Operation 331 'mul' 'mul_ln1171_616' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [2/3] (2.45ns)   --->   "%mul_ln1171_617 = mul i13 %sext_ln1171_413, i13 11"   --->   Operation 332 'mul' 'mul_ln1171_617' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [3/3] (2.45ns)   --->   "%mul_ln1171_618 = mul i15 %sext_ln1171_414, i15 32722"   --->   Operation 333 'mul' 'mul_ln1171_618' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [3/3] (2.45ns)   --->   "%mul_ln1171_619 = mul i13 %sext_ln1171_413, i13 8179"   --->   Operation 334 'mul' 'mul_ln1171_619' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [2/3] (2.45ns)   --->   "%mul_ln1171_620 = mul i14 %sext_ln1171_416, i14 25"   --->   Operation 335 'mul' 'mul_ln1171_620' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [2/3] (2.45ns)   --->   "%mul_ln1171_621 = mul i14 %sext_ln1171_416, i14 23"   --->   Operation 336 'mul' 'mul_ln1171_621' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [3/3] (2.45ns)   --->   "%mul_ln1171_622 = mul i15 %sext_ln1171_414, i15 32710"   --->   Operation 337 'mul' 'mul_ln1171_622' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.13>
ST_3 : Operation 338 [3/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %sext_ln1171_171, i15 32722"   --->   Operation 338 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_12, i5 0"   --->   Operation 339 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1171_174 = sext i13 %shl_ln4"   --->   Operation 340 'sext' 'sext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i14 0, i14 %sext_ln1171_174"   --->   Operation 341 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [2/3] (2.45ns)   --->   "%mul_ln1171_377 = mul i14 %sext_ln1171_166, i14 16355"   --->   Operation 342 'mul' 'mul_ln1171_377' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [2/3] (2.45ns)   --->   "%mul_ln1171_378 = mul i14 %sext_ln1171_166, i14 16365"   --->   Operation 343 'mul' 'mul_ln1171_378' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [2/3] (2.45ns)   --->   "%mul_ln1171_379 = mul i13 %sext_ln1171_169, i13 8181"   --->   Operation 344 'mul' 'mul_ln1171_379' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln1171_226 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_12, i4 0"   --->   Operation 345 'bitconcatenate' 'shl_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1171_181 = sext i12 %shl_ln1171_226"   --->   Operation 346 'sext' 'sext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [2/3] (2.45ns)   --->   "%mul_ln1171_380 = mul i13 %sext_ln1171_169, i13 13"   --->   Operation 347 'mul' 'mul_ln1171_380' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [2/3] (2.45ns)   --->   "%mul_ln1171_381 = mul i15 %sext_ln1171_171, i15 35"   --->   Operation 348 'mul' 'mul_ln1171_381' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [2/3] (2.45ns)   --->   "%mul_ln1171_382 = mul i14 %sext_ln1171_166, i14 16359"   --->   Operation 349 'mul' 'mul_ln1171_382' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [2/3] (2.45ns)   --->   "%mul_ln1171_383 = mul i14 %sext_ln1171_166, i14 21"   --->   Operation 350 'mul' 'mul_ln1171_383' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [2/3] (2.45ns)   --->   "%mul_ln1171_384 = mul i14 %sext_ln1171_166, i14 19"   --->   Operation 351 'mul' 'mul_ln1171_384' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (1.54ns)   --->   "%sub_ln1171_504 = sub i13 0, i13 %sext_ln1171_181"   --->   Operation 352 'sub' 'sub_ln1171_504' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln717_887 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_504, i32 1, i32 12"   --->   Operation 353 'partselect' 'trunc_ln717_887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i7 %mult_V_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [3/3] (2.45ns)   --->   "%mul_ln1171_385 = mul i15 %sext_ln1171_171, i15 32710"   --->   Operation 355 'mul' 'mul_ln1171_385' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [2/3] (2.45ns)   --->   "%mul_ln1171_386 = mul i14 %sext_ln1171_166, i14 16363"   --->   Operation 356 'mul' 'mul_ln1171_386' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [3/3] (2.45ns)   --->   "%mul_ln1171_387 = mul i15 %sext_ln1171_171, i15 38"   --->   Operation 357 'mul' 'mul_ln1171_387' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [3/3] (2.45ns)   --->   "%mul_ln1171_388 = mul i15 %sext_ln1171_171, i15 37"   --->   Operation 358 'mul' 'mul_ln1171_388' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [3/3] (2.45ns)   --->   "%mul_ln1171_389 = mul i15 %sext_ln1171_171, i15 47"   --->   Operation 359 'mul' 'mul_ln1171_389' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_66 = sext i8 %mult_V_66_1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 360 'sext' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [3/3] (2.45ns)   --->   "%mul_ln1171_390 = mul i16 %mult_V_66, i16 65466"   --->   Operation 361 'mul' 'mul_ln1171_390' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln1171_228 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_66_1, i3 0"   --->   Operation 362 'bitconcatenate' 'shl_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1171_196 = sext i11 %shl_ln1171_228"   --->   Operation 363 'sext' 'sext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (1.48ns)   --->   "%sub_ln1171_511 = sub i12 0, i12 %sext_ln1171_196"   --->   Operation 364 'sub' 'sub_ln1171_511' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln717_900 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_511, i32 1, i32 11"   --->   Operation 365 'partselect' 'trunc_ln717_900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [2/3] (2.45ns)   --->   "%mul_ln1171_391 = mul i14 %sext_ln1171_192, i14 16365"   --->   Operation 366 'mul' 'mul_ln1171_391' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln1171_229 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_66_1, i4 0"   --->   Operation 367 'bitconcatenate' 'shl_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1171_197 = sext i12 %shl_ln1171_229"   --->   Operation 368 'sext' 'sext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [2/3] (2.45ns)   --->   "%mul_ln1171_392 = mul i13 %sext_ln1171_189, i13 11"   --->   Operation 369 'mul' 'mul_ln1171_392' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [3/3] (2.45ns)   --->   "%mul_ln1171_393 = mul i14 %sext_ln1171_192, i14 16363"   --->   Operation 370 'mul' 'mul_ln1171_393' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [2/3] (2.45ns)   --->   "%mul_ln1171_394 = mul i13 %sext_ln1171_189, i13 8181"   --->   Operation 371 'mul' 'mul_ln1171_394' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [2/3] (2.45ns)   --->   "%mul_ln1171_395 = mul i13 %sext_ln1171_189, i13 8179"   --->   Operation 372 'mul' 'mul_ln1171_395' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (1.54ns)   --->   "%sub_ln1171_516 = sub i13 0, i13 %sext_ln1171_197"   --->   Operation 373 'sub' 'sub_ln1171_516' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [2/3] (2.45ns)   --->   "%mul_ln1171_396 = mul i13 %sext_ln1171_189, i13 13"   --->   Operation 374 'mul' 'mul_ln1171_396' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [3/3] (2.45ns)   --->   "%mul_ln1171_397 = mul i14 %sext_ln1171_192, i14 16355"   --->   Operation 375 'mul' 'mul_ln1171_397' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (1.54ns)   --->   "%add_ln1171_41 = add i13 %sext_ln1171_197, i13 %sext_ln1171_189"   --->   Operation 376 'add' 'add_ln1171_41' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln717_917 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_41, i32 1, i32 12"   --->   Operation 377 'partselect' 'trunc_ln717_917' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [3/3] (2.45ns)   --->   "%mul_ln1171_398 = mul i14 %sext_ln1171_192, i14 16361"   --->   Operation 378 'mul' 'mul_ln1171_398' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [2/3] (2.45ns)   --->   "%mul_ln1171_399 = mul i14 %sext_ln1171_192, i14 26"   --->   Operation 379 'mul' 'mul_ln1171_399' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [2/3] (2.45ns)   --->   "%mul_ln1171_400 = mul i15 %sext_ln1171_188, i15 35"   --->   Operation 380 'mul' 'mul_ln1171_400' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [2/3] (2.45ns)   --->   "%mul_ln1171_401 = mul i14 %sext_ln1171_192, i14 23"   --->   Operation 381 'mul' 'mul_ln1171_401' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [2/3] (2.45ns)   --->   "%mul_ln1171_402 = mul i15 %sext_ln1171_188, i15 37"   --->   Operation 382 'mul' 'mul_ln1171_402' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [3/3] (2.45ns)   --->   "%mul_ln1171_403 = mul i16 %mult_V_66, i16 86"   --->   Operation 383 'mul' 'mul_ln1171_403' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%mult_V_154 = sext i8 %mult_V_154_1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 384 'sext' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln717_181 = sext i8 %mult_V_154_1"   --->   Operation 385 'sext' 'sext_ln717_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [3/3] (2.45ns)   --->   "%mul_ln1171_404 = mul i16 %mult_V_154, i16 65465"   --->   Operation 386 'mul' 'mul_ln1171_404' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [2/3] (2.45ns)   --->   "%mul_ln1171_405 = mul i15 %sext_ln717_183, i15 32709"   --->   Operation 387 'mul' 'mul_ln1171_405' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%mult_V_136 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_154_1, i3 0"   --->   Operation 388 'bitconcatenate' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1171_212 = sext i11 %mult_V_136"   --->   Operation 389 'sext' 'sext_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [3/3] (2.45ns)   --->   "%mul_ln1171_406 = mul i15 %sext_ln717_183, i15 32730"   --->   Operation 390 'mul' 'mul_ln1171_406' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [2/3] (2.45ns)   --->   "%mul_ln1171_407 = mul i15 %sext_ln717_183, i15 32713"   --->   Operation 391 'mul' 'mul_ln1171_407' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [3/3] (2.45ns)   --->   "%mul_ln1171_408 = mul i15 %sext_ln717_183, i15 46"   --->   Operation 392 'mul' 'mul_ln1171_408' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [2/3] (2.45ns)   --->   "%mul_ln1171_409 = mul i15 %sext_ln717_183, i15 32723"   --->   Operation 393 'mul' 'mul_ln1171_409' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [2/3] (2.45ns)   --->   "%mul_ln1171_410 = mul i15 %sext_ln717_183, i15 32729"   --->   Operation 394 'mul' 'mul_ln1171_410' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [3/3] (2.45ns)   --->   "%mul_ln1171_411 = mul i16 %mult_V_154, i16 95"   --->   Operation 395 'mul' 'mul_ln1171_411' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [2/3] (2.45ns)   --->   "%mul_ln1171_412 = mul i14 %sext_ln717_180, i14 19"   --->   Operation 396 'mul' 'mul_ln1171_412' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [3/3] (2.45ns)   --->   "%mul_ln1171_413 = mul i16 %mult_V_154, i16 111"   --->   Operation 397 'mul' 'mul_ln1171_413' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [2/3] (2.45ns)   --->   "%mul_ln1171_414 = mul i14 %sext_ln717_180, i14 29"   --->   Operation 398 'mul' 'mul_ln1171_414' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [3/3] (2.45ns)   --->   "%mul_ln1171_415 = mul i16 %mult_V_154, i16 65467"   --->   Operation 399 'mul' 'mul_ln1171_415' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [2/3] (2.45ns)   --->   "%mul_ln1171_416 = mul i15 %sext_ln717_183, i15 59"   --->   Operation 400 'mul' 'mul_ln1171_416' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [3/3] (2.45ns)   --->   "%mul_ln1171_417 = mul i15 %sext_ln717_183, i15 32724"   --->   Operation 401 'mul' 'mul_ln1171_417' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [2/3] (2.45ns)   --->   "%mul_ln1171_418 = mul i14 %sext_ln717_180, i14 25"   --->   Operation 402 'mul' 'mul_ln1171_418' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [2/3] (2.45ns)   --->   "%mul_ln1171_419 = mul i15 %sext_ln717_183, i15 32733"   --->   Operation 403 'mul' 'mul_ln1171_419' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [3/3] (2.45ns)   --->   "%mul_ln1171_420 = mul i15 %sext_ln717_183, i15 53"   --->   Operation 404 'mul' 'mul_ln1171_420' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (1.48ns)   --->   "%add_ln1171_47 = add i12 %sext_ln1171_212, i12 %sext_ln717_181"   --->   Operation 405 'add' 'add_ln1171_47' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln717_962 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_47, i32 1, i32 11"   --->   Operation 406 'partselect' 'trunc_ln717_962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [2/3] (2.45ns)   --->   "%mul_ln1171_421 = mul i13 %sext_ln717_179, i13 8181"   --->   Operation 407 'mul' 'mul_ln1171_421' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [2/3] (2.45ns)   --->   "%mul_ln1171_422 = mul i15 %sext_ln717_183, i15 32725"   --->   Operation 408 'mul' 'mul_ln1171_422' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [2/3] (2.45ns)   --->   "%mul_ln1171_423 = mul i14 %sext_ln717_180, i14 26"   --->   Operation 409 'mul' 'mul_ln1171_423' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [2/3] (2.45ns)   --->   "%mul_ln1171_424 = mul i15 %sext_ln717_183, i15 50"   --->   Operation 410 'mul' 'mul_ln1171_424' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%r_V_3 = sext i8 %trunc_ln1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 411 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1171_223 = sext i8 %trunc_ln1"   --->   Operation 412 'sext' 'sext_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [2/3] (2.45ns)   --->   "%mul_ln1171_425 = mul i14 %sext_ln1171_224, i14 16361"   --->   Operation 413 'mul' 'mul_ln1171_425' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1, i2 0"   --->   Operation 414 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1171_433 = sext i10 %tmp_28"   --->   Operation 415 'sext' 'sext_ln1171_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (1.41ns)   --->   "%sub_ln1171_766 = sub i11 %sext_ln1171_223, i11 %sext_ln1171_433"   --->   Operation 416 'sub' 'sub_ln1171_766' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln717_970 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_766, i32 1, i32 10"   --->   Operation 417 'partselect' 'trunc_ln717_970' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [3/3] (2.45ns)   --->   "%mul_ln1171_426 = mul i15 %sext_ln1171_222, i15 32714"   --->   Operation 418 'mul' 'mul_ln1171_426' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [3/3] (2.45ns)   --->   "%mul_ln1171_427 = mul i16 %r_V_3, i16 65451"   --->   Operation 419 'mul' 'mul_ln1171_427' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [2/3] (2.45ns)   --->   "%mul_ln1171_428 = mul i14 %sext_ln1171_224, i14 16355"   --->   Operation 420 'mul' 'mul_ln1171_428' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [3/3] (2.45ns)   --->   "%mul_ln1171_429 = mul i16 %r_V_3, i16 65411"   --->   Operation 421 'mul' 'mul_ln1171_429' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [3/3] (2.45ns)   --->   "%mul_ln1171_430 = mul i15 %sext_ln1171_222, i15 42"   --->   Operation 422 'mul' 'mul_ln1171_430' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [3/3] (2.45ns)   --->   "%mul_ln1171_431 = mul i13 %sext_ln1171_221, i13 13"   --->   Operation 423 'mul' 'mul_ln1171_431' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [2/3] (2.45ns)   --->   "%mul_ln1171_432 = mul i15 %sext_ln1171_222, i15 32730"   --->   Operation 424 'mul' 'mul_ln1171_432' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [2/3] (2.45ns)   --->   "%mul_ln1171_433 = mul i14 %sext_ln1171_224, i14 19"   --->   Operation 425 'mul' 'mul_ln1171_433' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [2/3] (2.45ns)   --->   "%mul_ln1171_434 = mul i13 %sext_ln1171_221, i13 8179"   --->   Operation 426 'mul' 'mul_ln1171_434' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [3/3] (2.45ns)   --->   "%mul_ln1171_435 = mul i15 %sext_ln1171_222, i15 46"   --->   Operation 427 'mul' 'mul_ln1171_435' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [3/3] (2.45ns)   --->   "%mul_ln1171_436 = mul i15 %sext_ln1171_222, i15 32716"   --->   Operation 428 'mul' 'mul_ln1171_436' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [3/3] (2.45ns)   --->   "%mul_ln1171_437 = mul i14 %sext_ln1171_224, i14 16365"   --->   Operation 429 'mul' 'mul_ln1171_437' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_542 = sub i11 0, i11 %sext_ln1171_433"   --->   Operation 430 'sub' 'sub_ln1171_542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 431 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_543 = sub i11 %sub_ln1171_542, i11 %sext_ln1171_223"   --->   Operation 431 'sub' 'sub_ln1171_543' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln717_985 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_543, i32 1, i32 10"   --->   Operation 432 'partselect' 'trunc_ln717_985' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [3/3] (2.45ns)   --->   "%mul_ln1171_438 = mul i15 %sext_ln1171_222, i15 32709"   --->   Operation 433 'mul' 'mul_ln1171_438' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [3/3] (2.45ns)   --->   "%mul_ln1171_439 = mul i16 %r_V_3, i16 90"   --->   Operation 434 'mul' 'mul_ln1171_439' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [3/3] (2.45ns)   --->   "%mul_ln1171_440 = mul i16 %r_V_3, i16 98"   --->   Operation 435 'mul' 'mul_ln1171_440' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [2/3] (2.45ns)   --->   "%mul_ln1171_441 = mul i15 %sext_ln1171_222, i15 53"   --->   Operation 436 'mul' 'mul_ln1171_441' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [3/3] (2.45ns)   --->   "%mul_ln1171_442 = mul i16 %r_V_3, i16 65448"   --->   Operation 437 'mul' 'mul_ln1171_442' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [2/3] (2.45ns)   --->   "%mul_ln1171_443 = mul i14 %sext_ln1171_224, i14 26"   --->   Operation 438 'mul' 'mul_ln1171_443' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [3/3] (2.45ns)   --->   "%mul_ln1171_444 = mul i16 %r_V_3, i16 84"   --->   Operation 439 'mul' 'mul_ln1171_444' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [3/3] (2.45ns)   --->   "%mul_ln1171_445 = mul i15 %sext_ln1171_222, i15 39"   --->   Operation 440 'mul' 'mul_ln1171_445' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [2/3] (2.45ns)   --->   "%mul_ln1171_446 = mul i15 %sext_ln1171_222, i15 32724"   --->   Operation 441 'mul' 'mul_ln1171_446' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [2/3] (2.45ns)   --->   "%mul_ln1171_447 = mul i15 %sext_ln1171_222, i15 37"   --->   Operation 442 'mul' 'mul_ln1171_447' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [2/3] (2.45ns)   --->   "%mul_ln1171_448 = mul i14 %sext_ln1171_224, i14 16358"   --->   Operation 443 'mul' 'mul_ln1171_448' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [2/3] (2.45ns)   --->   "%mul_ln1171_449 = mul i15 %sext_ln1171_222, i15 32722"   --->   Operation 444 'mul' 'mul_ln1171_449' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [3/3] (2.45ns)   --->   "%mul_ln1171_450 = mul i14 %sext_ln1171_224, i14 25"   --->   Operation 445 'mul' 'mul_ln1171_450' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%mult_V_286 = sext i8 %mult_V_286_2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 446 'sext' 'mult_V_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%shl_ln1171_244 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_286_2, i4 0"   --->   Operation 447 'bitconcatenate' 'shl_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1171_243 = sext i12 %shl_ln1171_244"   --->   Operation 448 'sext' 'sext_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 449 [3/3] (2.45ns)   --->   "%mul_ln1171_451 = mul i13 %sext_ln1171_240, i13 11"   --->   Operation 449 'mul' 'mul_ln1171_451' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_286_2, i3 0"   --->   Operation 450 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln1171_437 = sext i11 %tmp_29"   --->   Operation 451 'sext' 'sext_ln1171_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [2/3] (2.45ns)   --->   "%mul_ln1171_452 = mul i15 %sext_ln1171_239, i15 32710"   --->   Operation 452 'mul' 'mul_ln1171_452' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (1.54ns)   --->   "%add_ln1171_53 = add i13 %sext_ln1171_243, i13 %sext_ln1171_240"   --->   Operation 453 'add' 'add_ln1171_53' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln717_1010 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_53, i32 1, i32 12"   --->   Operation 454 'partselect' 'trunc_ln717_1010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%shl_ln1171_246 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_286_2, i5 0"   --->   Operation 455 'bitconcatenate' 'shl_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1171_247 = sext i13 %shl_ln1171_246"   --->   Operation 456 'sext' 'sext_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1171_249 = sext i11 %tmp_29"   --->   Operation 457 'sext' 'sext_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (1.53ns)   --->   "%sub_ln1171_557 = sub i14 %sext_ln1171_249, i14 %sext_ln1171_247"   --->   Operation 458 'sub' 'sub_ln1171_557' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln717_1011 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_557, i32 1, i32 13"   --->   Operation 459 'partselect' 'trunc_ln717_1011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [2/3] (2.45ns)   --->   "%mul_ln1171_453 = mul i14 %sext_ln1171_237, i14 23"   --->   Operation 460 'mul' 'mul_ln1171_453' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [2/3] (2.45ns)   --->   "%mul_ln1171_454 = mul i15 %sext_ln1171_239, i15 32724"   --->   Operation 461 'mul' 'mul_ln1171_454' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (1.53ns)   --->   "%sub_ln1171_558 = sub i14 0, i14 %sext_ln1171_247"   --->   Operation 462 'sub' 'sub_ln1171_558' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln717_1014 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_558, i32 1, i32 13"   --->   Operation 463 'partselect' 'trunc_ln717_1014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [3/3] (2.45ns)   --->   "%mul_ln1171_455 = mul i15 %sext_ln1171_239, i15 39"   --->   Operation 464 'mul' 'mul_ln1171_455' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [2/3] (2.45ns)   --->   "%mul_ln1171_456 = mul i15 %sext_ln1171_239, i15 50"   --->   Operation 465 'mul' 'mul_ln1171_456' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [3/3] (2.45ns)   --->   "%mul_ln1171_457 = mul i15 %sext_ln1171_239, i15 32733"   --->   Operation 466 'mul' 'mul_ln1171_457' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [3/3] (2.45ns)   --->   "%mul_ln1171_458 = mul i14 %sext_ln1171_237, i14 26"   --->   Operation 467 'mul' 'mul_ln1171_458' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (1.48ns)   --->   "%sub_ln1171_560 = sub i12 0, i12 %sext_ln1171_437"   --->   Operation 468 'sub' 'sub_ln1171_560' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%mult_V_279 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_286_2, i1 0"   --->   Operation 469 'bitconcatenate' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [2/3] (2.45ns)   --->   "%mul_ln1171_459 = mul i14 %sext_ln1171_237, i14 27"   --->   Operation 470 'mul' 'mul_ln1171_459' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln1171_250 = sext i9 %mult_V_279"   --->   Operation 471 'sext' 'sext_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [3/3] (2.45ns)   --->   "%mul_ln1171_460 = mul i16 %mult_V_286, i16 76"   --->   Operation 472 'mul' 'mul_ln1171_460' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [2/3] (2.45ns)   --->   "%mul_ln1171_461 = mul i14 %sext_ln1171_237, i14 16365"   --->   Operation 473 'mul' 'mul_ln1171_461' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [3/3] (2.45ns)   --->   "%mul_ln1171_462 = mul i15 %sext_ln1171_239, i15 49"   --->   Operation 474 'mul' 'mul_ln1171_462' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [3/3] (2.45ns)   --->   "%mul_ln1171_463 = mul i16 %mult_V_286, i16 67"   --->   Operation 475 'mul' 'mul_ln1171_463' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (1.53ns)   --->   "%sub_ln1171_564 = sub i14 %sext_ln1171_247, i14 %sext_ln1171_249"   --->   Operation 476 'sub' 'sub_ln1171_564' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln717_1028 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_564, i32 1, i32 13"   --->   Operation 477 'partselect' 'trunc_ln717_1028' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [2/3] (2.45ns)   --->   "%mul_ln1171_464 = mul i15 %sext_ln1171_239, i15 43"   --->   Operation 478 'mul' 'mul_ln1171_464' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [3/3] (2.45ns)   --->   "%mul_ln1171_465 = mul i16 %mult_V_286, i16 65461"   --->   Operation 479 'mul' 'mul_ln1171_465' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [2/3] (2.45ns)   --->   "%mul_ln1171_466 = mul i13 %sext_ln1171_240, i13 8181"   --->   Operation 480 'mul' 'mul_ln1171_466' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [3/3] (2.45ns)   --->   "%mul_ln1171_467 = mul i15 %sext_ln1171_239, i15 42"   --->   Operation 481 'mul' 'mul_ln1171_467' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln717_1034 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_560, i32 1, i32 11"   --->   Operation 482 'partselect' 'trunc_ln717_1034' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [3/3] (2.45ns)   --->   "%mul_ln1171_468 = mul i15 %sext_ln1171_239, i15 37"   --->   Operation 483 'mul' 'mul_ln1171_468' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [2/3] (2.45ns)   --->   "%mul_ln1171_469 = mul i15 %sext_ln1171_239, i15 61"   --->   Operation 484 'mul' 'mul_ln1171_469' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (1.48ns)   --->   "%sub_ln1171_568 = sub i12 %sext_ln1171_437, i12 %sext_ln1171_250"   --->   Operation 485 'sub' 'sub_ln1171_568' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln717_1039 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_568, i32 1, i32 11"   --->   Operation 486 'partselect' 'trunc_ln717_1039' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [2/3] (2.45ns)   --->   "%mul_ln1171_470 = mul i14 %sext_ln1171_237, i14 16363"   --->   Operation 487 'mul' 'mul_ln1171_470' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [2/3] (2.45ns)   --->   "%mul_ln1171_471 = mul i15 %sext_ln1171_239, i15 47"   --->   Operation 488 'mul' 'mul_ln1171_471' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%mult_V_374 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_328, i1 0"   --->   Operation 489 'bitconcatenate' 'mult_V_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1171_261 = sext i9 %mult_V_374"   --->   Operation 490 'sext' 'sext_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 491 [3/3] (2.45ns)   --->   "%mul_ln1171_472 = mul i14 %sext_ln1171_257, i14 16355"   --->   Operation 491 'mul' 'mul_ln1171_472' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [3/3] (2.45ns)   --->   "%mul_ln1171_473 = mul i15 %sext_ln1171_256, i15 32717"   --->   Operation 492 'mul' 'mul_ln1171_473' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%shl_ln1171_249 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_328, i4 0"   --->   Operation 493 'bitconcatenate' 'shl_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1171_263 = sext i12 %shl_ln1171_249"   --->   Operation 494 'sext' 'sext_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (1.54ns)   --->   "%sub_ln1171_571 = sub i13 %sext_ln1171_263, i13 %sext_ln1171_261"   --->   Operation 495 'sub' 'sub_ln1171_571' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln717_1047 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_571, i32 1, i32 12"   --->   Operation 496 'partselect' 'trunc_ln717_1047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (1.54ns)   --->   "%sub_ln1171_577 = sub i13 0, i13 %sext_ln1171_263"   --->   Operation 497 'sub' 'sub_ln1171_577' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln717_1056 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_577, i32 1, i32 12"   --->   Operation 498 'partselect' 'trunc_ln717_1056' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 499 [3/3] (2.45ns)   --->   "%mul_ln1171_474 = mul i15 %sext_ln1171_256, i15 42"   --->   Operation 499 'mul' 'mul_ln1171_474' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [3/3] (2.45ns)   --->   "%mul_ln1171_475 = mul i14 %sext_ln1171_257, i14 27"   --->   Operation 500 'mul' 'mul_ln1171_475' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [2/3] (2.45ns)   --->   "%mul_ln1171_476 = mul i14 %sext_ln1171_257, i14 25"   --->   Operation 501 'mul' 'mul_ln1171_476' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [3/3] (2.45ns)   --->   "%mul_ln1171_477 = mul i15 %sext_ln1171_256, i15 45"   --->   Operation 502 'mul' 'mul_ln1171_477' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [2/3] (2.45ns)   --->   "%mul_ln1171_478 = mul i15 %sext_ln1171_256, i15 41"   --->   Operation 503 'mul' 'mul_ln1171_478' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [2/3] (2.45ns)   --->   "%mul_ln1171_479 = mul i14 %sext_ln1171_257, i14 29"   --->   Operation 504 'mul' 'mul_ln1171_479' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [2/3] (2.45ns)   --->   "%mul_ln1171_480 = mul i13 %sext_ln1171_254, i13 8179"   --->   Operation 505 'mul' 'mul_ln1171_480' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [2/3] (2.45ns)   --->   "%mul_ln1171_481 = mul i15 %sext_ln1171_256, i15 32731"   --->   Operation 506 'mul' 'mul_ln1171_481' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln1171_251 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_420, i3 0"   --->   Operation 507 'bitconcatenate' 'shl_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1171_270 = sext i11 %shl_ln1171_251"   --->   Operation 508 'sext' 'sext_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 509 [2/3] (2.45ns)   --->   "%mul_ln1171_482 = mul i14 %sext_ln717_281, i14 16361"   --->   Operation 509 'mul' 'mul_ln1171_482' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln1171_252 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_420, i4 0"   --->   Operation 510 'bitconcatenate' 'shl_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1171_274 = sext i12 %shl_ln1171_252"   --->   Operation 511 'sext' 'sext_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (1.54ns)   --->   "%sub_ln1171_587 = sub i13 0, i13 %sext_ln1171_274"   --->   Operation 512 'sub' 'sub_ln1171_587' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%shl_ln1171_253 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_420, i1 0"   --->   Operation 513 'bitconcatenate' 'shl_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1171_277 = sext i9 %shl_ln1171_253"   --->   Operation 514 'sext' 'sext_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (1.54ns)   --->   "%sub_ln1171_589 = sub i13 %sext_ln1171_277, i13 %sext_ln1171_274"   --->   Operation 515 'sub' 'sub_ln1171_589' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln717_1077 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_589, i32 1, i32 12"   --->   Operation 516 'partselect' 'trunc_ln717_1077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [2/3] (2.45ns)   --->   "%mul_ln1171_483 = mul i15 %sext_ln717_279, i15 32724"   --->   Operation 517 'mul' 'mul_ln1171_483' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [2/3] (2.45ns)   --->   "%mul_ln1171_484 = mul i13 %sext_ln717_278, i13 8181"   --->   Operation 518 'mul' 'mul_ln1171_484' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/3] (2.45ns)   --->   "%mul_ln1171_485 = mul i13 %sext_ln717_278, i13 13"   --->   Operation 519 'mul' 'mul_ln1171_485' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln717_1082 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_485, i32 1, i32 12"   --->   Operation 520 'partselect' 'trunc_ln717_1082' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 521 [2/3] (2.45ns)   --->   "%mul_ln1171_486 = mul i14 %sext_ln717_281, i14 16358"   --->   Operation 521 'mul' 'mul_ln1171_486' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [2/3] (2.45ns)   --->   "%mul_ln1171_487 = mul i15 %sext_ln717_279, i15 38"   --->   Operation 522 'mul' 'mul_ln1171_487' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (1.48ns)   --->   "%sub_ln1171_596 = sub i12 0, i12 %sext_ln1171_270"   --->   Operation 523 'sub' 'sub_ln1171_596' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 524 [2/3] (2.45ns)   --->   "%mul_ln1171_488 = mul i15 %sext_ln717_279, i15 39"   --->   Operation 524 'mul' 'mul_ln1171_488' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln717_1095 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_596, i32 1, i32 11"   --->   Operation 525 'partselect' 'trunc_ln717_1095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 526 [2/3] (2.45ns)   --->   "%mul_ln1171_489 = mul i14 %sext_ln717_281, i14 25"   --->   Operation 526 'mul' 'mul_ln1171_489' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [2/3] (2.45ns)   --->   "%mul_ln1171_490 = mul i14 %sext_ln717_281, i14 16362"   --->   Operation 527 'mul' 'mul_ln1171_490' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [2/3] (2.45ns)   --->   "%mul_ln1171_491 = mul i13 %sext_ln717_278, i13 11"   --->   Operation 528 'mul' 'mul_ln1171_491' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/3] (2.45ns)   --->   "%mul_ln1171_492 = mul i13 %sext_ln1171_284, i13 11"   --->   Operation 529 'mul' 'mul_ln1171_492' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln717_1104 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_492, i32 1, i32 12"   --->   Operation 530 'partselect' 'trunc_ln717_1104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 531 [2/3] (2.45ns)   --->   "%mul_ln1171_493 = mul i15 %sext_ln1171_281, i15 32716"   --->   Operation 531 'mul' 'mul_ln1171_493' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln1171_256 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_496, i4 0"   --->   Operation 532 'bitconcatenate' 'shl_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1171_287 = sext i12 %shl_ln1171_256"   --->   Operation 533 'sext' 'sext_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (1.54ns)   --->   "%sub_ln1171_605 = sub i13 0, i13 %sext_ln1171_287"   --->   Operation 534 'sub' 'sub_ln1171_605' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln1171_257 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_496, i5 0"   --->   Operation 535 'bitconcatenate' 'shl_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1171_291 = sext i13 %shl_ln1171_257"   --->   Operation 536 'sext' 'sext_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (1.53ns)   --->   "%sub_ln1171_607 = sub i14 0, i14 %sext_ln1171_291"   --->   Operation 537 'sub' 'sub_ln1171_607' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [2/3] (2.45ns)   --->   "%mul_ln1171_494 = mul i15 %sext_ln1171_281, i15 32723"   --->   Operation 538 'mul' 'mul_ln1171_494' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/3] (2.45ns)   --->   "%mul_ln1171_495 = mul i13 %sext_ln1171_284, i13 8179"   --->   Operation 539 'mul' 'mul_ln1171_495' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln717_1113 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_495, i32 1, i32 12"   --->   Operation 540 'partselect' 'trunc_ln717_1113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [2/3] (2.45ns)   --->   "%mul_ln1171_496 = mul i13 %sext_ln1171_284, i13 13"   --->   Operation 541 'mul' 'mul_ln1171_496' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [2/3] (2.45ns)   --->   "%mul_ln1171_497 = mul i15 %sext_ln1171_281, i15 35"   --->   Operation 542 'mul' 'mul_ln1171_497' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln717_1118 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_605, i32 1, i32 12"   --->   Operation 543 'partselect' 'trunc_ln717_1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [2/3] (2.45ns)   --->   "%mul_ln1171_498 = mul i15 %sext_ln1171_281, i15 32727"   --->   Operation 544 'mul' 'mul_ln1171_498' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [2/3] (2.45ns)   --->   "%mul_ln1171_499 = mul i14 %sext_ln1171_279, i14 16361"   --->   Operation 545 'mul' 'mul_ln1171_499' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [2/3] (2.45ns)   --->   "%mul_ln1171_500 = mul i14 %sext_ln1171_279, i14 25"   --->   Operation 546 'mul' 'mul_ln1171_500' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [2/3] (2.45ns)   --->   "%mul_ln1171_501 = mul i14 %sext_ln1171_279, i14 16358"   --->   Operation 547 'mul' 'mul_ln1171_501' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [3/3] (2.45ns)   --->   "%mul_ln1171_502 = mul i13 %sext_ln1171_284, i13 8181"   --->   Operation 548 'mul' 'mul_ln1171_502' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [2/3] (2.45ns)   --->   "%mul_ln1171_503 = mul i14 %sext_ln1171_279, i14 21"   --->   Operation 549 'mul' 'mul_ln1171_503' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [2/3] (2.45ns)   --->   "%mul_ln1171_504 = mul i13 %sext_ln1171_300, i13 8179"   --->   Operation 550 'mul' 'mul_ln1171_504' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/3] (2.45ns)   --->   "%mul_ln1171_505 = mul i14 %sext_ln1171_298, i14 16357"   --->   Operation 551 'mul' 'mul_ln1171_505' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln717_1142 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_505, i32 1, i32 13"   --->   Operation 552 'partselect' 'trunc_ln717_1142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_544, i2 0"   --->   Operation 553 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln1171_447 = sext i10 %tmp_30"   --->   Operation 554 'sext' 'sext_ln1171_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/3] (2.45ns)   --->   "%mul_ln1171_506 = mul i14 %sext_ln1171_298, i14 21"   --->   Operation 555 'mul' 'mul_ln1171_506' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln717_1144 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_506, i32 1, i32 13"   --->   Operation 556 'partselect' 'trunc_ln717_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/3] (2.45ns)   --->   "%mul_ln1171_507 = mul i14 %sext_ln1171_298, i14 23"   --->   Operation 557 'mul' 'mul_ln1171_507' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln717_1145 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_507, i32 1, i32 13"   --->   Operation 558 'partselect' 'trunc_ln717_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln1171_260 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_544, i5 0"   --->   Operation 559 'bitconcatenate' 'shl_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1171_305 = sext i13 %shl_ln1171_260"   --->   Operation 560 'sext' 'sext_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (1.53ns)   --->   "%sub_ln1171_624 = sub i14 0, i14 %sext_ln1171_305"   --->   Operation 561 'sub' 'sub_ln1171_624' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1171_307 = sext i10 %tmp_30"   --->   Operation 562 'sext' 'sext_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln717_1147 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_624, i32 1, i32 13"   --->   Operation 563 'partselect' 'trunc_ln717_1147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%mult_V_526 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_544, i4 0"   --->   Operation 564 'bitconcatenate' 'mult_V_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1171_309 = sext i12 %mult_V_526"   --->   Operation 565 'sext' 'sext_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/3] (2.45ns)   --->   "%mul_ln1171_508 = mul i14 %sext_ln1171_298, i14 19"   --->   Operation 566 'mul' 'mul_ln1171_508' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln717_1150 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_508, i32 1, i32 13"   --->   Operation 567 'partselect' 'trunc_ln717_1150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln1171_262 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_544, i1 0"   --->   Operation 568 'bitconcatenate' 'shl_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1171_312 = sext i9 %shl_ln1171_262"   --->   Operation 569 'sext' 'sext_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (1.54ns)   --->   "%sub_ln1171_629 = sub i13 %sext_ln1171_307, i13 %sext_ln1171_309"   --->   Operation 570 'sub' 'sub_ln1171_629' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln717_1153 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_629, i32 1, i32 12"   --->   Operation 571 'partselect' 'trunc_ln717_1153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [2/3] (2.45ns)   --->   "%mul_ln1171_509 = mul i13 %sext_ln1171_300, i13 8181"   --->   Operation 572 'mul' 'mul_ln1171_509' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (1.53ns)   --->   "%add_ln1171_65 = add i14 %sext_ln1171_305, i14 %sext_ln1171_298"   --->   Operation 573 'add' 'add_ln1171_65' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln717_1156 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_65, i32 1, i32 13"   --->   Operation 574 'partselect' 'trunc_ln717_1156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (1.41ns)   --->   "%sub_ln1171_631 = sub i11 0, i11 %sext_ln1171_447"   --->   Operation 575 'sub' 'sub_ln1171_631' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [3/3] (2.45ns)   --->   "%mul_ln1171_510 = mul i14 %sext_ln1171_298, i14 16359"   --->   Operation 576 'mul' 'mul_ln1171_510' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/3] (2.45ns)   --->   "%mul_ln1171_511 = mul i14 %sext_ln1171_298, i14 27"   --->   Operation 577 'mul' 'mul_ln1171_511' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln717_1160 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_511, i32 1, i32 13"   --->   Operation 578 'partselect' 'trunc_ln717_1160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 579 [2/3] (2.45ns)   --->   "%mul_ln1171_512 = mul i14 %sext_ln1171_298, i14 25"   --->   Operation 579 'mul' 'mul_ln1171_512' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (1.54ns)   --->   "%sub_ln1171_633 = sub i13 %sext_ln1171_309, i13 %sext_ln1171_312"   --->   Operation 580 'sub' 'sub_ln1171_633' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln717_1162 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_633, i32 1, i32 12"   --->   Operation 581 'partselect' 'trunc_ln717_1162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (1.54ns)   --->   "%add_ln1171_67 = add i13 %sext_ln1171_309, i13 %sext_ln1171_312"   --->   Operation 582 'add' 'add_ln1171_67' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln717_1163 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_67, i32 1, i32 12"   --->   Operation 583 'partselect' 'trunc_ln717_1163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 584 [2/3] (2.45ns)   --->   "%mul_ln1171_513 = mul i15 %sext_ln1171_296, i15 32727"   --->   Operation 584 'mul' 'mul_ln1171_513' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 585 [2/3] (2.45ns)   --->   "%mul_ln1171_514 = mul i13 %sext_ln1171_300, i13 11"   --->   Operation 585 'mul' 'mul_ln1171_514' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [2/3] (2.45ns)   --->   "%mul_ln1171_515 = mul i15 %sext_ln1171_296, i15 32723"   --->   Operation 586 'mul' 'mul_ln1171_515' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln717_1172 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_631, i32 1, i32 10"   --->   Operation 587 'partselect' 'trunc_ln717_1172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/3] (2.45ns)   --->   "%mul_ln1171_516 = mul i14 %sext_ln1171_298, i14 16362"   --->   Operation 588 'mul' 'mul_ln1171_516' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln717_1173 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_516, i32 1, i32 13"   --->   Operation 589 'partselect' 'trunc_ln717_1173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 590 [1/1] (1.54ns)   --->   "%add_ln1171_69 = add i13 %sext_ln1171_309, i13 %sext_ln1171_300"   --->   Operation 590 'add' 'add_ln1171_69' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln717_1174 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_69, i32 1, i32 12"   --->   Operation 591 'partselect' 'trunc_ln717_1174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [2/3] (2.45ns)   --->   "%mul_ln1171_517 = mul i14 %sext_ln1171_298, i14 29"   --->   Operation 592 'mul' 'mul_ln1171_517' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1171_314 = sext i8 %trunc_ln38_6"   --->   Operation 593 'sext' 'sext_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%mult_V_602 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_6, i1 0"   --->   Operation 594 'bitconcatenate' 'mult_V_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1171_320 = sext i9 %mult_V_602"   --->   Operation 595 'sext' 'sext_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (1.54ns)   --->   "%add_ln1171_71 = add i13 %sext_ln1171_319, i13 %sext_ln1171_317"   --->   Operation 596 'add' 'add_ln1171_71' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln717_1178 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_71, i32 1, i32 12"   --->   Operation 597 'partselect' 'trunc_ln717_1178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (1.53ns)   --->   "%sub_ln1171_642 = sub i13 %sub_ln1171_641, i13 %sext_ln1171_317"   --->   Operation 598 'sub' 'sub_ln1171_642' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln717_1180 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_642, i32 1, i32 12"   --->   Operation 599 'partselect' 'trunc_ln717_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 600 [1/3] (2.45ns)   --->   "%mul_ln1171_518 = mul i14 %sext_ln1171_316, i14 16362"   --->   Operation 600 'mul' 'mul_ln1171_518' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln717_1181 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_518, i32 1, i32 13"   --->   Operation 601 'partselect' 'trunc_ln717_1181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (1.53ns)   --->   "%add_ln1171_72 = add i14 %sext_ln1171_323, i14 %sext_ln1171_316"   --->   Operation 602 'add' 'add_ln1171_72' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln717_1182 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_72, i32 1, i32 13"   --->   Operation 603 'partselect' 'trunc_ln717_1182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [2/3] (2.45ns)   --->   "%mul_ln1171_519 = mul i15 %sext_ln1171_315, i15 46"   --->   Operation 604 'mul' 'mul_ln1171_519' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 605 [1/1] (1.53ns)   --->   "%sub_ln1171_643 = sub i14 %sext_ln1171_323, i14 %sext_ln1171_316"   --->   Operation 605 'sub' 'sub_ln1171_643' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln717_1184 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_643, i32 1, i32 13"   --->   Operation 606 'partselect' 'trunc_ln717_1184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 607 [2/3] (2.45ns)   --->   "%mul_ln1171_520 = mul i14 %sext_ln1171_316, i14 16357"   --->   Operation 607 'mul' 'mul_ln1171_520' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 608 [1/3] (2.45ns)   --->   "%mul_ln1171_521 = mul i14 %sext_ln1171_316, i14 29"   --->   Operation 608 'mul' 'mul_ln1171_521' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln717_1186 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_521, i32 1, i32 13"   --->   Operation 609 'partselect' 'trunc_ln717_1186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln1171_265 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_6, i3 0"   --->   Operation 610 'bitconcatenate' 'shl_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln1171_324 = sext i11 %shl_ln1171_265"   --->   Operation 611 'sext' 'sext_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln1171_325 = sext i11 %shl_ln1171_265"   --->   Operation 612 'sext' 'sext_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (1.48ns)   --->   "%sub_ln1171_644 = sub i12 0, i12 %sext_ln1171_325"   --->   Operation 613 'sub' 'sub_ln1171_644' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln717_1187 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_644, i32 1, i32 11"   --->   Operation 614 'partselect' 'trunc_ln717_1187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 615 [1/3] (2.45ns)   --->   "%mul_ln1171_522 = mul i13 %sext_ln1171_317, i13 13"   --->   Operation 615 'mul' 'mul_ln1171_522' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln717_1188 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_522, i32 1, i32 12"   --->   Operation 616 'partselect' 'trunc_ln717_1188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (1.52ns)   --->   "%sub_ln1171_646 = sub i14 %sub_ln1171_645, i14 %sext_ln1171_324"   --->   Operation 617 'sub' 'sub_ln1171_646' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln717_1189 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_646, i32 1, i32 13"   --->   Operation 618 'partselect' 'trunc_ln717_1189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (1.53ns)   --->   "%sub_ln1171_649 = sub i14 %sext_ln1171_324, i14 %sext_ln1171_323"   --->   Operation 619 'sub' 'sub_ln1171_649' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln717_1192 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_649, i32 1, i32 13"   --->   Operation 620 'partselect' 'trunc_ln717_1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [2/3] (2.45ns)   --->   "%mul_ln1171_523 = mul i14 %sext_ln1171_316, i14 16365"   --->   Operation 621 'mul' 'mul_ln1171_523' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [2/3] (2.45ns)   --->   "%mul_ln1171_524 = mul i13 %sext_ln1171_317, i13 11"   --->   Operation 622 'mul' 'mul_ln1171_524' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (1.48ns)   --->   "%sub_ln1171_650 = sub i12 %sext_ln1171_320, i12 %sext_ln1171_325"   --->   Operation 623 'sub' 'sub_ln1171_650' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln717_1195 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_650, i32 1, i32 11"   --->   Operation 624 'partselect' 'trunc_ln717_1195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%shl_ln1171_266 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_6, i2 0"   --->   Operation 625 'bitconcatenate' 'shl_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1171_326 = sext i10 %shl_ln1171_266"   --->   Operation 626 'sext' 'sext_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (1.41ns)   --->   "%sub_ln1171_652 = sub i11 %sext_ln1171_326, i11 %sext_ln1171_314"   --->   Operation 627 'sub' 'sub_ln1171_652' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln717_1197 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_652, i32 1, i32 10"   --->   Operation 628 'partselect' 'trunc_ln717_1197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (1.54ns)   --->   "%sub_ln1171_781 = sub i13 %sext_ln1171_317, i13 %sext_ln1171_319"   --->   Operation 629 'sub' 'sub_ln1171_781' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln717_1198 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_781, i32 1, i32 12"   --->   Operation 630 'partselect' 'trunc_ln717_1198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 631 [2/3] (2.45ns)   --->   "%mul_ln1171_525 = mul i15 %sext_ln1171_315, i15 59"   --->   Operation 631 'mul' 'mul_ln1171_525' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (1.41ns)   --->   "%add_ln1171_73 = add i11 %sext_ln1171_326, i11 %sext_ln1171_314"   --->   Operation 632 'add' 'add_ln1171_73' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln717_1200 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln1171_73, i32 1, i32 10"   --->   Operation 633 'partselect' 'trunc_ln717_1200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [2/3] (2.45ns)   --->   "%mul_ln1171_526 = mul i14 %sext_ln1171_316, i14 19"   --->   Operation 634 'mul' 'mul_ln1171_526' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (1.52ns)   --->   "%sub_ln1171_653 = sub i14 %sub_ln1171_645, i14 %sext_ln1171_316"   --->   Operation 635 'sub' 'sub_ln1171_653' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln717_1202 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_653, i32 1, i32 13"   --->   Operation 636 'partselect' 'trunc_ln717_1202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [3/3] (2.45ns)   --->   "%mul_ln1171_527 = mul i14 %sext_ln1171_316, i14 26"   --->   Operation 637 'mul' 'mul_ln1171_527' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (1.53ns)   --->   "%sub_ln1171_782 = sub i14 %sext_ln1171_316, i14 %sext_ln1171_323"   --->   Operation 638 'sub' 'sub_ln1171_782' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln717_1204 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_782, i32 1, i32 13"   --->   Operation 639 'partselect' 'trunc_ln717_1204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (1.48ns)   --->   "%add_ln1171_74 = add i12 %sext_ln1171_325, i12 %sext_ln1171_320"   --->   Operation 640 'add' 'add_ln1171_74' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln717_1205 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_74, i32 1, i32 11"   --->   Operation 641 'partselect' 'trunc_ln717_1205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 642 [2/3] (2.45ns)   --->   "%mul_ln1171_528 = mul i14 %sext_ln1171_316, i14 22"   --->   Operation 642 'mul' 'mul_ln1171_528' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [2/3] (2.45ns)   --->   "%mul_ln1171_529 = mul i14 %sext_ln1171_316, i14 23"   --->   Operation 643 'mul' 'mul_ln1171_529' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [2/3] (2.45ns)   --->   "%mul_ln1171_530 = mul i15 %sext_ln1171_315, i15 32724"   --->   Operation 644 'mul' 'mul_ln1171_530' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln1171_331 = sext i8 %trunc_ln38_7"   --->   Operation 645 'sext' 'sext_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln1171_333 = sext i8 %trunc_ln38_7"   --->   Operation 646 'sext' 'sext_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%shl_ln1171_267 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_7, i3 0"   --->   Operation 647 'bitconcatenate' 'shl_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln1171_334 = sext i11 %shl_ln1171_267"   --->   Operation 648 'sext' 'sext_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln1171_335 = sext i11 %shl_ln1171_267"   --->   Operation 649 'sext' 'sext_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%shl_ln1171_268 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_7, i1 0"   --->   Operation 650 'bitconcatenate' 'shl_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1171_336 = sext i9 %shl_ln1171_268"   --->   Operation 651 'sext' 'sext_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln1171_337 = sext i9 %shl_ln1171_268"   --->   Operation 652 'sext' 'sext_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln1171_338 = sext i9 %shl_ln1171_268"   --->   Operation 653 'sext' 'sext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (1.48ns)   --->   "%sub_ln1171_654 = sub i12 %sext_ln1171_338, i12 %sext_ln1171_335"   --->   Operation 654 'sub' 'sub_ln1171_654' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln717_1210 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_654, i32 1, i32 11"   --->   Operation 655 'partselect' 'trunc_ln717_1210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (1.54ns)   --->   "%sub_ln1171_655 = sub i13 %sext_ln1171_337, i13 %sext_ln1171_339"   --->   Operation 656 'sub' 'sub_ln1171_655' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln717_1211 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_655, i32 1, i32 12"   --->   Operation 657 'partselect' 'trunc_ln717_1211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [2/3] (2.45ns)   --->   "%mul_ln1171_531 = mul i14 %sext_ln1171_330, i14 16357"   --->   Operation 658 'mul' 'mul_ln1171_531' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (1.48ns)   --->   "%add_ln1171_75 = add i12 %sext_ln1171_335, i12 %sext_ln1171_331"   --->   Operation 659 'add' 'add_ln1171_75' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln717_1213 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_75, i32 1, i32 11"   --->   Operation 660 'partselect' 'trunc_ln717_1213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%shl_ln1171_270 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_7, i5 0"   --->   Operation 661 'bitconcatenate' 'shl_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln1171_340 = sext i13 %shl_ln1171_270"   --->   Operation 662 'sext' 'sext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (1.53ns)   --->   "%sub_ln1171_656 = sub i14 %sext_ln1171_340, i14 %sext_ln1171_336"   --->   Operation 663 'sub' 'sub_ln1171_656' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln717_1214 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_656, i32 1, i32 13"   --->   Operation 664 'partselect' 'trunc_ln717_1214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (1.48ns)   --->   "%sub_ln1171_657 = sub i12 %sext_ln1171_335, i12 %sext_ln1171_331"   --->   Operation 665 'sub' 'sub_ln1171_657' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln717_1215 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_657, i32 1, i32 11"   --->   Operation 666 'partselect' 'trunc_ln717_1215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%mult_V_648 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_7, i2 0"   --->   Operation 667 'bitconcatenate' 'mult_V_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1171_341 = sext i10 %mult_V_648"   --->   Operation 668 'sext' 'sext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln1171_342 = sext i10 %mult_V_648"   --->   Operation 669 'sext' 'sext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln1171_343 = sext i10 %mult_V_648"   --->   Operation 670 'sext' 'sext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (1.41ns)   --->   "%sub_ln1171_658 = sub i11 0, i11 %sext_ln1171_343"   --->   Operation 671 'sub' 'sub_ln1171_658' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (1.48ns)   --->   "%sub_ln1171_659 = sub i11 %sub_ln1171_658, i11 %sext_ln1171_333"   --->   Operation 672 'sub' 'sub_ln1171_659' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln717_1216 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_659, i32 1, i32 10"   --->   Operation 673 'partselect' 'trunc_ln717_1216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (1.54ns)   --->   "%sub_ln1171_660 = sub i13 %sext_ln1171_339, i13 %sext_ln1171_342"   --->   Operation 674 'sub' 'sub_ln1171_660' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln717_1217 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_660, i32 1, i32 12"   --->   Operation 675 'partselect' 'trunc_ln717_1217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 676 [1/3] (2.45ns)   --->   "%mul_ln1171_532 = mul i14 %sext_ln1171_330, i14 26"   --->   Operation 676 'mul' 'mul_ln1171_532' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln717_1218 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_532, i32 1, i32 13"   --->   Operation 677 'partselect' 'trunc_ln717_1218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/3] (2.45ns)   --->   "%mul_ln1171_533 = mul i14 %sext_ln1171_330, i14 22"   --->   Operation 678 'mul' 'mul_ln1171_533' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln717_1219 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_533, i32 1, i32 13"   --->   Operation 679 'partselect' 'trunc_ln717_1219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (1.41ns)   --->   "%sub_ln1171_661 = sub i11 %sext_ln1171_343, i11 %sext_ln1171_333"   --->   Operation 680 'sub' 'sub_ln1171_661' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln717_1220 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_661, i32 1, i32 10"   --->   Operation 681 'partselect' 'trunc_ln717_1220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [2/3] (2.45ns)   --->   "%mul_ln1171_534 = mul i14 %sext_ln1171_330, i14 16358"   --->   Operation 682 'mul' 'mul_ln1171_534' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_662 = sub i12 0, i12 %sext_ln1171_335"   --->   Operation 683 'sub' 'sub_ln1171_662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 684 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_663 = sub i12 %sub_ln1171_662, i12 %sext_ln1171_338"   --->   Operation 684 'sub' 'sub_ln1171_663' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln717_1223 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_663, i32 1, i32 11"   --->   Operation 685 'partselect' 'trunc_ln717_1223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (1.54ns)   --->   "%add_ln1171_77 = add i13 %sext_ln1171_339, i13 %sext_ln1171_337"   --->   Operation 686 'add' 'add_ln1171_77' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln717_1224 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_77, i32 1, i32 12"   --->   Operation 687 'partselect' 'trunc_ln717_1224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 688 [2/3] (2.45ns)   --->   "%mul_ln1171_535 = mul i15 %sext_ln1171_328, i15 39"   --->   Operation 688 'mul' 'mul_ln1171_535' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/3] (2.45ns)   --->   "%mul_ln1171_536 = mul i13 %sext_ln1171_329, i13 11"   --->   Operation 689 'mul' 'mul_ln1171_536' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln717_1226 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_536, i32 1, i32 12"   --->   Operation 690 'partselect' 'trunc_ln717_1226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 691 [2/3] (2.45ns)   --->   "%mul_ln1171_537 = mul i15 %sext_ln1171_328, i15 32724"   --->   Operation 691 'mul' 'mul_ln1171_537' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 692 [2/3] (2.45ns)   --->   "%mul_ln1171_538 = mul i15 %sext_ln1171_328, i15 43"   --->   Operation 692 'mul' 'mul_ln1171_538' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (1.53ns)   --->   "%sub_ln1171_665 = sub i14 %sext_ln1171_336, i14 %sext_ln1171_340"   --->   Operation 693 'sub' 'sub_ln1171_665' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln717_1230 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_665, i32 1, i32 13"   --->   Operation 694 'partselect' 'trunc_ln717_1230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [2/3] (2.45ns)   --->   "%mul_ln1171_539 = mul i14 %sext_ln1171_330, i14 27"   --->   Operation 695 'mul' 'mul_ln1171_539' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (1.53ns)   --->   "%sub_ln1171_783 = sub i14 %sext_ln1171_330, i14 %sext_ln1171_340"   --->   Operation 696 'sub' 'sub_ln1171_783' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln717_1232 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_783, i32 1, i32 13"   --->   Operation 697 'partselect' 'trunc_ln717_1232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (1.53ns)   --->   "%sub_ln1171_666 = sub i14 %sext_ln1171_340, i14 %sext_ln1171_334"   --->   Operation 698 'sub' 'sub_ln1171_666' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln717_1233 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_666, i32 1, i32 13"   --->   Operation 699 'partselect' 'trunc_ln717_1233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 700 [1/1] (1.54ns)   --->   "%add_ln1171_78 = add i13 %sext_ln1171_339, i13 %sext_ln1171_342"   --->   Operation 700 'add' 'add_ln1171_78' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln717_1234 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_78, i32 1, i32 12"   --->   Operation 701 'partselect' 'trunc_ln717_1234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (1.53ns)   --->   "%sub_ln1171_667 = sub i13 %sub_ln1171_664, i13 %sext_ln1171_337"   --->   Operation 702 'sub' 'sub_ln1171_667' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln717_1235 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_667, i32 1, i32 12"   --->   Operation 703 'partselect' 'trunc_ln717_1235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (1.48ns)   --->   "%sub_ln1171_668 = sub i12 %sext_ln1171_335, i12 %sext_ln1171_338"   --->   Operation 704 'sub' 'sub_ln1171_668' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln717_1236 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_668, i32 1, i32 11"   --->   Operation 705 'partselect' 'trunc_ln717_1236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln717_1237 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_658, i32 1, i32 10"   --->   Operation 706 'partselect' 'trunc_ln717_1237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (1.53ns)   --->   "%sub_ln1171_669 = sub i13 %sub_ln1171_664, i13 %sext_ln1171_342"   --->   Operation 707 'sub' 'sub_ln1171_669' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln717_1238 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_669, i32 1, i32 12"   --->   Operation 708 'partselect' 'trunc_ln717_1238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (1.41ns)   --->   "%sub_ln1171_784 = sub i11 %sext_ln1171_333, i11 %sext_ln1171_343"   --->   Operation 709 'sub' 'sub_ln1171_784' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln717_1239 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_784, i32 1, i32 10"   --->   Operation 710 'partselect' 'trunc_ln717_1239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (1.53ns)   --->   "%sub_ln1171_670 = sub i14 %sext_ln1171_334, i14 %sext_ln1171_340"   --->   Operation 711 'sub' 'sub_ln1171_670' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln717_1240 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_670, i32 1, i32 13"   --->   Operation 712 'partselect' 'trunc_ln717_1240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_671 = sub i14 0, i14 %sext_ln1171_340"   --->   Operation 713 'sub' 'sub_ln1171_671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 714 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_672 = sub i14 %sub_ln1171_671, i14 %sext_ln1171_341"   --->   Operation 714 'sub' 'sub_ln1171_672' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln717_1241 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_672, i32 1, i32 13"   --->   Operation 715 'partselect' 'trunc_ln717_1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (1.48ns)   --->   "%sub_ln1171_785 = sub i12 %sext_ln1171_331, i12 %sext_ln1171_335"   --->   Operation 716 'sub' 'sub_ln1171_785' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln717_1242 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_785, i32 1, i32 11"   --->   Operation 717 'partselect' 'trunc_ln717_1242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (1.54ns)   --->   "%sub_ln1171_674 = sub i13 %sext_ln1171_339, i13 %sext_ln1171_337"   --->   Operation 718 'sub' 'sub_ln1171_674' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln717_1244 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_674, i32 1, i32 12"   --->   Operation 719 'partselect' 'trunc_ln717_1244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 720 [1/3] (2.45ns)   --->   "%mul_ln1171_540 = mul i14 %sext_ln1171_330, i14 16363"   --->   Operation 720 'mul' 'mul_ln1171_540' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln717_1245 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_540, i32 1, i32 13"   --->   Operation 721 'partselect' 'trunc_ln717_1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln1171_347 = sext i8 %mult_V_722"   --->   Operation 722 'sext' 'sext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln1171_348 = sext i8 %mult_V_722"   --->   Operation 723 'sext' 'sext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln1171_349 = sext i8 %mult_V_722"   --->   Operation 724 'sext' 'sext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln1171_350 = sext i11 %mult_V_709"   --->   Operation 725 'sext' 'sext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%shl_ln1171_272 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_722, i1 0"   --->   Operation 726 'bitconcatenate' 'shl_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln1171_352 = sext i9 %shl_ln1171_272"   --->   Operation 727 'sext' 'sext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1171_353 = sext i9 %shl_ln1171_272"   --->   Operation 728 'sext' 'sext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln1171_355 = sext i9 %shl_ln1171_272"   --->   Operation 729 'sext' 'sext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (1.48ns)   --->   "%sub_ln1171_675 = sub i12 %sext_ln1171_355, i12 %sext_ln1171_351"   --->   Operation 730 'sub' 'sub_ln1171_675' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln717_1246 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_675, i32 1, i32 11"   --->   Operation 731 'partselect' 'trunc_ln717_1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%shl_ln1171_273 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_722, i4 0"   --->   Operation 732 'bitconcatenate' 'shl_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln1171_357 = sext i12 %shl_ln1171_273"   --->   Operation 733 'sext' 'sext_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "%shl_ln1171_274 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_722, i2 0"   --->   Operation 734 'bitconcatenate' 'shl_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1171_358 = sext i10 %shl_ln1171_274"   --->   Operation 735 'sext' 'sext_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln1171_359 = sext i10 %shl_ln1171_274"   --->   Operation 736 'sext' 'sext_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln1171_360 = sext i10 %shl_ln1171_274"   --->   Operation 737 'sext' 'sext_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (1.54ns)   --->   "%sub_ln1171_676 = sub i13 %sext_ln1171_357, i13 %sext_ln1171_360"   --->   Operation 738 'sub' 'sub_ln1171_676' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln717_1247 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_676, i32 1, i32 12"   --->   Operation 739 'partselect' 'trunc_ln717_1247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (1.54ns)   --->   "%sub_ln1171_678 = sub i12 %sub_ln1171_677, i12 %sext_ln1171_355"   --->   Operation 740 'sub' 'sub_ln1171_678' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln717_1248 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_678, i32 1, i32 11"   --->   Operation 741 'partselect' 'trunc_ln717_1248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/3] (2.45ns)   --->   "%mul_ln1171_541 = mul i14 %sext_ln1171_346, i14 16363"   --->   Operation 742 'mul' 'mul_ln1171_541' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln717_1250 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_541, i32 1, i32 13"   --->   Operation 743 'partselect' 'trunc_ln717_1250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_722, i5 0"   --->   Operation 744 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln1171_453 = sext i13 %tmp_31"   --->   Operation 745 'sext' 'sext_ln1171_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (1.53ns)   --->   "%sub_ln1171_786 = sub i14 %sext_ln1171_346, i14 %sext_ln1171_453"   --->   Operation 746 'sub' 'sub_ln1171_786' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln717_1251 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_786, i32 1, i32 13"   --->   Operation 747 'partselect' 'trunc_ln717_1251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_680 = sub i13 0, i13 %sext_ln1171_357"   --->   Operation 748 'sub' 'sub_ln1171_680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 749 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_681 = sub i13 %sub_ln1171_680, i13 %sext_ln1171_345"   --->   Operation 749 'sub' 'sub_ln1171_681' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln717_1252 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_681, i32 1, i32 12"   --->   Operation 750 'partselect' 'trunc_ln717_1252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 751 [1/3] (2.45ns)   --->   "%mul_ln1171_542 = mul i14 %sext_ln1171_346, i14 23"   --->   Operation 751 'mul' 'mul_ln1171_542' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln717_1253 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_542, i32 1, i32 13"   --->   Operation 752 'partselect' 'trunc_ln717_1253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (1.54ns)   --->   "%sub_ln1171_682 = sub i12 %sub_ln1171_677, i12 %sext_ln1171_347"   --->   Operation 753 'sub' 'sub_ln1171_682' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln717_1254 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_682, i32 1, i32 11"   --->   Operation 754 'partselect' 'trunc_ln717_1254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (1.53ns)   --->   "%sub_ln1171_683 = sub i14 0, i14 %sext_ln1171_453"   --->   Operation 755 'sub' 'sub_ln1171_683' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln717_1255 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_683, i32 1, i32 13"   --->   Operation 756 'partselect' 'trunc_ln717_1255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_684 = sub i11 0, i11 %sext_ln1171_359"   --->   Operation 757 'sub' 'sub_ln1171_684' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 758 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_685 = sub i11 %sub_ln1171_684, i11 %sext_ln1171_349"   --->   Operation 758 'sub' 'sub_ln1171_685' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln717_1256 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_685, i32 1, i32 10"   --->   Operation 759 'partselect' 'trunc_ln717_1256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 760 [1/3] (2.45ns)   --->   "%mul_ln1171_543 = mul i14 %sext_ln1171_346, i14 21"   --->   Operation 760 'mul' 'mul_ln1171_543' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln717_1257 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_543, i32 1, i32 13"   --->   Operation 761 'partselect' 'trunc_ln717_1257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (1.41ns)   --->   "%sub_ln1171_787 = sub i11 %sext_ln1171_349, i11 %sext_ln1171_359"   --->   Operation 762 'sub' 'sub_ln1171_787' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln717_1258 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_787, i32 1, i32 10"   --->   Operation 763 'partselect' 'trunc_ln717_1258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (1.53ns)   --->   "%add_ln1171_79 = add i14 %sext_ln1171_453, i14 %sext_ln1171_346"   --->   Operation 764 'add' 'add_ln1171_79' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln717_1259 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_79, i32 1, i32 13"   --->   Operation 765 'partselect' 'trunc_ln717_1259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (1.53ns)   --->   "%sub_ln1171_686 = sub i14 %sext_ln1171_353, i14 %sext_ln1171_453"   --->   Operation 766 'sub' 'sub_ln1171_686' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln717_1260 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_686, i32 1, i32 13"   --->   Operation 767 'partselect' 'trunc_ln717_1260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 768 [2/3] (2.45ns)   --->   "%mul_ln1171_544 = mul i14 %sext_ln1171_346, i14 16365"   --->   Operation 768 'mul' 'mul_ln1171_544' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [2/3] (2.45ns)   --->   "%mul_ln1171_545 = mul i15 %sext_ln1171_344, i15 51"   --->   Operation 769 'mul' 'mul_ln1171_545' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/3] (2.45ns)   --->   "%mul_ln1171_546 = mul i13 %sext_ln1171_345, i13 13"   --->   Operation 770 'mul' 'mul_ln1171_546' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln717_1263 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_546, i32 1, i32 12"   --->   Operation 771 'partselect' 'trunc_ln717_1263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (1.41ns)   --->   "%sub_ln1171_687 = sub i11 %sext_ln1171_359, i11 %sext_ln1171_349"   --->   Operation 772 'sub' 'sub_ln1171_687' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln717_1264 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_687, i32 1, i32 10"   --->   Operation 773 'partselect' 'trunc_ln717_1264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (1.53ns)   --->   "%sub_ln1171_688 = sub i14 %sext_ln1171_453, i14 %sext_ln1171_350"   --->   Operation 774 'sub' 'sub_ln1171_688' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln717_1265 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_688, i32 1, i32 13"   --->   Operation 775 'partselect' 'trunc_ln717_1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 776 [2/3] (2.45ns)   --->   "%mul_ln1171_547 = mul i14 %sext_ln1171_346, i14 16361"   --->   Operation 776 'mul' 'mul_ln1171_547' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 777 [2/3] (2.45ns)   --->   "%mul_ln1171_548 = mul i15 %sext_ln1171_344, i15 32727"   --->   Operation 777 'mul' 'mul_ln1171_548' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 778 [1/1] (1.54ns)   --->   "%sub_ln1171_689 = sub i13 %sext_ln1171_357, i13 %sext_ln1171_345"   --->   Operation 778 'sub' 'sub_ln1171_689' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln717_1268 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_689, i32 1, i32 12"   --->   Operation 779 'partselect' 'trunc_ln717_1268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (1.54ns)   --->   "%sub_ln1171_690 = sub i13 %sext_ln1171_352, i13 %sext_ln1171_357"   --->   Operation 780 'sub' 'sub_ln1171_690' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln717_1269 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_690, i32 1, i32 12"   --->   Operation 781 'partselect' 'trunc_ln717_1269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (1.53ns)   --->   "%sub_ln1171_691 = sub i14 %sext_ln1171_358, i14 %sext_ln1171_453"   --->   Operation 782 'sub' 'sub_ln1171_691' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln717_1270 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_691, i32 1, i32 13"   --->   Operation 783 'partselect' 'trunc_ln717_1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 784 [1/1] (1.48ns)   --->   "%add_ln1171_80 = add i12 %sext_ln1171_351, i12 %sext_ln1171_355"   --->   Operation 784 'add' 'add_ln1171_80' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln717_1271 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_80, i32 1, i32 11"   --->   Operation 785 'partselect' 'trunc_ln717_1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln42_273 = sext i7 %mult_V_751" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'sext' 'sext_ln42_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (1.48ns)   --->   "%sub_ln1171_692 = sub i12 %sext_ln1171_351, i12 %sext_ln1171_347"   --->   Operation 787 'sub' 'sub_ln1171_692' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln717_1272 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_692, i32 1, i32 11"   --->   Operation 788 'partselect' 'trunc_ln717_1272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 789 [1/1] (1.48ns)   --->   "%sub_ln1171_788 = sub i12 %sext_ln1171_347, i12 %sext_ln1171_351"   --->   Operation 789 'sub' 'sub_ln1171_788' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln717_1273 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_788, i32 1, i32 11"   --->   Operation 790 'partselect' 'trunc_ln717_1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (1.30ns)   --->   "%sub_ln1171_693 = sub i9 0, i9 %sext_ln1171_348"   --->   Operation 791 'sub' 'sub_ln1171_693' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln717_1274 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_693, i32 1, i32 8"   --->   Operation 792 'partselect' 'trunc_ln717_1274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 793 [2/3] (2.45ns)   --->   "%mul_ln1171_549 = mul i15 %sext_ln1171_344, i15 32713"   --->   Operation 793 'mul' 'mul_ln1171_549' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 794 [1/1] (1.54ns)   --->   "%add_ln1171_81 = add i13 %sext_ln1171_357, i13 %sext_ln1171_360"   --->   Operation 794 'add' 'add_ln1171_81' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln717_1276 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_81, i32 1, i32 12"   --->   Operation 795 'partselect' 'trunc_ln717_1276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 796 [1/1] (1.48ns)   --->   "%add_ln1171_82 = add i12 %sext_ln1171_351, i12 %sext_ln1171_347"   --->   Operation 796 'add' 'add_ln1171_82' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln717_1277 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_82, i32 1, i32 11"   --->   Operation 797 'partselect' 'trunc_ln717_1277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 798 [2/3] (2.45ns)   --->   "%mul_ln1171_550 = mul i15 %sext_ln1171_344, i15 32729"   --->   Operation 798 'mul' 'mul_ln1171_550' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1171_368 = sext i8 %mult_V_801"   --->   Operation 799 'sext' 'sext_ln1171_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "%shl_ln1171_276 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_801, i1 0"   --->   Operation 800 'bitconcatenate' 'shl_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1171_370 = sext i9 %shl_ln1171_276"   --->   Operation 801 'sext' 'sext_ln1171_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1171_372 = sext i9 %shl_ln1171_276"   --->   Operation 802 'sext' 'sext_ln1171_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln1171_373 = sext i9 %shl_ln1171_276"   --->   Operation 803 'sext' 'sext_ln1171_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (1.53ns)   --->   "%sub_ln1171_695 = sub i13 %sub_ln1171_694, i13 %sext_ln1171_373"   --->   Operation 804 'sub' 'sub_ln1171_695' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln717_1279 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_695, i32 1, i32 12"   --->   Operation 805 'partselect' 'trunc_ln717_1279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%mult_V_769 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_801, i2 0"   --->   Operation 806 'bitconcatenate' 'mult_V_769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln42_275 = sext i10 %mult_V_769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'sext' 'sext_ln42_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln42_277 = sext i10 %mult_V_769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'sext' 'sext_ln42_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%shl_ln1171_277 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_801, i5 0"   --->   Operation 809 'bitconcatenate' 'shl_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln1171_374 = sext i13 %shl_ln1171_277"   --->   Operation 810 'sext' 'sext_ln1171_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_696 = sub i14 0, i14 %sext_ln1171_374"   --->   Operation 811 'sub' 'sub_ln1171_696' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 812 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_697 = sub i14 %sub_ln1171_696, i14 %sext_ln42_277"   --->   Operation 812 'sub' 'sub_ln1171_697' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln717_1280 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_697, i32 1, i32 13"   --->   Operation 813 'partselect' 'trunc_ln717_1280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns)   --->   "%shl_ln1171_278 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_801, i3 0"   --->   Operation 814 'bitconcatenate' 'shl_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1171_378 = sext i11 %shl_ln1171_278"   --->   Operation 815 'sext' 'sext_ln1171_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1171_379 = sext i11 %shl_ln1171_278"   --->   Operation 816 'sext' 'sext_ln1171_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (1.53ns)   --->   "%add_ln1171_83 = add i14 %sext_ln1171_374, i14 %sext_ln1171_379"   --->   Operation 817 'add' 'add_ln1171_83' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln717_1281 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_83, i32 1, i32 13"   --->   Operation 818 'partselect' 'trunc_ln717_1281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [2/3] (2.45ns)   --->   "%mul_ln1171_551 = mul i14 %sext_ln1171_363, i14 16357"   --->   Operation 819 'mul' 'mul_ln1171_551' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/3] (2.45ns)   --->   "%mul_ln1171_552 = mul i14 %sext_ln1171_363, i14 29"   --->   Operation 820 'mul' 'mul_ln1171_552' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln717_1283 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_552, i32 1, i32 13"   --->   Operation 821 'partselect' 'trunc_ln717_1283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 822 [2/3] (2.45ns)   --->   "%mul_ln1171_553 = mul i14 %sext_ln1171_363, i14 16355"   --->   Operation 822 'mul' 'mul_ln1171_553' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 823 [2/3] (2.45ns)   --->   "%mul_ln1171_554 = mul i15 %sext_ln1171_362, i15 32726"   --->   Operation 823 'mul' 'mul_ln1171_554' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (1.53ns)   --->   "%sub_ln1171_698 = sub i13 %sub_ln1171_694, i13 %sext_ln42_275"   --->   Operation 824 'sub' 'sub_ln1171_698' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln717_1286 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_698, i32 1, i32 12"   --->   Operation 825 'partselect' 'trunc_ln717_1286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [2/3] (2.45ns)   --->   "%mul_ln1171_555 = mul i14 %sext_ln1171_363, i14 21"   --->   Operation 826 'mul' 'mul_ln1171_555' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 827 [1/1] (1.54ns)   --->   "%sub_ln1171_699 = sub i13 %sext_ln1171_369, i13 %sext_ln1171_373"   --->   Operation 827 'sub' 'sub_ln1171_699' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln717_1288 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_699, i32 1, i32 12"   --->   Operation 828 'partselect' 'trunc_ln717_1288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 829 [1/1] (1.48ns)   --->   "%sub_ln1171_700 = sub i12 %sext_ln1171_372, i12 %sext_ln1171_378"   --->   Operation 829 'sub' 'sub_ln1171_700' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln717_1289 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_700, i32 1, i32 11"   --->   Operation 830 'partselect' 'trunc_ln717_1289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [2/3] (2.45ns)   --->   "%mul_ln1171_556 = mul i15 %sext_ln1171_362, i15 32733"   --->   Operation 831 'mul' 'mul_ln1171_556' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (1.53ns)   --->   "%add_ln1171_84 = add i14 %sext_ln1171_374, i14 %sext_ln1171_370"   --->   Operation 832 'add' 'add_ln1171_84' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln717_1293 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_84, i32 1, i32 13"   --->   Operation 833 'partselect' 'trunc_ln717_1293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 834 [2/3] (2.45ns)   --->   "%mul_ln1171_557 = mul i13 %sext_ln1171_366, i13 8181"   --->   Operation 834 'mul' 'mul_ln1171_557' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 835 [2/3] (2.45ns)   --->   "%mul_ln1171_558 = mul i14 %sext_ln1171_363, i14 22"   --->   Operation 835 'mul' 'mul_ln1171_558' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 836 [2/3] (2.45ns)   --->   "%mul_ln1171_559 = mul i15 %sext_ln1171_362, i15 52"   --->   Operation 836 'mul' 'mul_ln1171_559' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (1.53ns)   --->   "%sub_ln1171_790 = sub i14 %sext_ln1171_363, i14 %sext_ln1171_374"   --->   Operation 837 'sub' 'sub_ln1171_790' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln717_1297 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_790, i32 1, i32 13"   --->   Operation 838 'partselect' 'trunc_ln717_1297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 839 [1/1] (1.48ns)   --->   "%add_ln1171_85 = add i12 %sext_ln1171_378, i12 %sext_ln1171_372"   --->   Operation 839 'add' 'add_ln1171_85' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln717_1298 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_85, i32 1, i32 11"   --->   Operation 840 'partselect' 'trunc_ln717_1298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 841 [1/1] (1.53ns)   --->   "%sub_ln1171_702 = sub i14 %sext_ln1171_374, i14 %sext_ln42_277"   --->   Operation 841 'sub' 'sub_ln1171_702' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln717_1299 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_702, i32 1, i32 13"   --->   Operation 842 'partselect' 'trunc_ln717_1299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [2/3] (2.45ns)   --->   "%mul_ln1171_560 = mul i14 %sext_ln1171_363, i14 16363"   --->   Operation 843 'mul' 'mul_ln1171_560' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (1.54ns)   --->   "%add_ln1171_86 = add i13 %sext_ln1171_369, i13 %sext_ln1171_366"   --->   Operation 844 'add' 'add_ln1171_86' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln717_1301 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_86, i32 1, i32 12"   --->   Operation 845 'partselect' 'trunc_ln717_1301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 846 [1/3] (2.45ns)   --->   "%mul_ln1171_561 = mul i14 %sext_ln1171_363, i14 26"   --->   Operation 846 'mul' 'mul_ln1171_561' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln717_1302 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_561, i32 1, i32 13"   --->   Operation 847 'partselect' 'trunc_ln717_1302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [2/3] (2.45ns)   --->   "%mul_ln1171_562 = mul i15 %sext_ln1171_362, i15 41"   --->   Operation 848 'mul' 'mul_ln1171_562' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 849 [2/3] (2.45ns)   --->   "%mul_ln1171_563 = mul i14 %sext_ln1171_363, i14 16361"   --->   Operation 849 'mul' 'mul_ln1171_563' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 850 [1/1] (1.48ns)   --->   "%sub_ln1171_703 = sub i12 %sext_ln1171_378, i12 %sext_ln1171_368"   --->   Operation 850 'sub' 'sub_ln1171_703' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln717_1305 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_703, i32 1, i32 11"   --->   Operation 851 'partselect' 'trunc_ln717_1305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 852 [2/3] (2.45ns)   --->   "%mul_ln1171_564 = mul i15 %sext_ln1171_362, i15 42"   --->   Operation 852 'mul' 'mul_ln1171_564' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln42_282 = sext i7 %mult_V_815" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'sext' 'sext_ln42_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 854 [2/3] (2.45ns)   --->   "%mul_ln1171_565 = mul i14 %sext_ln1171_363, i14 16365"   --->   Operation 854 'mul' 'mul_ln1171_565' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 855 [1/1] (1.54ns)   --->   "%sub_ln1171_708 = sub i13 %sext_ln1171_369, i13 %sext_ln1171_366"   --->   Operation 855 'sub' 'sub_ln1171_708' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln717_1311 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_708, i32 1, i32 12"   --->   Operation 856 'partselect' 'trunc_ln717_1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 857 [1/1] (1.54ns)   --->   "%sub_ln1171_709 = sub i13 %sext_ln1171_373, i13 %sext_ln1171_369"   --->   Operation 857 'sub' 'sub_ln1171_709' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln717_1312 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_709, i32 1, i32 12"   --->   Operation 858 'partselect' 'trunc_ln717_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln717_309 = sext i8 %trunc_ln38_s"   --->   Operation 859 'sext' 'sext_ln717_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln42_284 = sext i7 %mult_V_832" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'sext' 'sext_ln42_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 861 [1/1] (0.00ns)   --->   "%shl_ln1171_279 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_s, i4 0"   --->   Operation 861 'bitconcatenate' 'shl_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln1171_381 = sext i12 %shl_ln1171_279"   --->   Operation 862 'sext' 'sext_ln1171_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 863 [1/1] (0.00ns)   --->   "%shl_ln1171_280 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_s, i2 0"   --->   Operation 863 'bitconcatenate' 'shl_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln1171_383 = sext i10 %shl_ln1171_280"   --->   Operation 864 'sext' 'sext_ln1171_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1171_384 = sext i10 %shl_ln1171_280"   --->   Operation 865 'sext' 'sext_ln1171_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 866 [1/1] (1.54ns)   --->   "%add_ln1171_87 = add i13 %sext_ln1171_381, i13 %sext_ln1171_384"   --->   Operation 866 'add' 'add_ln1171_87' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln717_1313 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_87, i32 1, i32 12"   --->   Operation 867 'partselect' 'trunc_ln717_1313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_s, i3 0"   --->   Operation 868 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1171_458 = sext i11 %tmp_32"   --->   Operation 869 'sext' 'sext_ln1171_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 870 [2/3] (2.45ns)   --->   "%mul_ln1171_566 = mul i15 %sext_ln717_311, i15 41"   --->   Operation 870 'mul' 'mul_ln1171_566' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 871 [1/3] (2.45ns)   --->   "%mul_ln1171_567 = mul i13 %sext_ln717_310, i13 8181"   --->   Operation 871 'mul' 'mul_ln1171_567' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln717_1316 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_567, i32 1, i32 12"   --->   Operation 872 'partselect' 'trunc_ln717_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 873 [2/3] (2.45ns)   --->   "%mul_ln1171_568 = mul i13 %sext_ln717_310, i13 13"   --->   Operation 873 'mul' 'mul_ln1171_568' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 874 [1/1] (1.30ns)   --->   "%sub_ln1171_711 = sub i9 0, i9 %sext_ln717_309"   --->   Operation 874 'sub' 'sub_ln1171_711' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln717_1319 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_711, i32 1, i32 8"   --->   Operation 875 'partselect' 'trunc_ln717_1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 876 [1/3] (2.45ns)   --->   "%mul_ln1171_569 = mul i14 %sext_ln717_308, i14 27"   --->   Operation 876 'mul' 'mul_ln1171_569' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln717_1320 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_569, i32 1, i32 13"   --->   Operation 877 'partselect' 'trunc_ln717_1320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 878 [2/3] (2.45ns)   --->   "%mul_ln1171_570 = mul i14 %sext_ln717_308, i14 16355"   --->   Operation 878 'mul' 'mul_ln1171_570' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 879 [1/3] (2.45ns)   --->   "%mul_ln1171_571 = mul i14 %sext_ln717_308, i14 16359"   --->   Operation 879 'mul' 'mul_ln1171_571' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln717_1322 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_571, i32 1, i32 13"   --->   Operation 880 'partselect' 'trunc_ln717_1322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 881 [1/1] (0.00ns)   --->   "%shl_ln1171_282 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_s, i5 0"   --->   Operation 881 'bitconcatenate' 'shl_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln1171_389 = sext i13 %shl_ln1171_282"   --->   Operation 882 'sext' 'sext_ln1171_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 883 [1/3] (2.45ns)   --->   "%mul_ln1171_572 = mul i14 %sext_ln717_308, i14 16362"   --->   Operation 883 'mul' 'mul_ln1171_572' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln717_1324 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_572, i32 1, i32 13"   --->   Operation 884 'partselect' 'trunc_ln717_1324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 885 [1/3] (2.45ns)   --->   "%mul_ln1171_573 = mul i14 %sext_ln717_308, i14 16363"   --->   Operation 885 'mul' 'mul_ln1171_573' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln717_1325 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_573, i32 1, i32 13"   --->   Operation 886 'partselect' 'trunc_ln717_1325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 887 [1/1] (1.41ns)   --->   "%sub_ln1171_714 = sub i11 0, i11 %sext_ln1171_383"   --->   Operation 887 'sub' 'sub_ln1171_714' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln717_1327 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_714, i32 1, i32 10"   --->   Operation 888 'partselect' 'trunc_ln717_1327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 889 [1/1] (1.48ns)   --->   "%sub_ln1171_715 = sub i12 0, i12 %sext_ln1171_458"   --->   Operation 889 'sub' 'sub_ln1171_715' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 890 [1/1] (0.00ns)   --->   "%trunc_ln717_1330 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_715, i32 1, i32 11"   --->   Operation 890 'partselect' 'trunc_ln717_1330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 891 [2/3] (2.45ns)   --->   "%mul_ln1171_574 = mul i13 %sext_ln717_310, i13 11"   --->   Operation 891 'mul' 'mul_ln1171_574' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 892 [2/3] (2.45ns)   --->   "%mul_ln1171_575 = mul i15 %sext_ln717_311, i15 32729"   --->   Operation 892 'mul' 'mul_ln1171_575' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 893 [2/3] (2.45ns)   --->   "%mul_ln1171_576 = mul i14 %sext_ln717_308, i14 19"   --->   Operation 893 'mul' 'mul_ln1171_576' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 894 [2/3] (2.45ns)   --->   "%mul_ln1171_577 = mul i14 %sext_ln717_308, i14 16357"   --->   Operation 894 'mul' 'mul_ln1171_577' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_722 = sub i14 0, i14 %sext_ln1171_389"   --->   Operation 895 'sub' 'sub_ln1171_722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 896 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_723 = sub i14 %sub_ln1171_722, i14 %sext_ln717_308"   --->   Operation 896 'sub' 'sub_ln1171_723' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln717_1341 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_723, i32 1, i32 13"   --->   Operation 897 'partselect' 'trunc_ln717_1341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (1.54ns)   --->   "%sub_ln1171_724 = sub i13 0, i13 %sext_ln1171_381"   --->   Operation 898 'sub' 'sub_ln1171_724' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln717_1342 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_724, i32 1, i32 12"   --->   Operation 899 'partselect' 'trunc_ln717_1342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 900 [2/3] (2.45ns)   --->   "%mul_ln1171_578 = mul i14 %sext_ln1171_398, i14 16355"   --->   Operation 900 'mul' 'mul_ln1171_578' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln1171_284 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %mult_V_929_1, i7 0"   --->   Operation 901 'bitconcatenate' 'shl_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln1171_399 = sext i15 %shl_ln1171_284"   --->   Operation 902 'sext' 'sext_ln1171_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [1/1] (1.53ns)   --->   "%sub_ln1171_727 = sub i16 0, i16 %sext_ln1171_399"   --->   Operation 903 'sub' 'sub_ln1171_727' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 904 [1/1] (0.00ns)   --->   "%mult_V_898 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %sub_ln1171_727, i32 1, i32 15"   --->   Operation 904 'partselect' 'mult_V_898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 905 [2/3] (2.45ns)   --->   "%mul_ln1171_579 = mul i16 %mult_V_929, i16 88"   --->   Operation 905 'mul' 'mul_ln1171_579' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 906 [2/3] (2.45ns)   --->   "%mul_ln1171_580 = mul i15 %sext_ln1171_397, i15 55"   --->   Operation 906 'mul' 'mul_ln1171_580' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_929_1, i3 0"   --->   Operation 907 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [2/3] (2.45ns)   --->   "%mul_ln1171_581 = mul i16 %mult_V_929, i16 99"   --->   Operation 908 'mul' 'mul_ln1171_581' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [2/3] (2.45ns)   --->   "%mul_ln1171_582 = mul i16 %mult_V_929, i16 65452"   --->   Operation 909 'mul' 'mul_ln1171_582' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [2/3] (2.45ns)   --->   "%mul_ln1171_583 = mul i14 %sext_ln1171_398, i14 21"   --->   Operation 910 'mul' 'mul_ln1171_583' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%shl_ln1171_285 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_929_1, i4 0"   --->   Operation 911 'bitconcatenate' 'shl_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln1171_400 = sext i12 %shl_ln1171_285"   --->   Operation 912 'sext' 'sext_ln1171_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln1171_401 = sext i12 %shl_ln1171_285"   --->   Operation 913 'sext' 'sext_ln1171_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 914 [1/1] (1.54ns)   --->   "%add_ln1171_90 = add i13 %sext_ln1171_401, i13 %sext_ln1171_395"   --->   Operation 914 'add' 'add_ln1171_90' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln717_1350 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_90, i32 1, i32 12"   --->   Operation 915 'partselect' 'trunc_ln717_1350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln1171_286 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %mult_V_929_1, i6 0"   --->   Operation 916 'bitconcatenate' 'shl_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln1171_402 = sext i14 %shl_ln1171_286"   --->   Operation 917 'sext' 'sext_ln1171_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%shl_ln1171_287 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_929_1, i1 0"   --->   Operation 918 'bitconcatenate' 'shl_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1171_403 = sext i9 %shl_ln1171_287"   --->   Operation 919 'sext' 'sext_ln1171_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 920 [2/3] (2.45ns)   --->   "%mul_ln1171_584 = mul i15 %sext_ln1171_397, i15 43"   --->   Operation 920 'mul' 'mul_ln1171_584' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln1171_406 = sext i11 %tmp_33"   --->   Operation 921 'sext' 'sext_ln1171_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 922 [2/3] (2.45ns)   --->   "%mul_ln1171_585 = mul i14 %sext_ln1171_398, i14 16359"   --->   Operation 922 'mul' 'mul_ln1171_585' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 923 [2/3] (2.45ns)   --->   "%mul_ln1171_586 = mul i15 %sext_ln1171_397, i15 54"   --->   Operation 923 'mul' 'mul_ln1171_586' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 924 [1/1] (1.53ns)   --->   "%sub_ln1171_733 = sub i16 %sext_ln1171_399, i16 %mult_V_929"   --->   Operation 924 'sub' 'sub_ln1171_733' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.00ns)   --->   "%mult_V_915 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %sub_ln1171_733, i32 1, i32 15"   --->   Operation 925 'partselect' 'mult_V_915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 926 [2/3] (2.45ns)   --->   "%mul_ln1171_587 = mul i15 %sext_ln1171_397, i15 38"   --->   Operation 926 'mul' 'mul_ln1171_587' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [2/3] (2.45ns)   --->   "%mul_ln1171_588 = mul i14 %sext_ln1171_398, i14 16358"   --->   Operation 927 'mul' 'mul_ln1171_588' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 928 [2/3] (2.45ns)   --->   "%mul_ln1171_589 = mul i15 %sext_ln1171_397, i15 32714"   --->   Operation 928 'mul' 'mul_ln1171_589' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 929 [3/3] (2.45ns)   --->   "%mul_ln1171_590 = mul i15 %sext_ln1171_397, i15 32723"   --->   Operation 929 'mul' 'mul_ln1171_590' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [2/3] (2.45ns)   --->   "%mul_ln1171_591 = mul i16 %mult_V_929, i16 65432"   --->   Operation 930 'mul' 'mul_ln1171_591' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (1.52ns)   --->   "%sub_ln1171_736 = sub i15 %sext_ln1171_402, i15 %sext_ln1171_406"   --->   Operation 931 'sub' 'sub_ln1171_736' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln717_1364 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_736, i32 1, i32 14"   --->   Operation 932 'partselect' 'trunc_ln717_1364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 933 [2/3] (2.45ns)   --->   "%mul_ln1171_592 = mul i16 %mult_V_929, i16 65449"   --->   Operation 933 'mul' 'mul_ln1171_592' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [2/3] (2.45ns)   --->   "%mul_ln1171_593 = mul i14 %sext_ln1171_398, i14 25"   --->   Operation 934 'mul' 'mul_ln1171_593' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [2/3] (2.45ns)   --->   "%mul_ln1171_594 = mul i16 %mult_V_929, i16 95"   --->   Operation 935 'mul' 'mul_ln1171_594' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 936 [2/3] (2.45ns)   --->   "%mul_ln1171_595 = mul i15 %sext_ln1171_397, i15 32722"   --->   Operation 936 'mul' 'mul_ln1171_595' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 937 [2/3] (2.45ns)   --->   "%mul_ln1171_596 = mul i14 %sext_ln1171_398, i14 16357"   --->   Operation 937 'mul' 'mul_ln1171_596' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 938 [2/3] (2.45ns)   --->   "%mul_ln1171_597 = mul i16 %mult_V_929, i16 108"   --->   Operation 938 'mul' 'mul_ln1171_597' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 939 [2/3] (2.45ns)   --->   "%mul_ln1171_598 = mul i15 %sext_ln1171_397, i15 49"   --->   Operation 939 'mul' 'mul_ln1171_598' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 940 [2/3] (2.45ns)   --->   "%mul_ln1171_599 = mul i15 %sext_ln1171_397, i15 32711"   --->   Operation 940 'mul' 'mul_ln1171_599' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 941 [2/3] (2.45ns)   --->   "%mul_ln1171_600 = mul i16 %mult_V_929, i16 65417"   --->   Operation 941 'mul' 'mul_ln1171_600' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (1.54ns)   --->   "%sub_ln1171_739 = sub i13 %sext_ln1171_403, i13 %sext_ln1171_401"   --->   Operation 942 'sub' 'sub_ln1171_739' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln717_1372 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_739, i32 1, i32 12"   --->   Operation 943 'partselect' 'trunc_ln717_1372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/3] (2.45ns)   --->   "%mul_ln1171_601 = mul i13 %sext_ln1171_395, i13 13"   --->   Operation 944 'mul' 'mul_ln1171_601' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln717_1374 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_601, i32 1, i32 12"   --->   Operation 945 'partselect' 'trunc_ln717_1374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 946 [1/1] (1.52ns)   --->   "%add_ln1171_94 = add i15 %sext_ln1171_402, i15 %sext_ln1171_400"   --->   Operation 946 'add' 'add_ln1171_94' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln717_1375 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %add_ln1171_94, i32 1, i32 14"   --->   Operation 947 'partselect' 'trunc_ln717_1375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [2/3] (2.45ns)   --->   "%mul_ln1171_602 = mul i16 %mult_V_929, i16 101"   --->   Operation 948 'mul' 'mul_ln1171_602' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [2/3] (2.45ns)   --->   "%mul_ln1171_603 = mul i16 %mult_V_929, i16 65414"   --->   Operation 949 'mul' 'mul_ln1171_603' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [2/3] (2.45ns)   --->   "%mul_ln1171_604 = mul i14 %sext_ln1171_398, i14 29"   --->   Operation 950 'mul' 'mul_ln1171_604' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 951 [2/3] (2.45ns)   --->   "%mul_ln1171_605 = mul i16 %mult_V_929, i16 65457"   --->   Operation 951 'mul' 'mul_ln1171_605' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 952 [2/3] (2.45ns)   --->   "%mul_ln1171_606 = mul i14 %sext_ln1171_416, i14 27"   --->   Operation 952 'mul' 'mul_ln1171_606' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 953 [2/3] (2.45ns)   --->   "%mul_ln1171_607 = mul i14 %sext_ln1171_416, i14 21"   --->   Operation 953 'mul' 'mul_ln1171_607' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 954 [1/3] (2.45ns)   --->   "%mul_ln1171_608 = mul i14 %sext_ln1171_416, i14 22"   --->   Operation 954 'mul' 'mul_ln1171_608' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln717_1381 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_608, i32 1, i32 13"   --->   Operation 955 'partselect' 'trunc_ln717_1381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%shl_ln1171_290 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1015, i1 0"   --->   Operation 956 'bitconcatenate' 'shl_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln1171_417 = sext i9 %shl_ln1171_290"   --->   Operation 957 'sext' 'sext_ln1171_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln1171_418 = sext i9 %shl_ln1171_290"   --->   Operation 958 'sext' 'sext_ln1171_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [2/3] (2.45ns)   --->   "%mul_ln1171_609 = mul i15 %sext_ln1171_414, i15 32730"   --->   Operation 959 'mul' 'mul_ln1171_609' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 960 [1/3] (2.45ns)   --->   "%mul_ln1171_610 = mul i15 %sext_ln1171_414, i15 32726"   --->   Operation 960 'mul' 'mul_ln1171_610' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln717_1384 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_610, i32 1, i32 14"   --->   Operation 961 'partselect' 'trunc_ln717_1384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 962 [1/1] (0.00ns)   --->   "%shl_ln1171_291 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_1015, i5 0"   --->   Operation 962 'bitconcatenate' 'shl_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln1171_420 = sext i13 %shl_ln1171_291"   --->   Operation 963 'sext' 'sext_ln1171_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 964 [1/1] (0.00ns)   --->   "%shl_ln1171_292 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1015, i2 0"   --->   Operation 964 'bitconcatenate' 'shl_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1171_421 = sext i10 %shl_ln1171_292"   --->   Operation 965 'sext' 'sext_ln1171_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln1171_424 = sext i10 %shl_ln1171_292"   --->   Operation 966 'sext' 'sext_ln1171_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 967 [1/1] (1.53ns)   --->   "%sub_ln1171_743 = sub i14 %sext_ln1171_424, i14 %sext_ln1171_420"   --->   Operation 967 'sub' 'sub_ln1171_743' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 968 [1/1] (0.00ns)   --->   "%trunc_ln717_1385 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_743, i32 1, i32 13"   --->   Operation 968 'partselect' 'trunc_ln717_1385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%shl_ln1171_293 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1015, i3 0"   --->   Operation 969 'bitconcatenate' 'shl_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln1171_427 = sext i11 %shl_ln1171_293"   --->   Operation 970 'sext' 'sext_ln1171_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 971 [1/1] (1.48ns)   --->   "%sub_ln1171_744 = sub i12 0, i12 %sext_ln1171_427"   --->   Operation 971 'sub' 'sub_ln1171_744' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln717_1386 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_744, i32 1, i32 11"   --->   Operation 972 'partselect' 'trunc_ln717_1386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.00ns)   --->   "%shl_ln1171_294 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_1015, i4 0"   --->   Operation 973 'bitconcatenate' 'shl_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln1171_428 = sext i12 %shl_ln1171_294"   --->   Operation 974 'sext' 'sext_ln1171_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (1.54ns)   --->   "%sub_ln1171_745 = sub i13 %sext_ln1171_428, i13 %sext_ln1171_413"   --->   Operation 975 'sub' 'sub_ln1171_745' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln717_1387 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_745, i32 1, i32 12"   --->   Operation 976 'partselect' 'trunc_ln717_1387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (1.53ns)   --->   "%sub_ln1171_746 = sub i14 0, i14 %sext_ln1171_420"   --->   Operation 977 'sub' 'sub_ln1171_746' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [2/3] (2.45ns)   --->   "%mul_ln1171_611 = mul i15 %sext_ln1171_414, i15 61"   --->   Operation 978 'mul' 'mul_ln1171_611' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (1.48ns)   --->   "%sub_ln1171_748 = sub i12 %sext_ln1171_427, i12 %sext_ln1171_418"   --->   Operation 979 'sub' 'sub_ln1171_748' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln717_1390 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_748, i32 1, i32 11"   --->   Operation 980 'partselect' 'trunc_ln717_1390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 981 [2/3] (2.45ns)   --->   "%mul_ln1171_612 = mul i14 %sext_ln1171_416, i14 16359"   --->   Operation 981 'mul' 'mul_ln1171_612' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/3] (2.45ns)   --->   "%mul_ln1171_613 = mul i13 %sext_ln1171_413, i13 13"   --->   Operation 982 'mul' 'mul_ln1171_613' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln717_1392 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_613, i32 1, i32 12"   --->   Operation 983 'partselect' 'trunc_ln717_1392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (1.48ns)   --->   "%add_ln1171_95 = add i12 %sext_ln1171_427, i12 %sext_ln1171_418"   --->   Operation 984 'add' 'add_ln1171_95' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln717_1393 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_95, i32 1, i32 11"   --->   Operation 985 'partselect' 'trunc_ln717_1393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 986 [2/3] (2.45ns)   --->   "%mul_ln1171_614 = mul i15 %sext_ln1171_414, i15 45"   --->   Operation 986 'mul' 'mul_ln1171_614' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 987 [1/3] (2.45ns)   --->   "%mul_ln1171_615 = mul i14 %sext_ln1171_416, i14 16358"   --->   Operation 987 'mul' 'mul_ln1171_615' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln717_1397 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_615, i32 1, i32 13"   --->   Operation 988 'partselect' 'trunc_ln717_1397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [2/3] (2.45ns)   --->   "%mul_ln1171_616 = mul i15 %sext_ln1171_414, i15 32727"   --->   Operation 989 'mul' 'mul_ln1171_616' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/3] (2.45ns)   --->   "%mul_ln1171_617 = mul i13 %sext_ln1171_413, i13 11"   --->   Operation 990 'mul' 'mul_ln1171_617' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln717_1399 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_617, i32 1, i32 12"   --->   Operation 991 'partselect' 'trunc_ln717_1399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [2/3] (2.45ns)   --->   "%mul_ln1171_618 = mul i15 %sext_ln1171_414, i15 32722"   --->   Operation 992 'mul' 'mul_ln1171_618' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (1.54ns)   --->   "%add_ln1171_97 = add i13 %sext_ln1171_428, i13 %sext_ln1171_417"   --->   Operation 993 'add' 'add_ln1171_97' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln717_1402 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_97, i32 1, i32 12"   --->   Operation 994 'partselect' 'trunc_ln717_1402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 995 [2/3] (2.45ns)   --->   "%mul_ln1171_619 = mul i13 %sext_ln1171_413, i13 8179"   --->   Operation 995 'mul' 'mul_ln1171_619' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (1.54ns)   --->   "%sub_ln1171_751 = sub i13 %sext_ln1171_421, i13 %sext_ln1171_428"   --->   Operation 996 'sub' 'sub_ln1171_751' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln717_1404 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_751, i32 1, i32 12"   --->   Operation 997 'partselect' 'trunc_ln717_1404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 998 [1/3] (2.45ns)   --->   "%mul_ln1171_620 = mul i14 %sext_ln1171_416, i14 25"   --->   Operation 998 'mul' 'mul_ln1171_620' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln717_1405 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_620, i32 1, i32 13"   --->   Operation 999 'partselect' 'trunc_ln717_1405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1000 [1/3] (2.45ns)   --->   "%mul_ln1171_621 = mul i14 %sext_ln1171_416, i14 23"   --->   Operation 1000 'mul' 'mul_ln1171_621' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln717_1408 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_621, i32 1, i32 13"   --->   Operation 1001 'partselect' 'trunc_ln717_1408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1002 [2/3] (2.45ns)   --->   "%mul_ln1171_622 = mul i15 %sext_ln1171_414, i15 32710"   --->   Operation 1002 'mul' 'mul_ln1171_622' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_753 = sub i13 0, i13 %sext_ln1171_428"   --->   Operation 1003 'sub' 'sub_ln1171_753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1004 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_754 = sub i13 %sub_ln1171_753, i13 %sext_ln1171_421"   --->   Operation 1004 'sub' 'sub_ln1171_754' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln717_1410 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_754, i32 1, i32 12"   --->   Operation 1005 'partselect' 'trunc_ln717_1410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1006 [1/1] (1.54ns)   --->   "%add_ln1171_99 = add i13 %sext_ln1171_428, i13 %sext_ln1171_421"   --->   Operation 1006 'add' 'add_ln1171_99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln717_1414 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_99, i32 1, i32 12"   --->   Operation 1007 'partselect' 'trunc_ln717_1414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (1.48ns)   --->   "%add_ln712_2080 = add i11 %sext_ln1171_349, i11 1248"   --->   Operation 1008 'add' 'add_ln712_2080' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1009 [1/1] (1.48ns)   --->   "%add_ln712_2300 = add i11 %sext_ln42, i11 1088"   --->   Operation 1009 'add' 'add_ln712_2300' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1010 [1/1] (1.31ns)   --->   "%add_ln712_2460 = add i8 %sext_ln42_273, i8 %sext_ln42_282"   --->   Operation 1010 'add' 'add_ln712_2460' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [1/1] (1.31ns)   --->   "%add_ln712_2539 = add i8 %sext_ln42_273, i8 %sext_ln42_284"   --->   Operation 1011 'add' 'add_ln712_2539' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.15>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i8 %mult_V_12"   --->   Operation 1012 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln1171_167 = sext i8 %mult_V_12"   --->   Operation 1013 'sext' 'sext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln1171_168 = sext i8 %mult_V_12"   --->   Operation 1014 'sext' 'sext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln1171_170 = sext i8 %mult_V_12"   --->   Operation 1015 'sext' 'sext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1016 [2/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %sext_ln1171_171, i15 32722"   --->   Operation 1016 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_12, i3 0"   --->   Operation 1017 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln1171_172 = sext i11 %tmp_s"   --->   Operation 1018 'sext' 'sext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (1.48ns)   --->   "%sub_ln1171_759 = sub i12 %sext_ln1171_170, i12 %sext_ln1171_172"   --->   Operation 1019 'sub' 'sub_ln1171_759' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_759, i32 1, i32 11"   --->   Operation 1020 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_12, i1 0"   --->   Operation 1021 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_12, i2 0"   --->   Operation 1022 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln1171_175 = sext i10 %shl_ln1171_s"   --->   Operation 1023 'sext' 'sext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1171_176 = sext i10 %shl_ln1171_s"   --->   Operation 1024 'sext' 'sext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln1171_177 = sext i10 %shl_ln1171_s"   --->   Operation 1025 'sext' 'sext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1026 [1/1] (1.52ns)   --->   "%sub_ln1171_493 = sub i14 %sub_ln1171, i14 %sext_ln1171_177"   --->   Operation 1026 'sub' 'sub_ln1171_493' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln717_868 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_493, i32 1, i32 13"   --->   Operation 1027 'partselect' 'trunc_ln717_868' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln1171_178 = sext i9 %shl_ln"   --->   Operation 1028 'sext' 'sext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1171_179 = sext i9 %shl_ln"   --->   Operation 1029 'sext' 'sext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1030 [1/3] (2.45ns)   --->   "%mul_ln1171_377 = mul i14 %sext_ln1171_166, i14 16355"   --->   Operation 1030 'mul' 'mul_ln1171_377' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln717_870 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_377, i32 1, i32 13"   --->   Operation 1031 'partselect' 'trunc_ln717_870' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1032 [1/3] (2.45ns)   --->   "%mul_ln1171_378 = mul i14 %sext_ln1171_166, i14 16365"   --->   Operation 1032 'mul' 'mul_ln1171_378' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln717_871 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_378, i32 1, i32 13"   --->   Operation 1033 'partselect' 'trunc_ln717_871' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1034 [1/3] (2.45ns)   --->   "%mul_ln1171_379 = mul i13 %sext_ln1171_169, i13 8181"   --->   Operation 1034 'mul' 'mul_ln1171_379' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln717_872 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_379, i32 1, i32 12"   --->   Operation 1035 'partselect' 'trunc_ln717_872' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1036 [1/1] (1.54ns)   --->   "%sub_ln1171_494 = sub i13 %sext_ln1171_176, i13 %sext_ln1171_181"   --->   Operation 1036 'sub' 'sub_ln1171_494' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln717_873 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_494, i32 1, i32 12"   --->   Operation 1037 'partselect' 'trunc_ln717_873' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1038 [1/3] (2.45ns)   --->   "%mul_ln1171_380 = mul i13 %sext_ln1171_169, i13 13"   --->   Operation 1038 'mul' 'mul_ln1171_380' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln717_874 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_380, i32 1, i32 12"   --->   Operation 1039 'partselect' 'trunc_ln717_874' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1040 [1/3] (2.45ns)   --->   "%mul_ln1171_381 = mul i15 %sext_ln1171_171, i15 35"   --->   Operation 1040 'mul' 'mul_ln1171_381' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln717_875 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_381, i32 1, i32 14"   --->   Operation 1041 'partselect' 'trunc_ln717_875' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln1171_183 = sext i11 %tmp_s"   --->   Operation 1042 'sext' 'sext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (1.54ns)   --->   "%sub_ln1171_496 = sub i13 %sext_ln1171_179, i13 %sext_ln1171_181"   --->   Operation 1043 'sub' 'sub_ln1171_496' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln717_877 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_496, i32 1, i32 12"   --->   Operation 1044 'partselect' 'trunc_ln717_877' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (1.54ns)   --->   "%sub_ln1171_497 = sub i13 %sext_ln1171_181, i13 %sext_ln1171_176"   --->   Operation 1045 'sub' 'sub_ln1171_497' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln717_878 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_497, i32 1, i32 12"   --->   Operation 1046 'partselect' 'trunc_ln717_878' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1047 [1/3] (2.45ns)   --->   "%mul_ln1171_382 = mul i14 %sext_ln1171_166, i14 16359"   --->   Operation 1047 'mul' 'mul_ln1171_382' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln717_879 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_382, i32 1, i32 13"   --->   Operation 1048 'partselect' 'trunc_ln717_879' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (1.52ns)   --->   "%sub_ln1171_498 = sub i14 %sub_ln1171, i14 %sext_ln1171_166"   --->   Operation 1049 'sub' 'sub_ln1171_498' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln717_880 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_498, i32 1, i32 13"   --->   Operation 1050 'partselect' 'trunc_ln717_880' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_499 = sub i11 0, i11 %sext_ln1171_175"   --->   Operation 1051 'sub' 'sub_ln1171_499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1052 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_500 = sub i11 %sub_ln1171_499, i11 %sext_ln1171"   --->   Operation 1052 'sub' 'sub_ln1171_500' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln717_881 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_500, i32 1, i32 10"   --->   Operation 1053 'partselect' 'trunc_ln717_881' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1054 [1/1] (1.53ns)   --->   "%sub_ln1171_501 = sub i14 %sext_ln1171_174, i14 %sext_ln1171_177"   --->   Operation 1054 'sub' 'sub_ln1171_501' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln717_882 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_501, i32 1, i32 13"   --->   Operation 1055 'partselect' 'trunc_ln717_882' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1056 [1/3] (2.45ns)   --->   "%mul_ln1171_383 = mul i14 %sext_ln1171_166, i14 21"   --->   Operation 1056 'mul' 'mul_ln1171_383' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln717_883 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_383, i32 1, i32 13"   --->   Operation 1057 'partselect' 'trunc_ln717_883' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1058 [1/1] (1.30ns)   --->   "%sub_ln1171_502 = sub i9 0, i9 %sext_ln1171_167"   --->   Operation 1058 'sub' 'sub_ln1171_502' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln717_884 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_502, i32 1, i32 8"   --->   Operation 1059 'partselect' 'trunc_ln717_884' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1060 [1/1] (0.00ns)   --->   "%shl_ln1171_227 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %mult_V_12, i6 0"   --->   Operation 1060 'bitconcatenate' 'shl_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln1171_185 = sext i14 %shl_ln1171_227"   --->   Operation 1061 'sext' 'sext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1062 [1/1] (1.52ns)   --->   "%sub_ln1171_503 = sub i15 %sext_ln1171_185, i15 %sext_ln1171_183"   --->   Operation 1062 'sub' 'sub_ln1171_503' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln717_885 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_503, i32 1, i32 14"   --->   Operation 1063 'partselect' 'trunc_ln717_885' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1064 [1/3] (2.45ns)   --->   "%mul_ln1171_384 = mul i14 %sext_ln1171_166, i14 19"   --->   Operation 1064 'mul' 'mul_ln1171_384' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln717_886 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_384, i32 1, i32 13"   --->   Operation 1065 'partselect' 'trunc_ln717_886' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1066 [2/3] (2.45ns)   --->   "%mul_ln1171_385 = mul i15 %sext_ln1171_171, i15 32710"   --->   Operation 1066 'mul' 'mul_ln1171_385' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1067 [1/1] (1.48ns)   --->   "%sub_ln1171_505 = sub i12 %sext_ln1171_178, i12 %sext_ln1171_172"   --->   Operation 1067 'sub' 'sub_ln1171_505' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln717_889 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_505, i32 1, i32 11"   --->   Operation 1068 'partselect' 'trunc_ln717_889' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1069 [1/3] (2.45ns)   --->   "%mul_ln1171_386 = mul i14 %sext_ln1171_166, i14 16363"   --->   Operation 1069 'mul' 'mul_ln1171_386' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln717_891 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_386, i32 1, i32 13"   --->   Operation 1070 'partselect' 'trunc_ln717_891' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1071 [2/3] (2.45ns)   --->   "%mul_ln1171_387 = mul i15 %sext_ln1171_171, i15 38"   --->   Operation 1071 'mul' 'mul_ln1171_387' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1072 [1/1] (1.53ns)   --->   "%sub_ln1171_507 = sub i13 %sub_ln1171_504, i13 %sext_ln1171_179"   --->   Operation 1072 'sub' 'sub_ln1171_507' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln717_893 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_507, i32 1, i32 12"   --->   Operation 1073 'partselect' 'trunc_ln717_893' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1074 [2/3] (2.45ns)   --->   "%mul_ln1171_388 = mul i15 %sext_ln1171_171, i15 37"   --->   Operation 1074 'mul' 'mul_ln1171_388' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (1.41ns)   --->   "%sub_ln1171_760 = sub i11 %sext_ln1171, i11 %sext_ln1171_175"   --->   Operation 1075 'sub' 'sub_ln1171_760' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1076 [1/1] (0.00ns)   --->   "%trunc_ln717_895 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_760, i32 1, i32 10"   --->   Operation 1076 'partselect' 'trunc_ln717_895' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1077 [1/1] (1.41ns)   --->   "%sub_ln1171_508 = sub i11 %sext_ln1171_175, i11 %sext_ln1171"   --->   Operation 1077 'sub' 'sub_ln1171_508' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln717_896 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_508, i32 1, i32 10"   --->   Operation 1078 'partselect' 'trunc_ln717_896' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1079 [2/3] (2.45ns)   --->   "%mul_ln1171_389 = mul i15 %sext_ln1171_171, i15 47"   --->   Operation 1079 'mul' 'mul_ln1171_389' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (1.48ns)   --->   "%sub_ln1171_509 = sub i12 %sext_ln1171_172, i12 %sext_ln1171_170"   --->   Operation 1080 'sub' 'sub_ln1171_509' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.00ns)   --->   "%trunc_ln717_898 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_509, i32 1, i32 11"   --->   Operation 1081 'partselect' 'trunc_ln717_898' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1082 [1/1] (1.48ns)   --->   "%sub_ln1171_510 = sub i12 %sext_ln1171_172, i12 %sext_ln1171_178"   --->   Operation 1082 'sub' 'sub_ln1171_510' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln717_899 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_510, i32 1, i32 11"   --->   Operation 1083 'partselect' 'trunc_ln717_899' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln1171_190 = sext i8 %mult_V_66_1"   --->   Operation 1084 'sext' 'sext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln1171_191 = sext i8 %mult_V_66_1"   --->   Operation 1085 'sext' 'sext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln1171_193 = sext i8 %mult_V_66_1"   --->   Operation 1086 'sext' 'sext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1087 [2/3] (2.45ns)   --->   "%mul_ln1171_390 = mul i16 %mult_V_66, i16 65466"   --->   Operation 1087 'mul' 'mul_ln1171_390' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln1171_194 = sext i11 %shl_ln1171_228"   --->   Operation 1088 'sext' 'sext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1171_195 = sext i11 %shl_ln1171_228"   --->   Operation 1089 'sext' 'sext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1090 [1/3] (2.45ns)   --->   "%mul_ln1171_391 = mul i14 %sext_ln1171_192, i14 16365"   --->   Operation 1090 'mul' 'mul_ln1171_391' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln717_901 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_391, i32 1, i32 13"   --->   Operation 1091 'partselect' 'trunc_ln717_901' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1092 [1/1] (1.30ns)   --->   "%sub_ln1171_512 = sub i9 0, i9 %sext_ln1171_191"   --->   Operation 1092 'sub' 'sub_ln1171_512' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln717_902 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_512, i32 1, i32 8"   --->   Operation 1093 'partselect' 'trunc_ln717_902' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1094 [1/1] (0.00ns)   --->   "%shl_ln1171_230 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_66_1, i1 0"   --->   Operation 1094 'bitconcatenate' 'shl_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln1171_198 = sext i9 %shl_ln1171_230"   --->   Operation 1095 'sext' 'sext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln1171_199 = sext i9 %shl_ln1171_230"   --->   Operation 1096 'sext' 'sext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln1171_200 = sext i9 %shl_ln1171_230"   --->   Operation 1097 'sext' 'sext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1098 [1/1] (1.54ns)   --->   "%sub_ln1171_513 = sub i13 %sext_ln1171_197, i13 %sext_ln1171_200"   --->   Operation 1098 'sub' 'sub_ln1171_513' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln717_903 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_513, i32 1, i32 12"   --->   Operation 1099 'partselect' 'trunc_ln717_903' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1100 [1/1] (1.48ns)   --->   "%sub_ln1171_514 = sub i12 %sext_ln1171_199, i12 %sext_ln1171_196"   --->   Operation 1100 'sub' 'sub_ln1171_514' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln717_904 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_514, i32 1, i32 11"   --->   Operation 1101 'partselect' 'trunc_ln717_904' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1102 [1/3] (2.45ns)   --->   "%mul_ln1171_392 = mul i13 %sext_ln1171_189, i13 11"   --->   Operation 1102 'mul' 'mul_ln1171_392' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln717_905 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_392, i32 1, i32 12"   --->   Operation 1103 'partselect' 'trunc_ln717_905' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1104 [2/3] (2.45ns)   --->   "%mul_ln1171_393 = mul i14 %sext_ln1171_192, i14 16363"   --->   Operation 1104 'mul' 'mul_ln1171_393' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1105 [1/1] (1.54ns)   --->   "%sub_ln1171_515 = sub i12 %sub_ln1171_511, i12 %sext_ln1171_199"   --->   Operation 1105 'sub' 'sub_ln1171_515' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%trunc_ln717_907 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_515, i32 1, i32 11"   --->   Operation 1106 'partselect' 'trunc_ln717_907' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1107 [1/3] (2.45ns)   --->   "%mul_ln1171_394 = mul i13 %sext_ln1171_189, i13 8181"   --->   Operation 1107 'mul' 'mul_ln1171_394' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln717_908 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_394, i32 1, i32 12"   --->   Operation 1108 'partselect' 'trunc_ln717_908' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1109 [1/3] (2.45ns)   --->   "%mul_ln1171_395 = mul i13 %sext_ln1171_189, i13 8179"   --->   Operation 1109 'mul' 'mul_ln1171_395' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln717_909 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_395, i32 1, i32 12"   --->   Operation 1110 'partselect' 'trunc_ln717_909' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_66_1, i5 0"   --->   Operation 1111 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln1171_201 = sext i13 %tmp_27"   --->   Operation 1112 'sext' 'sext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (1.53ns)   --->   "%sub_ln1171_761 = sub i14 %sext_ln1171_192, i14 %sext_ln1171_201"   --->   Operation 1113 'sub' 'sub_ln1171_761' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln717_910 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_761, i32 1, i32 13"   --->   Operation 1114 'partselect' 'trunc_ln717_910' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.00ns)   --->   "%shl_ln1171_231 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_66_1, i2 0"   --->   Operation 1115 'bitconcatenate' 'shl_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln1171_202 = sext i10 %shl_ln1171_231"   --->   Operation 1116 'sext' 'sext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln1171_203 = sext i10 %shl_ln1171_231"   --->   Operation 1117 'sext' 'sext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln1171_204 = sext i10 %shl_ln1171_231"   --->   Operation 1118 'sext' 'sext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1119 [1/1] (1.53ns)   --->   "%sub_ln1171_517 = sub i13 %sub_ln1171_516, i13 %sext_ln1171_204"   --->   Operation 1119 'sub' 'sub_ln1171_517' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln717_911 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_517, i32 1, i32 12"   --->   Operation 1120 'partselect' 'trunc_ln717_911' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1121 [1/3] (2.45ns)   --->   "%mul_ln1171_396 = mul i13 %sext_ln1171_189, i13 13"   --->   Operation 1121 'mul' 'mul_ln1171_396' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln717_912 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_396, i32 1, i32 12"   --->   Operation 1122 'partselect' 'trunc_ln717_912' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1123 [2/3] (2.45ns)   --->   "%mul_ln1171_397 = mul i14 %sext_ln1171_192, i14 16355"   --->   Operation 1123 'mul' 'mul_ln1171_397' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1124 [1/1] (1.53ns)   --->   "%sub_ln1171_518 = sub i13 %sub_ln1171_516, i13 %sext_ln1171_200"   --->   Operation 1124 'sub' 'sub_ln1171_518' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln717_914 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_518, i32 1, i32 12"   --->   Operation 1125 'partselect' 'trunc_ln717_914' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_519 = sub i11 0, i11 %sext_ln1171_203"   --->   Operation 1126 'sub' 'sub_ln1171_519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1127 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_520 = sub i11 %sub_ln1171_519, i11 %sext_ln1171_193"   --->   Operation 1127 'sub' 'sub_ln1171_520' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln717_915 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_520, i32 1, i32 10"   --->   Operation 1128 'partselect' 'trunc_ln717_915' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1129 [1/1] (1.36ns)   --->   "%sub_ln1171_521 = sub i10 0, i10 %sext_ln1171_198"   --->   Operation 1129 'sub' 'sub_ln1171_521' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln717_916 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_521, i32 1, i32 9"   --->   Operation 1130 'partselect' 'trunc_ln717_916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1131 [2/3] (2.45ns)   --->   "%mul_ln1171_398 = mul i14 %sext_ln1171_192, i14 16361"   --->   Operation 1131 'mul' 'mul_ln1171_398' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1132 [1/1] (1.48ns)   --->   "%add_ln1171_42 = add i12 %sext_ln1171_196, i12 %sext_ln1171_199"   --->   Operation 1132 'add' 'add_ln1171_42' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln717_919 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_42, i32 1, i32 11"   --->   Operation 1133 'partselect' 'trunc_ln717_919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1134 [1/3] (2.45ns)   --->   "%mul_ln1171_399 = mul i14 %sext_ln1171_192, i14 26"   --->   Operation 1134 'mul' 'mul_ln1171_399' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln717_920 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_399, i32 1, i32 13"   --->   Operation 1135 'partselect' 'trunc_ln717_920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1136 [1/1] (1.53ns)   --->   "%sub_ln1171_522 = sub i14 %sext_ln1171_201, i14 %sext_ln1171_195"   --->   Operation 1136 'sub' 'sub_ln1171_522' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln717_921 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_522, i32 1, i32 13"   --->   Operation 1137 'partselect' 'trunc_ln717_921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (1.48ns)   --->   "%sub_ln1171_762 = sub i12 %sext_ln1171_190, i12 %sext_ln1171_196"   --->   Operation 1138 'sub' 'sub_ln1171_762' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1139 [1/1] (0.00ns)   --->   "%trunc_ln717_922 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_762, i32 1, i32 11"   --->   Operation 1139 'partselect' 'trunc_ln717_922' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1140 [1/3] (2.45ns)   --->   "%mul_ln1171_400 = mul i15 %sext_ln1171_188, i15 35"   --->   Operation 1140 'mul' 'mul_ln1171_400' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln717_923 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_400, i32 1, i32 14"   --->   Operation 1141 'partselect' 'trunc_ln717_923' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1142 [1/1] (1.53ns)   --->   "%add_ln1171_43 = add i14 %sext_ln1171_201, i14 %sext_ln1171_202"   --->   Operation 1142 'add' 'add_ln1171_43' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln717_924 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_43, i32 1, i32 13"   --->   Operation 1143 'partselect' 'trunc_ln717_924' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1144 [1/1] (1.48ns)   --->   "%sub_ln1171_523 = sub i12 %sext_ln1171_196, i12 %sext_ln1171_190"   --->   Operation 1144 'sub' 'sub_ln1171_523' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1145 [1/1] (0.00ns)   --->   "%trunc_ln717_925 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_523, i32 1, i32 11"   --->   Operation 1145 'partselect' 'trunc_ln717_925' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1146 [1/1] (1.54ns)   --->   "%add_ln1171_44 = add i13 %sext_ln1171_197, i13 %sext_ln1171_200"   --->   Operation 1146 'add' 'add_ln1171_44' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln717_926 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_44, i32 1, i32 12"   --->   Operation 1147 'partselect' 'trunc_ln717_926' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1148 [1/3] (2.45ns)   --->   "%mul_ln1171_401 = mul i14 %sext_ln1171_192, i14 23"   --->   Operation 1148 'mul' 'mul_ln1171_401' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln717_927 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_401, i32 1, i32 13"   --->   Operation 1149 'partselect' 'trunc_ln717_927' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (0.00ns)   --->   "%shl_ln1171_232 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %mult_V_66_1, i6 0"   --->   Operation 1150 'bitconcatenate' 'shl_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1171_207 = sext i14 %shl_ln1171_232"   --->   Operation 1151 'sext' 'sext_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1152 [1/1] (1.52ns)   --->   "%add_ln1171_45 = add i15 %sext_ln1171_207, i15 %sext_ln1171_194"   --->   Operation 1152 'add' 'add_ln1171_45' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln717_928 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %add_ln1171_45, i32 1, i32 14"   --->   Operation 1153 'partselect' 'trunc_ln717_928' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1154 [1/3] (2.45ns)   --->   "%mul_ln1171_402 = mul i15 %sext_ln1171_188, i15 37"   --->   Operation 1154 'mul' 'mul_ln1171_402' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1155 [1/1] (0.00ns)   --->   "%trunc_ln717_929 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_402, i32 1, i32 14"   --->   Operation 1155 'partselect' 'trunc_ln717_929' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1156 [1/1] (1.41ns)   --->   "%sub_ln1171_524 = sub i11 %sext_ln1171_203, i11 %sext_ln1171_193"   --->   Operation 1156 'sub' 'sub_ln1171_524' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln717_930 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_524, i32 1, i32 10"   --->   Operation 1157 'partselect' 'trunc_ln717_930' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1158 [2/3] (2.45ns)   --->   "%mul_ln1171_403 = mul i16 %mult_V_66, i16 86"   --->   Operation 1158 'mul' 'mul_ln1171_403' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1159 [1/1] (1.53ns)   --->   "%sub_ln1171_525 = sub i14 %sext_ln1171_201, i14 %sext_ln1171_202"   --->   Operation 1159 'sub' 'sub_ln1171_525' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1160 [1/1] (0.00ns)   --->   "%trunc_ln717_931 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_525, i32 1, i32 13"   --->   Operation 1160 'partselect' 'trunc_ln717_931' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln717_182 = sext i8 %mult_V_154_1"   --->   Operation 1161 'sext' 'sext_ln717_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1162 [1/1] (0.00ns)   --->   "%mult_V_129 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_154_1, i2 0"   --->   Operation 1162 'bitconcatenate' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln42_211 = sext i10 %mult_V_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1163 'sext' 'sext_ln42_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1164 [1/1] (0.00ns)   --->   "%shl_ln1171_233 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_154_1, i1 0"   --->   Operation 1164 'bitconcatenate' 'shl_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1171_208 = sext i9 %shl_ln1171_233"   --->   Operation 1165 'sext' 'sext_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln1171_209 = sext i9 %shl_ln1171_233"   --->   Operation 1166 'sext' 'sext_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln1171_210 = sext i9 %shl_ln1171_233"   --->   Operation 1167 'sext' 'sext_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln1171_211 = sext i9 %shl_ln1171_233"   --->   Operation 1168 'sext' 'sext_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1169 [1/1] (1.36ns)   --->   "%sub_ln1171_526 = sub i10 0, i10 %sext_ln1171_211"   --->   Operation 1169 'sub' 'sub_ln1171_526' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1170 [1/1] (0.00ns)   --->   "%trunc_ln717_932 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_526, i32 1, i32 9"   --->   Operation 1170 'partselect' 'trunc_ln717_932' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1171 [2/3] (2.45ns)   --->   "%mul_ln1171_404 = mul i16 %mult_V_154, i16 65465"   --->   Operation 1171 'mul' 'mul_ln1171_404' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1172 [1/3] (2.45ns)   --->   "%mul_ln1171_405 = mul i15 %sext_ln717_183, i15 32709"   --->   Operation 1172 'mul' 'mul_ln1171_405' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln717_933 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_405, i32 1, i32 14"   --->   Operation 1173 'partselect' 'trunc_ln717_933' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1174 [1/1] (1.48ns)   --->   "%sub_ln1171_527 = sub i12 %sext_ln1171_212, i12 %sext_ln1171_210"   --->   Operation 1174 'sub' 'sub_ln1171_527' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln717_934 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_527, i32 1, i32 11"   --->   Operation 1175 'partselect' 'trunc_ln717_934' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln42_212 = sext i7 %mult_V_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1176 'sext' 'sext_ln42_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1177 [1/1] (0.00ns)   --->   "%shl_ln1171_235 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_154_1, i4 0"   --->   Operation 1177 'bitconcatenate' 'shl_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln1171_213 = sext i12 %shl_ln1171_235"   --->   Operation 1178 'sext' 'sext_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln1171_214 = sext i12 %shl_ln1171_235"   --->   Operation 1179 'sext' 'sext_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1180 [1/1] (1.54ns)   --->   "%sub_ln1171_528 = sub i13 0, i13 %sext_ln1171_214"   --->   Operation 1180 'sub' 'sub_ln1171_528' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1181 [1/1] (0.00ns)   --->   "%shl_ln1171_236 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %mult_V_154_1, i6 0"   --->   Operation 1181 'bitconcatenate' 'shl_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln1171_215 = sext i14 %shl_ln1171_236"   --->   Operation 1182 'sext' 'sext_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1183 [1/1] (1.52ns)   --->   "%sub_ln1171_530 = sub i15 %sext_ln1171_213, i15 %sext_ln1171_215"   --->   Operation 1183 'sub' 'sub_ln1171_530' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1184 [1/1] (0.00ns)   --->   "%trunc_ln717_936 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_530, i32 1, i32 14"   --->   Operation 1184 'partselect' 'trunc_ln717_936' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1185 [2/3] (2.45ns)   --->   "%mul_ln1171_406 = mul i15 %sext_ln717_183, i15 32730"   --->   Operation 1185 'mul' 'mul_ln1171_406' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1186 [1/1] (1.54ns)   --->   "%sub_ln1171_531 = sub i13 %sext_ln1171_209, i13 %sext_ln1171_214"   --->   Operation 1186 'sub' 'sub_ln1171_531' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln717_938 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_531, i32 1, i32 12"   --->   Operation 1187 'partselect' 'trunc_ln717_938' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_532 = sub i12 0, i12 %sext_ln1171_212"   --->   Operation 1188 'sub' 'sub_ln1171_532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1189 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_533 = sub i12 %sub_ln1171_532, i12 %sext_ln717_181"   --->   Operation 1189 'sub' 'sub_ln1171_533' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1190 [1/1] (0.00ns)   --->   "%trunc_ln717_939 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_533, i32 1, i32 11"   --->   Operation 1190 'partselect' 'trunc_ln717_939' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1191 [1/3] (2.45ns)   --->   "%mul_ln1171_407 = mul i15 %sext_ln717_183, i15 32713"   --->   Operation 1191 'mul' 'mul_ln1171_407' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln717_940 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_407, i32 1, i32 14"   --->   Operation 1192 'partselect' 'trunc_ln717_940' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1193 [1/1] (1.52ns)   --->   "%sub_ln1171_534 = sub i15 %sext_ln1171_215, i15 %sext_ln717_183"   --->   Operation 1193 'sub' 'sub_ln1171_534' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1194 [1/1] (0.00ns)   --->   "%trunc_ln717_941 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_534, i32 1, i32 14"   --->   Operation 1194 'partselect' 'trunc_ln717_941' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1195 [1/1] (1.41ns)   --->   "%sub_ln1171_763 = sub i11 %sext_ln717_182, i11 %sext_ln42_211"   --->   Operation 1195 'sub' 'sub_ln1171_763' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln717_942 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_763, i32 1, i32 10"   --->   Operation 1196 'partselect' 'trunc_ln717_942' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1197 [2/3] (2.45ns)   --->   "%mul_ln1171_408 = mul i15 %sext_ln717_183, i15 46"   --->   Operation 1197 'mul' 'mul_ln1171_408' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln1171_216 = sext i10 %mult_V_129"   --->   Operation 1198 'sext' 'sext_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln1171_217 = sext i10 %mult_V_129"   --->   Operation 1199 'sext' 'sext_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1200 [1/1] (1.41ns)   --->   "%sub_ln1171_535 = sub i11 0, i11 %sext_ln42_211"   --->   Operation 1200 'sub' 'sub_ln1171_535' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1201 [1/1] (0.00ns)   --->   "%trunc_ln717_944 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_535, i32 1, i32 10"   --->   Operation 1201 'partselect' 'trunc_ln717_944' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1202 [1/1] (1.54ns)   --->   "%sub_ln1171_764 = sub i13 %sext_ln717_179, i13 %sext_ln1171_214"   --->   Operation 1202 'sub' 'sub_ln1171_764' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln717_945 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_764, i32 1, i32 12"   --->   Operation 1203 'partselect' 'trunc_ln717_945' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1204 [1/3] (2.45ns)   --->   "%mul_ln1171_409 = mul i15 %sext_ln717_183, i15 32723"   --->   Operation 1204 'mul' 'mul_ln1171_409' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1205 [1/1] (0.00ns)   --->   "%trunc_ln717_946 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_409, i32 1, i32 14"   --->   Operation 1205 'partselect' 'trunc_ln717_946' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1206 [1/3] (2.45ns)   --->   "%mul_ln1171_410 = mul i15 %sext_ln717_183, i15 32729"   --->   Operation 1206 'mul' 'mul_ln1171_410' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1207 [1/1] (0.00ns)   --->   "%trunc_ln717_947 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_410, i32 1, i32 14"   --->   Operation 1207 'partselect' 'trunc_ln717_947' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1208 [1/1] (1.41ns)   --->   "%sub_ln1171_536 = sub i11 %sext_ln42_211, i11 %sext_ln717_182"   --->   Operation 1208 'sub' 'sub_ln1171_536' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1209 [1/1] (0.00ns)   --->   "%trunc_ln717_948 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_536, i32 1, i32 10"   --->   Operation 1209 'partselect' 'trunc_ln717_948' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln717_257 = sext i10 %trunc_ln717_948"   --->   Operation 1210 'sext' 'sext_ln717_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln717_949 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_528, i32 1, i32 12"   --->   Operation 1211 'partselect' 'trunc_ln717_949' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1212 [2/3] (2.45ns)   --->   "%mul_ln1171_411 = mul i16 %mult_V_154, i16 95"   --->   Operation 1212 'mul' 'mul_ln1171_411' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1213 [1/3] (2.45ns)   --->   "%mul_ln1171_412 = mul i14 %sext_ln717_180, i14 19"   --->   Operation 1213 'mul' 'mul_ln1171_412' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln717_950 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_412, i32 1, i32 13"   --->   Operation 1214 'partselect' 'trunc_ln717_950' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1215 [1/1] (0.00ns)   --->   "%shl_ln1171_237 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_154_1, i5 0"   --->   Operation 1215 'bitconcatenate' 'shl_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln1171_219 = sext i13 %shl_ln1171_237"   --->   Operation 1216 'sext' 'sext_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1217 [1/1] (1.53ns)   --->   "%add_ln1171_46 = add i14 %sext_ln1171_219, i14 %sext_ln717_180"   --->   Operation 1217 'add' 'add_ln1171_46' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln717_951 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_46, i32 1, i32 13"   --->   Operation 1218 'partselect' 'trunc_ln717_951' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1219 [2/3] (2.45ns)   --->   "%mul_ln1171_413 = mul i16 %mult_V_154, i16 111"   --->   Operation 1219 'mul' 'mul_ln1171_413' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1220 [1/1] (1.48ns)   --->   "%sub_ln1171_537 = sub i12 %sext_ln1171_212, i12 %sext_ln717_181"   --->   Operation 1220 'sub' 'sub_ln1171_537' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln717_952 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_537, i32 1, i32 11"   --->   Operation 1221 'partselect' 'trunc_ln717_952' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1222 [1/3] (2.45ns)   --->   "%mul_ln1171_414 = mul i14 %sext_ln717_180, i14 29"   --->   Operation 1222 'mul' 'mul_ln1171_414' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1223 [1/1] (0.00ns)   --->   "%trunc_ln717_953 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_414, i32 1, i32 13"   --->   Operation 1223 'partselect' 'trunc_ln717_953' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1224 [2/3] (2.45ns)   --->   "%mul_ln1171_415 = mul i16 %mult_V_154, i16 65467"   --->   Operation 1224 'mul' 'mul_ln1171_415' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1225 [1/1] (1.54ns)   --->   "%sub_ln1171_538 = sub i13 %sext_ln1171_214, i13 %sext_ln1171_217"   --->   Operation 1225 'sub' 'sub_ln1171_538' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1226 [1/1] (0.00ns)   --->   "%trunc_ln717_954 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_538, i32 1, i32 12"   --->   Operation 1226 'partselect' 'trunc_ln717_954' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1227 [1/3] (2.45ns)   --->   "%mul_ln1171_416 = mul i15 %sext_ln717_183, i15 59"   --->   Operation 1227 'mul' 'mul_ln1171_416' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln717_955 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_416, i32 1, i32 14"   --->   Operation 1228 'partselect' 'trunc_ln717_955' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1229 [2/3] (2.45ns)   --->   "%mul_ln1171_417 = mul i15 %sext_ln717_183, i15 32724"   --->   Operation 1229 'mul' 'mul_ln1171_417' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1230 [1/3] (2.45ns)   --->   "%mul_ln1171_418 = mul i14 %sext_ln717_180, i14 25"   --->   Operation 1230 'mul' 'mul_ln1171_418' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln717_957 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_418, i32 1, i32 13"   --->   Operation 1231 'partselect' 'trunc_ln717_957' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1232 [1/3] (2.45ns)   --->   "%mul_ln1171_419 = mul i15 %sext_ln717_183, i15 32733"   --->   Operation 1232 'mul' 'mul_ln1171_419' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln717_958 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_419, i32 1, i32 14"   --->   Operation 1233 'partselect' 'trunc_ln717_958' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1234 [1/1] (1.53ns)   --->   "%sub_ln1171_539 = sub i14 %sext_ln1171_219, i14 %sext_ln1171_216"   --->   Operation 1234 'sub' 'sub_ln1171_539' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1235 [1/1] (0.00ns)   --->   "%trunc_ln717_959 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_539, i32 1, i32 13"   --->   Operation 1235 'partselect' 'trunc_ln717_959' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1236 [1/1] (1.53ns)   --->   "%sub_ln1171_540 = sub i14 %sext_ln1171_219, i14 %sext_ln1171_208"   --->   Operation 1236 'sub' 'sub_ln1171_540' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln717_960 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_540, i32 1, i32 13"   --->   Operation 1237 'partselect' 'trunc_ln717_960' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1238 [2/3] (2.45ns)   --->   "%mul_ln1171_420 = mul i15 %sext_ln717_183, i15 53"   --->   Operation 1238 'mul' 'mul_ln1171_420' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln1171_528 = sext i11 %trunc_ln717_962"   --->   Operation 1239 'sext' 'sext_ln1171_528' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1240 [1/3] (2.45ns)   --->   "%mul_ln1171_421 = mul i13 %sext_ln717_179, i13 8181"   --->   Operation 1240 'mul' 'mul_ln1171_421' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln717_963 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_421, i32 1, i32 12"   --->   Operation 1241 'partselect' 'trunc_ln717_963' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1242 [1/3] (2.45ns)   --->   "%mul_ln1171_422 = mul i15 %sext_ln717_183, i15 32725"   --->   Operation 1242 'mul' 'mul_ln1171_422' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1243 [1/1] (0.00ns)   --->   "%trunc_ln717_964 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_422, i32 1, i32 14"   --->   Operation 1243 'partselect' 'trunc_ln717_964' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1244 [1/3] (2.45ns)   --->   "%mul_ln1171_423 = mul i14 %sext_ln717_180, i14 26"   --->   Operation 1244 'mul' 'mul_ln1171_423' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln717_965 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_423, i32 1, i32 13"   --->   Operation 1245 'partselect' 'trunc_ln717_965' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1246 [1/1] (1.53ns)   --->   "%add_ln1171_48 = add i14 %sext_ln1171_219, i14 %sext_ln1171_208"   --->   Operation 1246 'add' 'add_ln1171_48' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln717_966 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_48, i32 1, i32 13"   --->   Operation 1247 'partselect' 'trunc_ln717_966' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1248 [1/3] (2.45ns)   --->   "%mul_ln1171_424 = mul i15 %sext_ln717_183, i15 50"   --->   Operation 1248 'mul' 'mul_ln1171_424' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1249 [1/1] (0.00ns)   --->   "%trunc_ln717_967 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_424, i32 1, i32 14"   --->   Operation 1249 'partselect' 'trunc_ln717_967' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1250 [1/1] (1.48ns)   --->   "%sub_ln1171_765 = sub i12 %sext_ln717_181, i12 %sext_ln1171_212"   --->   Operation 1250 'sub' 'sub_ln1171_765' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln717_968 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_765, i32 1, i32 11"   --->   Operation 1251 'partselect' 'trunc_ln717_968' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln1171_220 = sext i8 %trunc_ln1"   --->   Operation 1252 'sext' 'sext_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1253 [1/3] (2.45ns)   --->   "%mul_ln1171_425 = mul i14 %sext_ln1171_224, i14 16361"   --->   Operation 1253 'mul' 'mul_ln1171_425' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1254 [1/1] (0.00ns)   --->   "%trunc_ln717_969 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_425, i32 1, i32 13"   --->   Operation 1254 'partselect' 'trunc_ln717_969' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1255 [2/3] (2.45ns)   --->   "%mul_ln1171_426 = mul i15 %sext_ln1171_222, i15 32714"   --->   Operation 1255 'mul' 'mul_ln1171_426' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1256 [2/3] (2.45ns)   --->   "%mul_ln1171_427 = mul i16 %r_V_3, i16 65451"   --->   Operation 1256 'mul' 'mul_ln1171_427' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1257 [1/3] (2.45ns)   --->   "%mul_ln1171_428 = mul i14 %sext_ln1171_224, i14 16355"   --->   Operation 1257 'mul' 'mul_ln1171_428' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln717_972 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_428, i32 1, i32 13"   --->   Operation 1258 'partselect' 'trunc_ln717_972' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1259 [2/3] (2.45ns)   --->   "%mul_ln1171_429 = mul i16 %r_V_3, i16 65411"   --->   Operation 1259 'mul' 'mul_ln1171_429' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1260 [2/3] (2.45ns)   --->   "%mul_ln1171_430 = mul i15 %sext_ln1171_222, i15 42"   --->   Operation 1260 'mul' 'mul_ln1171_430' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1261 [2/3] (2.45ns)   --->   "%mul_ln1171_431 = mul i13 %sext_ln1171_221, i13 13"   --->   Operation 1261 'mul' 'mul_ln1171_431' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1262 [1/3] (2.45ns)   --->   "%mul_ln1171_432 = mul i15 %sext_ln1171_222, i15 32730"   --->   Operation 1262 'mul' 'mul_ln1171_432' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln717_975 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_432, i32 1, i32 14"   --->   Operation 1263 'partselect' 'trunc_ln717_975' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1264 [1/1] (0.00ns)   --->   "%shl_ln1171_238 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln1, i5 0"   --->   Operation 1264 'bitconcatenate' 'shl_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln1171_225 = sext i13 %shl_ln1171_238"   --->   Operation 1265 'sext' 'sext_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1266 [1/1] (0.00ns)   --->   "%shl_ln1171_239 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1, i1 0"   --->   Operation 1266 'bitconcatenate' 'shl_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln1171_226 = sext i9 %shl_ln1171_239"   --->   Operation 1267 'sext' 'sext_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln1171_227 = sext i9 %shl_ln1171_239"   --->   Operation 1268 'sext' 'sext_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln1171_228 = sext i9 %shl_ln1171_239"   --->   Operation 1269 'sext' 'sext_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1270 [1/1] (1.53ns)   --->   "%sub_ln1171_541 = sub i14 %sext_ln1171_228, i14 %sext_ln1171_225"   --->   Operation 1270 'sub' 'sub_ln1171_541' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1271 [1/1] (0.00ns)   --->   "%trunc_ln717_976 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_541, i32 1, i32 13"   --->   Operation 1271 'partselect' 'trunc_ln717_976' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1272 [1/3] (2.45ns)   --->   "%mul_ln1171_433 = mul i14 %sext_ln1171_224, i14 19"   --->   Operation 1272 'mul' 'mul_ln1171_433' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln717_977 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_433, i32 1, i32 13"   --->   Operation 1273 'partselect' 'trunc_ln717_977' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1274 [1/3] (2.45ns)   --->   "%mul_ln1171_434 = mul i13 %sext_ln1171_221, i13 8179"   --->   Operation 1274 'mul' 'mul_ln1171_434' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln717_978 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_434, i32 1, i32 12"   --->   Operation 1275 'partselect' 'trunc_ln717_978' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1276 [1/1] (1.53ns)   --->   "%add_ln1171_49 = add i14 %sext_ln1171_225, i14 %sext_ln1171_228"   --->   Operation 1276 'add' 'add_ln1171_49' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln717_979 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_49, i32 1, i32 13"   --->   Operation 1277 'partselect' 'trunc_ln717_979' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1278 [2/3] (2.45ns)   --->   "%mul_ln1171_435 = mul i15 %sext_ln1171_222, i15 46"   --->   Operation 1278 'mul' 'mul_ln1171_435' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1279 [1/1] (0.00ns)   --->   "%shl_ln1171_240 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln1, i3 0"   --->   Operation 1279 'bitconcatenate' 'shl_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln1171_229 = sext i11 %shl_ln1171_240"   --->   Operation 1280 'sext' 'sext_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln1171_230 = sext i11 %shl_ln1171_240"   --->   Operation 1281 'sext' 'sext_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1282 [1/1] (1.48ns)   --->   "%add_ln1171_50 = add i12 %sext_ln1171_230, i12 %sext_ln1171_227"   --->   Operation 1282 'add' 'add_ln1171_50' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln717_981 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_50, i32 1, i32 11"   --->   Operation 1283 'partselect' 'trunc_ln717_981' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1284 [2/3] (2.45ns)   --->   "%mul_ln1171_436 = mul i15 %sext_ln1171_222, i15 32716"   --->   Operation 1284 'mul' 'mul_ln1171_436' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1285 [1/1] (0.00ns)   --->   "%shl_ln1171_241 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln1, i4 0"   --->   Operation 1285 'bitconcatenate' 'shl_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1171_231 = sext i12 %shl_ln1171_241"   --->   Operation 1286 'sext' 'sext_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1287 [1/1] (1.54ns)   --->   "%add_ln1171_51 = add i13 %sext_ln1171_231, i13 %sext_ln1171_221"   --->   Operation 1287 'add' 'add_ln1171_51' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln717_983 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_51, i32 1, i32 12"   --->   Operation 1288 'partselect' 'trunc_ln717_983' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1289 [2/3] (2.45ns)   --->   "%mul_ln1171_437 = mul i14 %sext_ln1171_224, i14 16365"   --->   Operation 1289 'mul' 'mul_ln1171_437' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln1171_232 = sext i10 %tmp_28"   --->   Operation 1290 'sext' 'sext_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln1171_551 = sext i10 %trunc_ln717_985"   --->   Operation 1291 'sext' 'sext_ln1171_551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1292 [2/3] (2.45ns)   --->   "%mul_ln1171_438 = mul i15 %sext_ln1171_222, i15 32709"   --->   Operation 1292 'mul' 'mul_ln1171_438' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln42_216 = sext i7 %mult_V_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1293 'sext' 'sext_ln42_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln42_217 = sext i7 %mult_V_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1294 'sext' 'sext_ln42_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1295 [2/3] (2.45ns)   --->   "%mul_ln1171_439 = mul i16 %r_V_3, i16 90"   --->   Operation 1295 'mul' 'mul_ln1171_439' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1296 [2/3] (2.45ns)   --->   "%mul_ln1171_440 = mul i16 %r_V_3, i16 98"   --->   Operation 1296 'mul' 'mul_ln1171_440' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1297 [1/3] (2.45ns)   --->   "%mul_ln1171_441 = mul i15 %sext_ln1171_222, i15 53"   --->   Operation 1297 'mul' 'mul_ln1171_441' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln717_987 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_441, i32 1, i32 14"   --->   Operation 1298 'partselect' 'trunc_ln717_987' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1299 [1/1] (0.00ns)   --->   "%shl_ln1171_242 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln1, i7 0"   --->   Operation 1299 'bitconcatenate' 'shl_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln1171_234 = sext i15 %shl_ln1171_242"   --->   Operation 1300 'sext' 'sext_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1301 [1/1] (1.53ns)   --->   "%sub_ln1171_544 = sub i16 %sext_ln1171_234, i16 %r_V_3"   --->   Operation 1301 'sub' 'sub_ln1171_544' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1302 [1/1] (0.00ns)   --->   "%mult_V_223 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %sub_ln1171_544, i32 1, i32 15"   --->   Operation 1302 'partselect' 'mult_V_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1303 [1/1] (1.54ns)   --->   "%sub_ln1171_545 = sub i13 %sext_ln1171_232, i13 %sext_ln1171_231"   --->   Operation 1303 'sub' 'sub_ln1171_545' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1304 [1/1] (0.00ns)   --->   "%trunc_ln717_988 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_545, i32 1, i32 12"   --->   Operation 1304 'partselect' 'trunc_ln717_988' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1305 [1/1] (1.54ns)   --->   "%sub_ln1171_546 = sub i13 %sext_ln1171_231, i13 %sext_ln1171_221"   --->   Operation 1305 'sub' 'sub_ln1171_546' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1306 [1/1] (0.00ns)   --->   "%trunc_ln717_989 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_546, i32 1, i32 12"   --->   Operation 1306 'partselect' 'trunc_ln717_989' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1307 [1/1] (1.48ns)   --->   "%sub_ln1171_767 = sub i12 %sext_ln1171_220, i12 %sext_ln1171_230"   --->   Operation 1307 'sub' 'sub_ln1171_767' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln717_990 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_767, i32 1, i32 11"   --->   Operation 1308 'partselect' 'trunc_ln717_990' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1309 [1/1] (1.48ns)   --->   "%add_ln1171_52 = add i12 %sext_ln1171_230, i12 %sext_ln1171_220"   --->   Operation 1309 'add' 'add_ln1171_52' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln717_991 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_52, i32 1, i32 11"   --->   Operation 1310 'partselect' 'trunc_ln717_991' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_547 = sub i13 0, i13 %sext_ln1171_231"   --->   Operation 1311 'sub' 'sub_ln1171_547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1312 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_548 = sub i13 %sub_ln1171_547, i13 %sext_ln1171_221"   --->   Operation 1312 'sub' 'sub_ln1171_548' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1313 [1/1] (0.00ns)   --->   "%trunc_ln717_992 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_548, i32 1, i32 12"   --->   Operation 1313 'partselect' 'trunc_ln717_992' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1314 [1/1] (0.00ns)   --->   "%shl_ln1171_243 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln1, i6 0"   --->   Operation 1314 'bitconcatenate' 'shl_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln1171_235 = sext i14 %shl_ln1171_243"   --->   Operation 1315 'sext' 'sext_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_549 = sub i15 0, i15 %sext_ln1171_235"   --->   Operation 1316 'sub' 'sub_ln1171_549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1317 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%sub_ln1171_550 = sub i15 %sub_ln1171_549, i15 %sext_ln1171_222"   --->   Operation 1317 'sub' 'sub_ln1171_550' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1318 [1/1] (0.00ns)   --->   "%trunc_ln717_993 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_550, i32 1, i32 14"   --->   Operation 1318 'partselect' 'trunc_ln717_993' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1319 [1/1] (1.54ns)   --->   "%sub_ln1171_768 = sub i13 %sext_ln1171_221, i13 %sext_ln1171_231"   --->   Operation 1319 'sub' 'sub_ln1171_768' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1320 [1/1] (0.00ns)   --->   "%trunc_ln717_994 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_768, i32 1, i32 12"   --->   Operation 1320 'partselect' 'trunc_ln717_994' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1321 [2/3] (2.45ns)   --->   "%mul_ln1171_442 = mul i16 %r_V_3, i16 65448"   --->   Operation 1321 'mul' 'mul_ln1171_442' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1322 [1/3] (2.45ns)   --->   "%mul_ln1171_443 = mul i14 %sext_ln1171_224, i14 26"   --->   Operation 1322 'mul' 'mul_ln1171_443' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln717_995 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_443, i32 1, i32 13"   --->   Operation 1323 'partselect' 'trunc_ln717_995' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1324 [2/3] (2.45ns)   --->   "%mul_ln1171_444 = mul i16 %r_V_3, i16 84"   --->   Operation 1324 'mul' 'mul_ln1171_444' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1325 [1/1] (1.53ns)   --->   "%sub_ln1171_551 = sub i16 %sext_ln1171_234, i16 %sext_ln1171_229"   --->   Operation 1325 'sub' 'sub_ln1171_551' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1326 [1/1] (0.00ns)   --->   "%mult_V_241 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %sub_ln1171_551, i32 1, i32 15"   --->   Operation 1326 'partselect' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1327 [1/1] (1.54ns)   --->   "%sub_ln1171_552 = sub i13 %sext_ln1171_231, i13 %sext_ln1171_232"   --->   Operation 1327 'sub' 'sub_ln1171_552' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1328 [1/1] (0.00ns)   --->   "%trunc_ln717_996 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_552, i32 1, i32 12"   --->   Operation 1328 'partselect' 'trunc_ln717_996' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1329 [2/3] (2.45ns)   --->   "%mul_ln1171_445 = mul i15 %sext_ln1171_222, i15 39"   --->   Operation 1329 'mul' 'mul_ln1171_445' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1330 [1/3] (2.45ns)   --->   "%mul_ln1171_446 = mul i15 %sext_ln1171_222, i15 32724"   --->   Operation 1330 'mul' 'mul_ln1171_446' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1331 [1/1] (0.00ns)   --->   "%trunc_ln717_998 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_446, i32 1, i32 14"   --->   Operation 1331 'partselect' 'trunc_ln717_998' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1332 [1/1] (1.52ns)   --->   "%sub_ln1171_769 = sub i15 %sext_ln1171_222, i15 %sext_ln1171_235"   --->   Operation 1332 'sub' 'sub_ln1171_769' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln717_999 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_769, i32 1, i32 14"   --->   Operation 1333 'partselect' 'trunc_ln717_999' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1334 [1/3] (2.45ns)   --->   "%mul_ln1171_447 = mul i15 %sext_ln1171_222, i15 37"   --->   Operation 1334 'mul' 'mul_ln1171_447' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1335 [1/1] (0.00ns)   --->   "%trunc_ln717_1000 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_447, i32 1, i32 14"   --->   Operation 1335 'partselect' 'trunc_ln717_1000' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1336 [1/1] (1.54ns)   --->   "%sub_ln1171_553 = sub i13 %sext_ln1171_226, i13 %sext_ln1171_231"   --->   Operation 1336 'sub' 'sub_ln1171_553' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln717_1001 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_553, i32 1, i32 12"   --->   Operation 1337 'partselect' 'trunc_ln717_1001' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1338 [1/3] (2.45ns)   --->   "%mul_ln1171_448 = mul i14 %sext_ln1171_224, i14 16358"   --->   Operation 1338 'mul' 'mul_ln1171_448' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln717_1002 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_448, i32 1, i32 13"   --->   Operation 1339 'partselect' 'trunc_ln717_1002' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1340 [1/3] (2.45ns)   --->   "%mul_ln1171_449 = mul i15 %sext_ln1171_222, i15 32722"   --->   Operation 1340 'mul' 'mul_ln1171_449' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1341 [1/1] (0.00ns)   --->   "%trunc_ln717_1003 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_449, i32 1, i32 14"   --->   Operation 1341 'partselect' 'trunc_ln717_1003' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1342 [2/3] (2.45ns)   --->   "%mul_ln1171_450 = mul i14 %sext_ln1171_224, i14 25"   --->   Operation 1342 'mul' 'mul_ln1171_450' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln1171_236 = sext i8 %mult_V_286_2"   --->   Operation 1343 'sext' 'sext_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln1171_238 = sext i8 %mult_V_286_2"   --->   Operation 1344 'sext' 'sext_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln1171_242 = sext i8 %mult_V_286_2"   --->   Operation 1345 'sext' 'sext_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1346 [1/1] (1.54ns)   --->   "%sub_ln1171_554 = sub i13 0, i13 %sext_ln1171_243"   --->   Operation 1346 'sub' 'sub_ln1171_554' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1347 [1/1] (0.00ns)   --->   "%mult_V_290 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_286_2, i2 0"   --->   Operation 1347 'bitconcatenate' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln1171_244 = sext i10 %mult_V_290"   --->   Operation 1348 'sext' 'sext_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln1171_245 = sext i10 %mult_V_290"   --->   Operation 1349 'sext' 'sext_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1350 [2/3] (2.45ns)   --->   "%mul_ln1171_451 = mul i13 %sext_ln1171_240, i13 11"   --->   Operation 1350 'mul' 'mul_ln1171_451' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1351 [1/1] (1.48ns)   --->   "%sub_ln1171_770 = sub i12 %sext_ln1171_242, i12 %sext_ln1171_437"   --->   Operation 1351 'sub' 'sub_ln1171_770' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln717_1007 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_770, i32 1, i32 11"   --->   Operation 1352 'partselect' 'trunc_ln717_1007' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1353 [1/3] (2.45ns)   --->   "%mul_ln1171_452 = mul i15 %sext_ln1171_239, i15 32710"   --->   Operation 1353 'mul' 'mul_ln1171_452' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1354 [1/1] (0.00ns)   --->   "%trunc_ln717_1009 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_452, i32 1, i32 14"   --->   Operation 1354 'partselect' 'trunc_ln717_1009' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln717_262 = sext i12 %trunc_ln717_1010"   --->   Operation 1355 'sext' 'sext_ln717_262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln42_219 = sext i7 %mult_V_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1356 'sext' 'sext_ln42_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln42_220 = sext i7 %mult_V_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1357 'sext' 'sext_ln42_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln1171_573 = sext i13 %trunc_ln717_1011"   --->   Operation 1358 'sext' 'sext_ln1171_573' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1359 [1/3] (2.45ns)   --->   "%mul_ln1171_453 = mul i14 %sext_ln1171_237, i14 23"   --->   Operation 1359 'mul' 'mul_ln1171_453' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln717_1012 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_453, i32 1, i32 13"   --->   Operation 1360 'partselect' 'trunc_ln717_1012' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1361 [1/3] (2.45ns)   --->   "%mul_ln1171_454 = mul i15 %sext_ln1171_239, i15 32724"   --->   Operation 1361 'mul' 'mul_ln1171_454' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln717_1013 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_454, i32 1, i32 14"   --->   Operation 1362 'partselect' 'trunc_ln717_1013' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln717_1015 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_554, i32 1, i32 12"   --->   Operation 1363 'partselect' 'trunc_ln717_1015' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1364 [1/1] (1.52ns)   --->   "%sub_ln1171_559 = sub i14 %sub_ln1171_558, i14 %sext_ln1171_245"   --->   Operation 1364 'sub' 'sub_ln1171_559' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1365 [1/1] (0.00ns)   --->   "%trunc_ln717_1016 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_559, i32 1, i32 13"   --->   Operation 1365 'partselect' 'trunc_ln717_1016' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1366 [2/3] (2.45ns)   --->   "%mul_ln1171_455 = mul i15 %sext_ln1171_239, i15 39"   --->   Operation 1366 'mul' 'mul_ln1171_455' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1367 [1/3] (2.45ns)   --->   "%mul_ln1171_456 = mul i15 %sext_ln1171_239, i15 50"   --->   Operation 1367 'mul' 'mul_ln1171_456' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln717_1018 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_456, i32 1, i32 14"   --->   Operation 1368 'partselect' 'trunc_ln717_1018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1369 [2/3] (2.45ns)   --->   "%mul_ln1171_457 = mul i15 %sext_ln1171_239, i15 32733"   --->   Operation 1369 'mul' 'mul_ln1171_457' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1370 [2/3] (2.45ns)   --->   "%mul_ln1171_458 = mul i14 %sext_ln1171_237, i14 26"   --->   Operation 1370 'mul' 'mul_ln1171_458' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1371 [1/1] (1.54ns)   --->   "%sub_ln1171_561 = sub i12 %sub_ln1171_560, i12 %sext_ln1171_242"   --->   Operation 1371 'sub' 'sub_ln1171_561' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln717_1021 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_561, i32 1, i32 11"   --->   Operation 1372 'partselect' 'trunc_ln717_1021' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln42_223 = sext i9 %mult_V_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1373 'sext' 'sext_ln42_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1374 [1/3] (2.45ns)   --->   "%mul_ln1171_459 = mul i14 %sext_ln1171_237, i14 27"   --->   Operation 1374 'mul' 'mul_ln1171_459' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln717_1022 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_459, i32 1, i32 13"   --->   Operation 1375 'partselect' 'trunc_ln717_1022' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln1171_251 = sext i9 %mult_V_279"   --->   Operation 1376 'sext' 'sext_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1377 [1/1] (1.54ns)   --->   "%add_ln1171_54 = add i13 %sext_ln1171_243, i13 %sext_ln1171_251"   --->   Operation 1377 'add' 'add_ln1171_54' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1378 [1/1] (0.00ns)   --->   "%trunc_ln717_1023 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_54, i32 1, i32 12"   --->   Operation 1378 'partselect' 'trunc_ln717_1023' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1379 [2/3] (2.45ns)   --->   "%mul_ln1171_460 = mul i16 %mult_V_286, i16 76"   --->   Operation 1379 'mul' 'mul_ln1171_460' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1380 [1/3] (2.45ns)   --->   "%mul_ln1171_461 = mul i14 %sext_ln1171_237, i14 16365"   --->   Operation 1380 'mul' 'mul_ln1171_461' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1381 [1/1] (0.00ns)   --->   "%trunc_ln717_1024 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_461, i32 1, i32 13"   --->   Operation 1381 'partselect' 'trunc_ln717_1024' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1382 [2/3] (2.45ns)   --->   "%mul_ln1171_462 = mul i15 %sext_ln1171_239, i15 49"   --->   Operation 1382 'mul' 'mul_ln1171_462' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1383 [2/3] (2.45ns)   --->   "%mul_ln1171_463 = mul i16 %mult_V_286, i16 67"   --->   Operation 1383 'mul' 'mul_ln1171_463' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1384 [1/1] (1.52ns)   --->   "%sub_ln1171_562 = sub i14 %sub_ln1171_558, i14 %sext_ln1171_237"   --->   Operation 1384 'sub' 'sub_ln1171_562' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1385 [1/1] (0.00ns)   --->   "%trunc_ln717_1026 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_562, i32 1, i32 13"   --->   Operation 1385 'partselect' 'trunc_ln717_1026' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1386 [1/1] (1.53ns)   --->   "%sub_ln1171_563 = sub i14 %sext_ln1171_247, i14 %sext_ln1171_237"   --->   Operation 1386 'sub' 'sub_ln1171_563' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln717_1027 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_563, i32 1, i32 13"   --->   Operation 1387 'partselect' 'trunc_ln717_1027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1388 [1/3] (2.45ns)   --->   "%mul_ln1171_464 = mul i15 %sext_ln1171_239, i15 43"   --->   Operation 1388 'mul' 'mul_ln1171_464' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1389 [1/1] (0.00ns)   --->   "%trunc_ln717_1029 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_464, i32 1, i32 14"   --->   Operation 1389 'partselect' 'trunc_ln717_1029' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1390 [2/3] (2.45ns)   --->   "%mul_ln1171_465 = mul i16 %mult_V_286, i16 65461"   --->   Operation 1390 'mul' 'mul_ln1171_465' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1391 [1/1] (0.00ns)   --->   "%shl_ln1171_247 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %mult_V_286_2, i6 0"   --->   Operation 1391 'bitconcatenate' 'shl_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln1171_252 = sext i14 %shl_ln1171_247"   --->   Operation 1392 'sext' 'sext_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1393 [1/1] (1.52ns)   --->   "%sub_ln1171_565 = sub i15 0, i15 %sext_ln1171_252"   --->   Operation 1393 'sub' 'sub_ln1171_565' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1394 [1/1] (0.00ns)   --->   "%trunc_ln717_1030 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_565, i32 1, i32 14"   --->   Operation 1394 'partselect' 'trunc_ln717_1030' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1395 [1/3] (2.45ns)   --->   "%mul_ln1171_466 = mul i13 %sext_ln1171_240, i13 8181"   --->   Operation 1395 'mul' 'mul_ln1171_466' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln717_1031 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_466, i32 1, i32 12"   --->   Operation 1396 'partselect' 'trunc_ln717_1031' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1397 [2/3] (2.45ns)   --->   "%mul_ln1171_467 = mul i15 %sext_ln1171_239, i15 42"   --->   Operation 1397 'mul' 'mul_ln1171_467' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1398 [1/1] (1.53ns)   --->   "%sub_ln1171_771 = sub i14 %sext_ln1171_237, i14 %sext_ln1171_247"   --->   Operation 1398 'sub' 'sub_ln1171_771' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1399 [1/1] (0.00ns)   --->   "%trunc_ln717_1033 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_771, i32 1, i32 13"   --->   Operation 1399 'partselect' 'trunc_ln717_1033' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1400 [2/3] (2.45ns)   --->   "%mul_ln1171_468 = mul i15 %sext_ln1171_239, i15 37"   --->   Operation 1400 'mul' 'mul_ln1171_468' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1401 [1/3] (2.45ns)   --->   "%mul_ln1171_469 = mul i15 %sext_ln1171_239, i15 61"   --->   Operation 1401 'mul' 'mul_ln1171_469' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln717_1036 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_469, i32 1, i32 14"   --->   Operation 1402 'partselect' 'trunc_ln717_1036' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1403 [1/1] (1.54ns)   --->   "%sub_ln1171_566 = sub i13 %sext_ln1171_243, i13 %sext_ln1171_251"   --->   Operation 1403 'sub' 'sub_ln1171_566' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1404 [1/1] (0.00ns)   --->   "%trunc_ln717_1037 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_566, i32 1, i32 12"   --->   Operation 1404 'partselect' 'trunc_ln717_1037' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1405 [1/1] (1.30ns)   --->   "%sub_ln1171_567 = sub i9 0, i9 %sext_ln1171_236"   --->   Operation 1405 'sub' 'sub_ln1171_567' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln717_1038 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_567, i32 1, i32 8"   --->   Operation 1406 'partselect' 'trunc_ln717_1038' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln1171_594 = sext i11 %trunc_ln717_1039"   --->   Operation 1407 'sext' 'sext_ln1171_594' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1408 [1/3] (2.45ns)   --->   "%mul_ln1171_470 = mul i14 %sext_ln1171_237, i14 16363"   --->   Operation 1408 'mul' 'mul_ln1171_470' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1409 [1/1] (0.00ns)   --->   "%trunc_ln717_1040 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_470, i32 1, i32 13"   --->   Operation 1409 'partselect' 'trunc_ln717_1040' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1410 [1/3] (2.45ns)   --->   "%mul_ln1171_471 = mul i15 %sext_ln1171_239, i15 47"   --->   Operation 1410 'mul' 'mul_ln1171_471' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln717_1041 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_471, i32 1, i32 14"   --->   Operation 1411 'partselect' 'trunc_ln717_1041' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1412 [1/1] (1.41ns)   --->   "%sub_ln1171_569 = sub i11 0, i11 %sext_ln1171_244"   --->   Operation 1412 'sub' 'sub_ln1171_569' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1413 [1/1] (0.00ns)   --->   "%trunc_ln717_1042 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_569, i32 1, i32 10"   --->   Operation 1413 'partselect' 'trunc_ln717_1042' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1414 [1/1] (1.41ns)   --->   "%add_ln1171_55 = add i11 %sext_ln1171_244, i11 %sext_ln1171_238"   --->   Operation 1414 'add' 'add_ln1171_55' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1415 [1/1] (0.00ns)   --->   "%trunc_ln717_1043 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln1171_55, i32 1, i32 10"   --->   Operation 1415 'partselect' 'trunc_ln717_1043' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln1171_253 = sext i8 %mult_V_328"   --->   Operation 1416 'sext' 'sext_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln1171_255 = sext i8 %mult_V_328"   --->   Operation 1417 'sext' 'sext_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln1171_258 = sext i8 %mult_V_328"   --->   Operation 1418 'sext' 'sext_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln1171_259 = sext i9 %mult_V_374"   --->   Operation 1419 'sext' 'sext_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln1171_260 = sext i9 %mult_V_374"   --->   Operation 1420 'sext' 'sext_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln1171_262 = sext i9 %mult_V_374"   --->   Operation 1421 'sext' 'sext_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1422 [1/1] (1.36ns)   --->   "%sub_ln1171_570 = sub i10 0, i10 %sext_ln1171_262"   --->   Operation 1422 'sub' 'sub_ln1171_570' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln717_1044 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_570, i32 1, i32 9"   --->   Operation 1423 'partselect' 'trunc_ln717_1044' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln1171_597 = sext i9 %trunc_ln717_1044"   --->   Operation 1424 'sext' 'sext_ln1171_597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1425 [2/3] (2.45ns)   --->   "%mul_ln1171_472 = mul i14 %sext_ln1171_257, i14 16355"   --->   Operation 1425 'mul' 'mul_ln1171_472' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1426 [2/3] (2.45ns)   --->   "%mul_ln1171_473 = mul i15 %sext_ln1171_256, i15 32717"   --->   Operation 1426 'mul' 'mul_ln1171_473' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1427 [1/1] (0.00ns)   --->   "%mult_V_325 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_328, i3 0"   --->   Operation 1427 'bitconcatenate' 'mult_V_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln42_230 = sext i11 %mult_V_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1428 'sext' 'sext_ln42_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln1171_599 = sext i12 %trunc_ln717_1047"   --->   Operation 1429 'sext' 'sext_ln1171_599' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln1171_600 = sext i12 %trunc_ln717_1047"   --->   Operation 1430 'sext' 'sext_ln1171_600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1431 [1/1] (1.54ns)   --->   "%sub_ln1171_772 = sub i13 %sext_ln1171_254, i13 %sext_ln1171_263"   --->   Operation 1431 'sub' 'sub_ln1171_772' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln717_1048 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_772, i32 1, i32 12"   --->   Operation 1432 'partselect' 'trunc_ln717_1048' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln1171_264 = sext i11 %mult_V_325"   --->   Operation 1433 'sext' 'sext_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1434 [1/1] (1.48ns)   --->   "%sub_ln1171_572 = sub i12 %sext_ln1171_264, i12 %sext_ln1171_260"   --->   Operation 1434 'sub' 'sub_ln1171_572' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln717_1049 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_572, i32 1, i32 11"   --->   Operation 1435 'partselect' 'trunc_ln717_1049' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1436 [1/1] (0.00ns)   --->   "%mult_V_339 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_328, i2 0"   --->   Operation 1436 'bitconcatenate' 'mult_V_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln1171_266 = sext i10 %mult_V_339"   --->   Operation 1437 'sext' 'sext_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln1171_267 = sext i10 %mult_V_339"   --->   Operation 1438 'sext' 'sext_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1439 [1/1] (1.41ns)   --->   "%sub_ln1171_573 = sub i11 0, i11 %sext_ln1171_267"   --->   Operation 1439 'sub' 'sub_ln1171_573' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1440 [1/1] (1.48ns)   --->   "%sub_ln1171_574 = sub i11 %sub_ln1171_573, i11 %sext_ln1171_253"   --->   Operation 1440 'sub' 'sub_ln1171_574' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln717_1050 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_574, i32 1, i32 10"   --->   Operation 1441 'partselect' 'trunc_ln717_1050' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1442 [1/1] (1.54ns)   --->   "%sub_ln1171_575 = sub i13 %sext_ln1171_263, i13 %sext_ln1171_266"   --->   Operation 1442 'sub' 'sub_ln1171_575' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1443 [1/1] (0.00ns)   --->   "%trunc_ln717_1051 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_575, i32 1, i32 12"   --->   Operation 1443 'partselect' 'trunc_ln717_1051' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1444 [1/1] (1.48ns)   --->   "%sub_ln1171_576 = sub i12 %sext_ln1171_264, i12 %sext_ln1171_255"   --->   Operation 1444 'sub' 'sub_ln1171_576' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1445 [1/1] (0.00ns)   --->   "%trunc_ln717_1052 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_576, i32 1, i32 11"   --->   Operation 1445 'partselect' 'trunc_ln717_1052' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1446 [1/1] (1.53ns)   --->   "%sub_ln1171_578 = sub i13 %sub_ln1171_577, i13 %sext_ln1171_254"   --->   Operation 1446 'sub' 'sub_ln1171_578' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1447 [1/1] (0.00ns)   --->   "%trunc_ln717_1053 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_578, i32 1, i32 12"   --->   Operation 1447 'partselect' 'trunc_ln717_1053' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1448 [1/1] (0.00ns)   --->   "%trunc_ln717_1054 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_573, i32 1, i32 10"   --->   Operation 1448 'partselect' 'trunc_ln717_1054' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1449 [1/1] (1.41ns)   --->   "%sub_ln1171_579 = sub i11 %sext_ln1171_267, i11 %sext_ln1171_253"   --->   Operation 1449 'sub' 'sub_ln1171_579' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln717_1055 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_579, i32 1, i32 10"   --->   Operation 1450 'partselect' 'trunc_ln717_1055' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln717_273 = sext i10 %trunc_ln717_1055"   --->   Operation 1451 'sext' 'sext_ln717_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln717_274 = sext i10 %trunc_ln717_1055"   --->   Operation 1452 'sext' 'sext_ln717_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1453 [1/1] (1.48ns)   --->   "%sub_ln1171_773 = sub i12 %sext_ln1171_255, i12 %sext_ln1171_264"   --->   Operation 1453 'sub' 'sub_ln1171_773' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln717_1057 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_773, i32 1, i32 11"   --->   Operation 1454 'partselect' 'trunc_ln717_1057' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1455 [1/1] (1.54ns)   --->   "%add_ln1171_56 = add i13 %sext_ln1171_263, i13 %sext_ln1171_266"   --->   Operation 1455 'add' 'add_ln1171_56' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln717_1058 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_56, i32 1, i32 12"   --->   Operation 1456 'partselect' 'trunc_ln717_1058' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1457 [2/3] (2.45ns)   --->   "%mul_ln1171_474 = mul i15 %sext_ln1171_256, i15 42"   --->   Operation 1457 'mul' 'mul_ln1171_474' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1458 [1/1] (0.00ns)   --->   "%shl_ln1171_250 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_328, i5 0"   --->   Operation 1458 'bitconcatenate' 'shl_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln1171_268 = sext i13 %shl_ln1171_250"   --->   Operation 1459 'sext' 'sext_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1460 [2/3] (2.45ns)   --->   "%mul_ln1171_475 = mul i14 %sext_ln1171_257, i14 27"   --->   Operation 1460 'mul' 'mul_ln1171_475' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1461 [1/3] (2.45ns)   --->   "%mul_ln1171_476 = mul i14 %sext_ln1171_257, i14 25"   --->   Operation 1461 'mul' 'mul_ln1171_476' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1462 [1/1] (0.00ns)   --->   "%trunc_ln717_1062 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_476, i32 1, i32 13"   --->   Operation 1462 'partselect' 'trunc_ln717_1062' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1463 [1/1] (1.48ns)   --->   "%add_ln1171_57 = add i12 %sext_ln1171_264, i12 %sext_ln1171_260"   --->   Operation 1463 'add' 'add_ln1171_57' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln717_1063 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_57, i32 1, i32 11"   --->   Operation 1464 'partselect' 'trunc_ln717_1063' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1465 [2/3] (2.45ns)   --->   "%mul_ln1171_477 = mul i15 %sext_ln1171_256, i15 45"   --->   Operation 1465 'mul' 'mul_ln1171_477' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1466 [1/1] (1.41ns)   --->   "%sub_ln1171_774 = sub i11 %sext_ln1171_253, i11 %sext_ln1171_267"   --->   Operation 1466 'sub' 'sub_ln1171_774' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1467 [1/1] (0.00ns)   --->   "%trunc_ln717_1065 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_774, i32 1, i32 10"   --->   Operation 1467 'partselect' 'trunc_ln717_1065' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1468 [1/1] (1.54ns)   --->   "%sub_ln1171_581 = sub i13 %sext_ln1171_263, i13 %sext_ln1171_254"   --->   Operation 1468 'sub' 'sub_ln1171_581' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1469 [1/1] (0.00ns)   --->   "%trunc_ln717_1066 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_581, i32 1, i32 12"   --->   Operation 1469 'partselect' 'trunc_ln717_1066' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1470 [1/1] (1.53ns)   --->   "%add_ln1171_58 = add i14 %sext_ln1171_268, i14 %sext_ln1171_259"   --->   Operation 1470 'add' 'add_ln1171_58' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1471 [1/1] (0.00ns)   --->   "%trunc_ln717_1067 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_58, i32 1, i32 13"   --->   Operation 1471 'partselect' 'trunc_ln717_1067' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1472 [1/3] (2.45ns)   --->   "%mul_ln1171_478 = mul i15 %sext_ln1171_256, i15 41"   --->   Operation 1472 'mul' 'mul_ln1171_478' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1473 [1/1] (0.00ns)   --->   "%trunc_ln717_1068 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_478, i32 1, i32 14"   --->   Operation 1473 'partselect' 'trunc_ln717_1068' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1474 [1/3] (2.45ns)   --->   "%mul_ln1171_479 = mul i14 %sext_ln1171_257, i14 29"   --->   Operation 1474 'mul' 'mul_ln1171_479' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln717_1069 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_479, i32 1, i32 13"   --->   Operation 1475 'partselect' 'trunc_ln717_1069' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1476 [1/3] (2.45ns)   --->   "%mul_ln1171_480 = mul i13 %sext_ln1171_254, i13 8179"   --->   Operation 1476 'mul' 'mul_ln1171_480' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln717_1070 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_480, i32 1, i32 12"   --->   Operation 1477 'partselect' 'trunc_ln717_1070' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1478 [1/3] (2.45ns)   --->   "%mul_ln1171_481 = mul i15 %sext_ln1171_256, i15 32731"   --->   Operation 1478 'mul' 'mul_ln1171_481' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln717_1071 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_481, i32 1, i32 14"   --->   Operation 1479 'partselect' 'trunc_ln717_1071' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_582 = sub i12 0, i12 %sext_ln1171_264"   --->   Operation 1480 'sub' 'sub_ln1171_582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1481 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_583 = sub i12 %sub_ln1171_582, i12 %sext_ln1171_260"   --->   Operation 1481 'sub' 'sub_ln1171_583' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1482 [1/1] (0.00ns)   --->   "%trunc_ln717_1072 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_583, i32 1, i32 11"   --->   Operation 1482 'partselect' 'trunc_ln717_1072' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln717_280 = sext i8 %mult_V_420"   --->   Operation 1483 'sext' 'sext_ln717_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln717_282 = sext i8 %mult_V_420"   --->   Operation 1484 'sext' 'sext_ln717_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln717_283 = sext i8 %mult_V_420"   --->   Operation 1485 'sext' 'sext_ln717_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln42_234 = sext i7 %mult_V_384" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1486 'sext' 'sext_ln42_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln42_235 = sext i7 %mult_V_384" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1487 'sext' 'sext_ln42_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln1171_269 = sext i11 %shl_ln1171_251"   --->   Operation 1488 'sext' 'sext_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1489 [1/1] (1.48ns)   --->   "%sub_ln1171_584 = sub i12 %sext_ln1171_270, i12 %sext_ln717_282"   --->   Operation 1489 'sub' 'sub_ln1171_584' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1490 [1/1] (0.00ns)   --->   "%trunc_ln717_1073 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_584, i32 1, i32 11"   --->   Operation 1490 'partselect' 'trunc_ln717_1073' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1491 [1/3] (2.45ns)   --->   "%mul_ln1171_482 = mul i14 %sext_ln717_281, i14 16361"   --->   Operation 1491 'mul' 'mul_ln1171_482' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1492 [1/1] (0.00ns)   --->   "%trunc_ln717_1074 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_482, i32 1, i32 13"   --->   Operation 1492 'partselect' 'trunc_ln717_1074' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1493 [1/1] (0.00ns)   --->   "%mult_V_416 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_420, i2 0"   --->   Operation 1493 'bitconcatenate' 'mult_V_416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln1171_271 = sext i10 %mult_V_416"   --->   Operation 1494 'sext' 'sext_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln1171_272 = sext i10 %mult_V_416"   --->   Operation 1495 'sext' 'sext_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln1171_273 = sext i10 %mult_V_416"   --->   Operation 1496 'sext' 'sext_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_585 = sub i11 0, i11 %sext_ln1171_273"   --->   Operation 1497 'sub' 'sub_ln1171_585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1498 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_586 = sub i11 %sub_ln1171_585, i11 %sext_ln717_283"   --->   Operation 1498 'sub' 'sub_ln1171_586' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1499 [1/1] (0.00ns)   --->   "%trunc_ln717_1075 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_586, i32 1, i32 10"   --->   Operation 1499 'partselect' 'trunc_ln717_1075' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1500 [1/1] (1.53ns)   --->   "%sub_ln1171_588 = sub i13 %sub_ln1171_587, i13 %sext_ln1171_272"   --->   Operation 1500 'sub' 'sub_ln1171_588' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln717_1076 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_588, i32 1, i32 12"   --->   Operation 1501 'partselect' 'trunc_ln717_1076' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln1171_276 = sext i9 %shl_ln1171_253"   --->   Operation 1502 'sext' 'sext_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln1171_629 = sext i12 %trunc_ln717_1077"   --->   Operation 1503 'sext' 'sext_ln1171_629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1504 [1/1] (1.41ns)   --->   "%sub_ln1171_775 = sub i11 %sext_ln717_283, i11 %sext_ln1171_273"   --->   Operation 1504 'sub' 'sub_ln1171_775' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln717_1078 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_775, i32 1, i32 10"   --->   Operation 1505 'partselect' 'trunc_ln717_1078' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1506 [1/3] (2.45ns)   --->   "%mul_ln1171_483 = mul i15 %sext_ln717_279, i15 32724"   --->   Operation 1506 'mul' 'mul_ln1171_483' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln717_1079 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_483, i32 1, i32 14"   --->   Operation 1507 'partselect' 'trunc_ln717_1079' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1508 [1/1] (0.00ns)   --->   "%shl_ln1171_254 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_420, i5 0"   --->   Operation 1508 'bitconcatenate' 'shl_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln1171_278 = sext i13 %shl_ln1171_254"   --->   Operation 1509 'sext' 'sext_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1510 [1/1] (1.53ns)   --->   "%sub_ln1171_590 = sub i14 %sext_ln1171_278, i14 %sext_ln1171_269"   --->   Operation 1510 'sub' 'sub_ln1171_590' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln717_1080 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_590, i32 1, i32 13"   --->   Operation 1511 'partselect' 'trunc_ln717_1080' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1512 [1/3] (2.45ns)   --->   "%mul_ln1171_484 = mul i13 %sext_ln717_278, i13 8181"   --->   Operation 1512 'mul' 'mul_ln1171_484' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln717_1081 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_484, i32 1, i32 12"   --->   Operation 1513 'partselect' 'trunc_ln717_1081' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln1171_637 = sext i12 %trunc_ln717_1082"   --->   Operation 1514 'sext' 'sext_ln1171_637' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1515 [1/1] (1.41ns)   --->   "%sub_ln1171_591 = sub i11 %sext_ln1171_273, i11 %sext_ln717_283"   --->   Operation 1515 'sub' 'sub_ln1171_591' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln717_1083 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_591, i32 1, i32 10"   --->   Operation 1516 'partselect' 'trunc_ln717_1083' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln1171_638 = sext i10 %trunc_ln717_1083"   --->   Operation 1517 'sext' 'sext_ln1171_638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1518 [1/1] (1.53ns)   --->   "%sub_ln1171_592 = sub i13 %sub_ln1171_587, i13 %sext_ln1171_277"   --->   Operation 1518 'sub' 'sub_ln1171_592' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln717_1084 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_592, i32 1, i32 12"   --->   Operation 1519 'partselect' 'trunc_ln717_1084' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1520 [1/1] (1.48ns)   --->   "%sub_ln1171_593 = sub i12 %sext_ln1171_270, i12 %sext_ln1171_276"   --->   Operation 1520 'sub' 'sub_ln1171_593' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1521 [1/1] (0.00ns)   --->   "%trunc_ln717_1085 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_593, i32 1, i32 11"   --->   Operation 1521 'partselect' 'trunc_ln717_1085' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1522 [1/1] (1.53ns)   --->   "%sub_ln1171_594 = sub i13 %sub_ln1171_587, i13 %sext_ln717_278"   --->   Operation 1522 'sub' 'sub_ln1171_594' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1523 [1/1] (0.00ns)   --->   "%trunc_ln717_1086 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_594, i32 1, i32 12"   --->   Operation 1523 'partselect' 'trunc_ln717_1086' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1524 [1/3] (2.45ns)   --->   "%mul_ln1171_486 = mul i14 %sext_ln717_281, i14 16358"   --->   Operation 1524 'mul' 'mul_ln1171_486' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1525 [1/1] (0.00ns)   --->   "%trunc_ln717_1087 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_486, i32 1, i32 13"   --->   Operation 1525 'partselect' 'trunc_ln717_1087' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1526 [1/1] (1.53ns)   --->   "%sub_ln1171_595 = sub i14 %sext_ln1171_271, i14 %sext_ln1171_278"   --->   Operation 1526 'sub' 'sub_ln1171_595' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln717_1088 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_595, i32 1, i32 13"   --->   Operation 1527 'partselect' 'trunc_ln717_1088' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1528 [1/3] (2.45ns)   --->   "%mul_ln1171_487 = mul i15 %sext_ln717_279, i15 38"   --->   Operation 1528 'mul' 'mul_ln1171_487' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1529 [1/1] (0.00ns)   --->   "%trunc_ln717_1089 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_487, i32 1, i32 14"   --->   Operation 1529 'partselect' 'trunc_ln717_1089' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1530 [1/1] (1.54ns)   --->   "%sub_ln1171_597 = sub i12 %sub_ln1171_596, i12 %sext_ln717_282"   --->   Operation 1530 'sub' 'sub_ln1171_597' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln717_1090 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_597, i32 1, i32 11"   --->   Operation 1531 'partselect' 'trunc_ln717_1090' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1532 [1/1] (1.30ns)   --->   "%sub_ln1171_598 = sub i9 0, i9 %sext_ln717_280"   --->   Operation 1532 'sub' 'sub_ln1171_598' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1533 [1/1] (0.00ns)   --->   "%trunc_ln717_1091 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_598, i32 1, i32 8"   --->   Operation 1533 'partselect' 'trunc_ln717_1091' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1534 [1/1] (1.54ns)   --->   "%sub_ln1171_776 = sub i13 %sext_ln717_278, i13 %sext_ln1171_274"   --->   Operation 1534 'sub' 'sub_ln1171_776' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1535 [1/1] (0.00ns)   --->   "%trunc_ln717_1092 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_776, i32 1, i32 12"   --->   Operation 1535 'partselect' 'trunc_ln717_1092' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1536 [1/3] (2.45ns)   --->   "%mul_ln1171_488 = mul i15 %sext_ln717_279, i15 39"   --->   Operation 1536 'mul' 'mul_ln1171_488' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1537 [1/1] (0.00ns)   --->   "%trunc_ln717_1094 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_488, i32 1, i32 14"   --->   Operation 1537 'partselect' 'trunc_ln717_1094' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1538 [1/1] (1.54ns)   --->   "%sub_ln1171_600 = sub i13 %sext_ln1171_272, i13 %sext_ln1171_274"   --->   Operation 1538 'sub' 'sub_ln1171_600' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1539 [1/1] (0.00ns)   --->   "%trunc_ln717_1096 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_600, i32 1, i32 12"   --->   Operation 1539 'partselect' 'trunc_ln717_1096' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1540 [1/3] (2.45ns)   --->   "%mul_ln1171_489 = mul i14 %sext_ln717_281, i14 25"   --->   Operation 1540 'mul' 'mul_ln1171_489' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln717_1097 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_489, i32 1, i32 13"   --->   Operation 1541 'partselect' 'trunc_ln717_1097' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1542 [1/1] (1.53ns)   --->   "%add_ln1171_59 = add i14 %sext_ln1171_278, i14 %sext_ln1171_269"   --->   Operation 1542 'add' 'add_ln1171_59' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1543 [1/1] (0.00ns)   --->   "%trunc_ln717_1098 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_59, i32 1, i32 13"   --->   Operation 1543 'partselect' 'trunc_ln717_1098' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1544 [1/3] (2.45ns)   --->   "%mul_ln1171_490 = mul i14 %sext_ln717_281, i14 16362"   --->   Operation 1544 'mul' 'mul_ln1171_490' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1545 [1/1] (0.00ns)   --->   "%trunc_ln717_1099 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_490, i32 1, i32 13"   --->   Operation 1545 'partselect' 'trunc_ln717_1099' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1546 [1/3] (2.45ns)   --->   "%mul_ln1171_491 = mul i13 %sext_ln717_278, i13 11"   --->   Operation 1546 'mul' 'mul_ln1171_491' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln717_1100 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_491, i32 1, i32 12"   --->   Operation 1547 'partselect' 'trunc_ln717_1100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1548 [1/1] (1.54ns)   --->   "%sub_ln1171_601 = sub i12 %sub_ln1171_596, i12 %sext_ln1171_276"   --->   Operation 1548 'sub' 'sub_ln1171_601' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1549 [1/1] (0.00ns)   --->   "%trunc_ln717_1101 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_601, i32 1, i32 11"   --->   Operation 1549 'partselect' 'trunc_ln717_1101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1550 [1/1] (1.54ns)   --->   "%add_ln1171_60 = add i13 %sext_ln1171_274, i13 %sext_ln1171_272"   --->   Operation 1550 'add' 'add_ln1171_60' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln717_1102 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_60, i32 1, i32 12"   --->   Operation 1551 'partselect' 'trunc_ln717_1102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1552 [1/1] (1.53ns)   --->   "%sub_ln1171_602 = sub i14 0, i14 %sext_ln1171_278"   --->   Operation 1552 'sub' 'sub_ln1171_602' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1553 [1/1] (0.00ns)   --->   "%trunc_ln717_1103 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_602, i32 1, i32 13"   --->   Operation 1553 'partselect' 'trunc_ln717_1103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln1171_280 = sext i8 %mult_V_496"   --->   Operation 1554 'sext' 'sext_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln1171_282 = sext i8 %mult_V_496"   --->   Operation 1555 'sext' 'sext_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln1171_283 = sext i8 %mult_V_496"   --->   Operation 1556 'sext' 'sext_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln717_286 = sext i12 %trunc_ln717_1104"   --->   Operation 1557 'sext' 'sext_ln717_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln42_240 = sext i7 %mult_V_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1558 'sext' 'sext_ln42_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln42_241 = sext i7 %mult_V_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1559 'sext' 'sext_ln42_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln42_242 = sext i7 %mult_V_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1560 'sext' 'sext_ln42_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln42_243 = sext i7 %mult_V_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1561 'sext' 'sext_ln42_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1562 [1/1] (0.00ns)   --->   "%shl_ln1171_255 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_496, i3 0"   --->   Operation 1562 'bitconcatenate' 'shl_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln1171_285 = sext i11 %shl_ln1171_255"   --->   Operation 1563 'sext' 'sext_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln1171_286 = sext i11 %shl_ln1171_255"   --->   Operation 1564 'sext' 'sext_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1565 [1/1] (1.48ns)   --->   "%sub_ln1171_603 = sub i12 %sext_ln1171_286, i12 %sext_ln1171_282"   --->   Operation 1565 'sub' 'sub_ln1171_603' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln717_1105 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_603, i32 1, i32 11"   --->   Operation 1566 'partselect' 'trunc_ln717_1105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1567 [1/3] (2.45ns)   --->   "%mul_ln1171_493 = mul i15 %sext_ln1171_281, i15 32716"   --->   Operation 1567 'mul' 'mul_ln1171_493' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1568 [1/1] (0.00ns)   --->   "%trunc_ln717_1106 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_493, i32 1, i32 14"   --->   Operation 1568 'partselect' 'trunc_ln717_1106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1569 [1/1] (1.30ns)   --->   "%sub_ln1171_604 = sub i9 0, i9 %sext_ln1171_280"   --->   Operation 1569 'sub' 'sub_ln1171_604' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln717_1107 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_604, i32 1, i32 8"   --->   Operation 1570 'partselect' 'trunc_ln717_1107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1571 [1/1] (0.00ns)   --->   "%mult_V_456 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_496, i2 0"   --->   Operation 1571 'bitconcatenate' 'mult_V_456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln1171_288 = sext i10 %mult_V_456"   --->   Operation 1572 'sext' 'sext_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln1171_289 = sext i10 %mult_V_456"   --->   Operation 1573 'sext' 'sext_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln1171_290 = sext i10 %mult_V_456"   --->   Operation 1574 'sext' 'sext_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1575 [1/1] (1.53ns)   --->   "%sub_ln1171_606 = sub i13 %sub_ln1171_605, i13 %sext_ln1171_290"   --->   Operation 1575 'sub' 'sub_ln1171_606' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1576 [1/1] (0.00ns)   --->   "%trunc_ln717_1108 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_606, i32 1, i32 12"   --->   Operation 1576 'partselect' 'trunc_ln717_1108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1577 [1/1] (0.00ns)   --->   "%shl_ln1171_258 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_496, i1 0"   --->   Operation 1577 'bitconcatenate' 'shl_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1171_292 = sext i9 %shl_ln1171_258"   --->   Operation 1578 'sext' 'sext_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln1171_293 = sext i9 %shl_ln1171_258"   --->   Operation 1579 'sext' 'sext_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln1171_295 = sext i9 %shl_ln1171_258"   --->   Operation 1580 'sext' 'sext_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1581 [1/1] (1.52ns)   --->   "%sub_ln1171_608 = sub i14 %sub_ln1171_607, i14 %sext_ln1171_295"   --->   Operation 1581 'sub' 'sub_ln1171_608' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln717_1109 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_608, i32 1, i32 13"   --->   Operation 1582 'partselect' 'trunc_ln717_1109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1583 [1/1] (1.54ns)   --->   "%sub_ln1171_609 = sub i13 %sext_ln1171_287, i13 %sext_ln1171_284"   --->   Operation 1583 'sub' 'sub_ln1171_609' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1584 [1/1] (0.00ns)   --->   "%trunc_ln717_1110 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_609, i32 1, i32 12"   --->   Operation 1584 'partselect' 'trunc_ln717_1110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1585 [1/3] (2.45ns)   --->   "%mul_ln1171_494 = mul i15 %sext_ln1171_281, i15 32723"   --->   Operation 1585 'mul' 'mul_ln1171_494' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1586 [1/1] (0.00ns)   --->   "%trunc_ln717_1112 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_494, i32 1, i32 14"   --->   Operation 1586 'partselect' 'trunc_ln717_1112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1587 [1/1] (0.00ns)   --->   "%sext_ln1171_665 = sext i12 %trunc_ln717_1113"   --->   Operation 1587 'sext' 'sext_ln1171_665' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1588 [1/1] (1.48ns)   --->   "%add_ln1171_61 = add i12 %sext_ln1171_286, i12 %sext_ln1171_282"   --->   Operation 1588 'add' 'add_ln1171_61' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln717_1114 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_61, i32 1, i32 11"   --->   Operation 1589 'partselect' 'trunc_ln717_1114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1590 [1/3] (2.45ns)   --->   "%mul_ln1171_496 = mul i13 %sext_ln1171_284, i13 13"   --->   Operation 1590 'mul' 'mul_ln1171_496' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln717_1115 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_496, i32 1, i32 12"   --->   Operation 1591 'partselect' 'trunc_ln717_1115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1592 [1/3] (2.45ns)   --->   "%mul_ln1171_497 = mul i15 %sext_ln1171_281, i15 35"   --->   Operation 1592 'mul' 'mul_ln1171_497' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1593 [1/1] (0.00ns)   --->   "%trunc_ln717_1116 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_497, i32 1, i32 14"   --->   Operation 1593 'partselect' 'trunc_ln717_1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1594 [1/1] (1.53ns)   --->   "%sub_ln1171_611 = sub i13 %sub_ln1171_605, i13 %sext_ln1171_284"   --->   Operation 1594 'sub' 'sub_ln1171_611' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln717_1117 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_611, i32 1, i32 12"   --->   Operation 1595 'partselect' 'trunc_ln717_1117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln1171_670 = sext i12 %trunc_ln717_1118"   --->   Operation 1596 'sext' 'sext_ln1171_670' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1597 [1/1] (1.53ns)   --->   "%sub_ln1171_612 = sub i14 %sext_ln1171_289, i14 %sext_ln1171_291"   --->   Operation 1597 'sub' 'sub_ln1171_612' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1598 [1/1] (0.00ns)   --->   "%trunc_ln717_1119 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_612, i32 1, i32 13"   --->   Operation 1598 'partselect' 'trunc_ln717_1119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1599 [1/3] (2.45ns)   --->   "%mul_ln1171_498 = mul i15 %sext_ln1171_281, i15 32727"   --->   Operation 1599 'mul' 'mul_ln1171_498' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1600 [1/1] (0.00ns)   --->   "%trunc_ln717_1120 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_498, i32 1, i32 14"   --->   Operation 1600 'partselect' 'trunc_ln717_1120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1601 [1/3] (2.45ns)   --->   "%mul_ln1171_499 = mul i14 %sext_ln1171_279, i14 16361"   --->   Operation 1601 'mul' 'mul_ln1171_499' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1602 [1/1] (0.00ns)   --->   "%trunc_ln717_1121 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_499, i32 1, i32 13"   --->   Operation 1602 'partselect' 'trunc_ln717_1121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1603 [1/1] (1.41ns)   --->   "%add_ln1171_62 = add i11 %sext_ln1171_288, i11 %sext_ln1171_283"   --->   Operation 1603 'add' 'add_ln1171_62' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln717_1122 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln1171_62, i32 1, i32 10"   --->   Operation 1604 'partselect' 'trunc_ln717_1122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1605 [1/1] (1.53ns)   --->   "%sub_ln1171_613 = sub i14 %sext_ln1171_295, i14 %sext_ln1171_291"   --->   Operation 1605 'sub' 'sub_ln1171_613' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1606 [1/1] (0.00ns)   --->   "%trunc_ln717_1123 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_613, i32 1, i32 13"   --->   Operation 1606 'partselect' 'trunc_ln717_1123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1607 [1/1] (1.54ns)   --->   "%sub_ln1171_614 = sub i13 %sext_ln1171_290, i13 %sext_ln1171_287"   --->   Operation 1607 'sub' 'sub_ln1171_614' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1608 [1/1] (0.00ns)   --->   "%trunc_ln717_1124 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_614, i32 1, i32 12"   --->   Operation 1608 'partselect' 'trunc_ln717_1124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1609 [1/3] (2.45ns)   --->   "%mul_ln1171_500 = mul i14 %sext_ln1171_279, i14 25"   --->   Operation 1609 'mul' 'mul_ln1171_500' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1610 [1/1] (0.00ns)   --->   "%trunc_ln717_1125 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_500, i32 1, i32 13"   --->   Operation 1610 'partselect' 'trunc_ln717_1125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1611 [1/1] (1.52ns)   --->   "%sub_ln1171_615 = sub i14 %sub_ln1171_607, i14 %sext_ln1171_289"   --->   Operation 1611 'sub' 'sub_ln1171_615' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1612 [1/1] (0.00ns)   --->   "%trunc_ln717_1126 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_615, i32 1, i32 13"   --->   Operation 1612 'partselect' 'trunc_ln717_1126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1613 [1/1] (1.54ns)   --->   "%sub_ln1171_777 = sub i13 %sext_ln1171_284, i13 %sext_ln1171_287"   --->   Operation 1613 'sub' 'sub_ln1171_777' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1614 [1/1] (0.00ns)   --->   "%trunc_ln717_1127 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_777, i32 1, i32 12"   --->   Operation 1614 'partselect' 'trunc_ln717_1127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1615 [1/1] (1.41ns)   --->   "%sub_ln1171_778 = sub i11 %sext_ln1171_283, i11 %sext_ln1171_288"   --->   Operation 1615 'sub' 'sub_ln1171_778' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1616 [1/1] (0.00ns)   --->   "%trunc_ln717_1128 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_778, i32 1, i32 10"   --->   Operation 1616 'partselect' 'trunc_ln717_1128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln1171_680 = sext i10 %trunc_ln717_1128"   --->   Operation 1617 'sext' 'sext_ln1171_680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1618 [1/1] (1.48ns)   --->   "%sub_ln1171_779 = sub i12 %sext_ln1171_282, i12 %sext_ln1171_286"   --->   Operation 1618 'sub' 'sub_ln1171_779' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln717_1129 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_779, i32 1, i32 11"   --->   Operation 1619 'partselect' 'trunc_ln717_1129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1620 [1/3] (2.45ns)   --->   "%mul_ln1171_501 = mul i14 %sext_ln1171_279, i14 16358"   --->   Operation 1620 'mul' 'mul_ln1171_501' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln717_1130 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_501, i32 1, i32 13"   --->   Operation 1621 'partselect' 'trunc_ln717_1130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1622 [1/1] (1.54ns)   --->   "%sub_ln1171_616 = sub i13 %sext_ln1171_287, i13 %sext_ln1171_290"   --->   Operation 1622 'sub' 'sub_ln1171_616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1623 [1/1] (0.00ns)   --->   "%trunc_ln717_1131 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_616, i32 1, i32 12"   --->   Operation 1623 'partselect' 'trunc_ln717_1131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_617 = sub i12 0, i12 %sext_ln1171_286"   --->   Operation 1624 'sub' 'sub_ln1171_617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1625 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_618 = sub i12 %sub_ln1171_617, i12 %sext_ln1171_293"   --->   Operation 1625 'sub' 'sub_ln1171_618' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1626 [1/1] (0.00ns)   --->   "%trunc_ln717_1132 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_618, i32 1, i32 11"   --->   Operation 1626 'partselect' 'trunc_ln717_1132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1627 [1/1] (1.53ns)   --->   "%add_ln1171_63 = add i14 %sext_ln1171_291, i14 %sext_ln1171_295"   --->   Operation 1627 'add' 'add_ln1171_63' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1628 [1/1] (0.00ns)   --->   "%trunc_ln717_1133 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_63, i32 1, i32 13"   --->   Operation 1628 'partselect' 'trunc_ln717_1133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1629 [1/1] (1.41ns)   --->   "%sub_ln1171_619 = sub i11 %sext_ln1171_288, i11 %sext_ln1171_283"   --->   Operation 1629 'sub' 'sub_ln1171_619' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1630 [1/1] (0.00ns)   --->   "%trunc_ln717_1134 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_619, i32 1, i32 10"   --->   Operation 1630 'partselect' 'trunc_ln717_1134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1631 [1/1] (1.54ns)   --->   "%sub_ln1171_620 = sub i13 %sext_ln1171_287, i13 %sext_ln1171_292"   --->   Operation 1631 'sub' 'sub_ln1171_620' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1632 [1/1] (0.00ns)   --->   "%trunc_ln717_1135 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_620, i32 1, i32 12"   --->   Operation 1632 'partselect' 'trunc_ln717_1135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (1.53ns)   --->   "%sub_ln1171_621 = sub i14 %sext_ln1171_285, i14 %sext_ln1171_291"   --->   Operation 1633 'sub' 'sub_ln1171_621' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1634 [1/1] (0.00ns)   --->   "%trunc_ln717_1136 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_621, i32 1, i32 13"   --->   Operation 1634 'partselect' 'trunc_ln717_1136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1635 [2/3] (2.45ns)   --->   "%mul_ln1171_502 = mul i13 %sext_ln1171_284, i13 8181"   --->   Operation 1635 'mul' 'mul_ln1171_502' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1636 [1/3] (2.45ns)   --->   "%mul_ln1171_503 = mul i14 %sext_ln1171_279, i14 21"   --->   Operation 1636 'mul' 'mul_ln1171_503' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1637 [1/1] (0.00ns)   --->   "%trunc_ln717_1138 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_503, i32 1, i32 13"   --->   Operation 1637 'partselect' 'trunc_ln717_1138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln1171_297 = sext i8 %mult_V_544"   --->   Operation 1638 'sext' 'sext_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln1171_299 = sext i8 %mult_V_544"   --->   Operation 1639 'sext' 'sext_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln1171_301 = sext i8 %mult_V_544"   --->   Operation 1640 'sext' 'sext_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln1171_302 = sext i8 %mult_V_544"   --->   Operation 1641 'sext' 'sext_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1642 [1/1] (0.00ns)   --->   "%mult_V_550 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_544, i3 0"   --->   Operation 1642 'bitconcatenate' 'mult_V_550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln1171_303 = sext i11 %mult_V_550"   --->   Operation 1643 'sext' 'sext_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln1171_304 = sext i11 %mult_V_550"   --->   Operation 1644 'sext' 'sext_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1645 [1/1] (1.48ns)   --->   "%sub_ln1171_622 = sub i12 %sext_ln1171_304, i12 %sext_ln1171_301"   --->   Operation 1645 'sub' 'sub_ln1171_622' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1646 [1/1] (0.00ns)   --->   "%trunc_ln717_1139 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_622, i32 1, i32 11"   --->   Operation 1646 'partselect' 'trunc_ln717_1139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1647 [1/3] (2.45ns)   --->   "%mul_ln1171_504 = mul i13 %sext_ln1171_300, i13 8179"   --->   Operation 1647 'mul' 'mul_ln1171_504' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1648 [1/1] (0.00ns)   --->   "%trunc_ln717_1140 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_504, i32 1, i32 12"   --->   Operation 1648 'partselect' 'trunc_ln717_1140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1649 [1/1] (1.30ns)   --->   "%sub_ln1171_623 = sub i9 0, i9 %sext_ln1171_299"   --->   Operation 1649 'sub' 'sub_ln1171_623' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1650 [1/1] (0.00ns)   --->   "%trunc_ln717_1141 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_623, i32 1, i32 8"   --->   Operation 1650 'partselect' 'trunc_ln717_1141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln1171_693 = sext i13 %trunc_ln717_1142"   --->   Operation 1651 'sext' 'sext_ln1171_693' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1652 [1/1] (1.41ns)   --->   "%sub_ln1171_780 = sub i11 %sext_ln1171_302, i11 %sext_ln1171_447"   --->   Operation 1652 'sub' 'sub_ln1171_780' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1653 [1/1] (0.00ns)   --->   "%trunc_ln717_1143 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_780, i32 1, i32 10"   --->   Operation 1653 'partselect' 'trunc_ln717_1143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln1171_696 = sext i13 %trunc_ln717_1144"   --->   Operation 1654 'sext' 'sext_ln1171_696' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln1171_697 = sext i13 %trunc_ln717_1145"   --->   Operation 1655 'sext' 'sext_ln1171_697' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln1171_308 = sext i10 %tmp_30"   --->   Operation 1656 'sext' 'sext_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1657 [1/1] (1.52ns)   --->   "%sub_ln1171_625 = sub i14 %sub_ln1171_624, i14 %sext_ln1171_308"   --->   Operation 1657 'sub' 'sub_ln1171_625' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1658 [1/1] (0.00ns)   --->   "%trunc_ln717_1146 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_625, i32 1, i32 13"   --->   Operation 1658 'partselect' 'trunc_ln717_1146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln1171_698 = sext i13 %trunc_ln717_1147"   --->   Operation 1659 'sext' 'sext_ln1171_698' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1660 [1/1] (1.53ns)   --->   "%add_ln1171_64 = add i14 %sext_ln1171_305, i14 %sext_ln1171_303"   --->   Operation 1660 'add' 'add_ln1171_64' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1661 [1/1] (0.00ns)   --->   "%trunc_ln717_1148 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_64, i32 1, i32 13"   --->   Operation 1661 'partselect' 'trunc_ln717_1148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1662 [1/1] (1.54ns)   --->   "%sub_ln1171_626 = sub i13 0, i13 %sext_ln1171_309"   --->   Operation 1662 'sub' 'sub_ln1171_626' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1663 [1/1] (0.00ns)   --->   "%trunc_ln717_1149 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_626, i32 1, i32 12"   --->   Operation 1663 'partselect' 'trunc_ln717_1149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln1171_701 = sext i13 %trunc_ln717_1150"   --->   Operation 1664 'sext' 'sext_ln1171_701' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln1171_310 = sext i9 %shl_ln1171_262"   --->   Operation 1665 'sext' 'sext_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln1171_311 = sext i9 %shl_ln1171_262"   --->   Operation 1666 'sext' 'sext_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln1171_313 = sext i9 %shl_ln1171_262"   --->   Operation 1667 'sext' 'sext_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1668 [1/1] (1.48ns)   --->   "%sub_ln1171_627 = sub i12 %sext_ln1171_313, i12 %sext_ln1171_304"   --->   Operation 1668 'sub' 'sub_ln1171_627' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1669 [1/1] (0.00ns)   --->   "%trunc_ln717_1151 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_627, i32 1, i32 11"   --->   Operation 1669 'partselect' 'trunc_ln717_1151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1670 [1/1] (1.53ns)   --->   "%sub_ln1171_628 = sub i14 %sext_ln1171_305, i14 %sext_ln1171_308"   --->   Operation 1670 'sub' 'sub_ln1171_628' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1671 [1/1] (0.00ns)   --->   "%trunc_ln717_1152 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_628, i32 1, i32 13"   --->   Operation 1671 'partselect' 'trunc_ln717_1152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln1171_706 = sext i12 %trunc_ln717_1153"   --->   Operation 1672 'sext' 'sext_ln1171_706' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1673 [1/1] (1.54ns)   --->   "%sub_ln1171_630 = sub i13 %sext_ln1171_309, i13 %sext_ln1171_307"   --->   Operation 1673 'sub' 'sub_ln1171_630' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln717_1154 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_630, i32 1, i32 12"   --->   Operation 1674 'partselect' 'trunc_ln717_1154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1675 [1/3] (2.45ns)   --->   "%mul_ln1171_509 = mul i13 %sext_ln1171_300, i13 8181"   --->   Operation 1675 'mul' 'mul_ln1171_509' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1676 [1/1] (0.00ns)   --->   "%trunc_ln717_1155 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_509, i32 1, i32 12"   --->   Operation 1676 'partselect' 'trunc_ln717_1155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln42_247 = sext i7 %mult_V_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1677 'sext' 'sext_ln42_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln42_248 = sext i7 %mult_V_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1678 'sext' 'sext_ln42_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln42_249 = sext i7 %mult_V_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1679 'sext' 'sext_ln42_249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln42_250 = sext i7 %mult_V_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1680 'sext' 'sext_ln42_250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1681 [1/1] (1.53ns)   --->   "%add_ln1171_66 = add i14 %sext_ln1171_305, i14 %sext_ln1171_308"   --->   Operation 1681 'add' 'add_ln1171_66' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1682 [1/1] (0.00ns)   --->   "%trunc_ln717_1157 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_66, i32 1, i32 13"   --->   Operation 1682 'partselect' 'trunc_ln717_1157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1683 [1/1] (1.48ns)   --->   "%sub_ln1171_632 = sub i11 %sub_ln1171_631, i11 %sext_ln1171_302"   --->   Operation 1683 'sub' 'sub_ln1171_632' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1684 [1/1] (0.00ns)   --->   "%trunc_ln717_1158 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_632, i32 1, i32 10"   --->   Operation 1684 'partselect' 'trunc_ln717_1158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1685 [2/3] (2.45ns)   --->   "%mul_ln1171_510 = mul i14 %sext_ln1171_298, i14 16359"   --->   Operation 1685 'mul' 'mul_ln1171_510' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln1171_710 = sext i13 %trunc_ln717_1160"   --->   Operation 1686 'sext' 'sext_ln1171_710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1687 [1/3] (2.45ns)   --->   "%mul_ln1171_512 = mul i14 %sext_ln1171_298, i14 25"   --->   Operation 1687 'mul' 'mul_ln1171_512' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1688 [1/1] (0.00ns)   --->   "%trunc_ln717_1161 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_512, i32 1, i32 13"   --->   Operation 1688 'partselect' 'trunc_ln717_1161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1689 [1/1] (0.00ns)   --->   "%sext_ln1171_712 = sext i12 %trunc_ln717_1163"   --->   Operation 1689 'sext' 'sext_ln1171_712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1690 [1/3] (2.45ns)   --->   "%mul_ln1171_513 = mul i15 %sext_ln1171_296, i15 32727"   --->   Operation 1690 'mul' 'mul_ln1171_513' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1691 [1/1] (0.00ns)   --->   "%trunc_ln717_1164 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_513, i32 1, i32 14"   --->   Operation 1691 'partselect' 'trunc_ln717_1164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1692 [1/3] (2.45ns)   --->   "%mul_ln1171_514 = mul i13 %sext_ln1171_300, i13 11"   --->   Operation 1692 'mul' 'mul_ln1171_514' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln717_1165 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_514, i32 1, i32 12"   --->   Operation 1693 'partselect' 'trunc_ln717_1165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1694 [1/1] (1.41ns)   --->   "%sub_ln1171_634 = sub i11 %sext_ln1171_447, i11 %sext_ln1171_302"   --->   Operation 1694 'sub' 'sub_ln1171_634' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1695 [1/1] (0.00ns)   --->   "%trunc_ln717_1166 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_634, i32 1, i32 10"   --->   Operation 1695 'partselect' 'trunc_ln717_1166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1696 [1/1] (1.54ns)   --->   "%add_ln1171_68 = add i13 %sext_ln1171_309, i13 %sext_ln1171_307"   --->   Operation 1696 'add' 'add_ln1171_68' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1697 [1/1] (0.00ns)   --->   "%trunc_ln717_1167 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_68, i32 1, i32 12"   --->   Operation 1697 'partselect' 'trunc_ln717_1167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1698 [1/1] (1.52ns)   --->   "%sub_ln1171_635 = sub i14 %sub_ln1171_624, i14 %sext_ln1171_311"   --->   Operation 1698 'sub' 'sub_ln1171_635' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1699 [1/1] (0.00ns)   --->   "%trunc_ln717_1168 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_635, i32 1, i32 13"   --->   Operation 1699 'partselect' 'trunc_ln717_1168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1700 [1/3] (2.45ns)   --->   "%mul_ln1171_515 = mul i15 %sext_ln1171_296, i15 32723"   --->   Operation 1700 'mul' 'mul_ln1171_515' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1701 [1/1] (0.00ns)   --->   "%trunc_ln717_1169 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_515, i32 1, i32 14"   --->   Operation 1701 'partselect' 'trunc_ln717_1169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1702 [1/1] (1.36ns)   --->   "%sub_ln1171_636 = sub i10 0, i10 %sext_ln1171_310"   --->   Operation 1702 'sub' 'sub_ln1171_636' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1703 [1/1] (0.00ns)   --->   "%trunc_ln717_1170 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_636, i32 1, i32 9"   --->   Operation 1703 'partselect' 'trunc_ln717_1170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_637 = sub i12 0, i12 %sext_ln1171_304"   --->   Operation 1704 'sub' 'sub_ln1171_637' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1705 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_638 = sub i12 %sub_ln1171_637, i12 %sext_ln1171_301"   --->   Operation 1705 'sub' 'sub_ln1171_638' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1706 [1/1] (0.00ns)   --->   "%trunc_ln717_1171 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_638, i32 1, i32 11"   --->   Operation 1706 'partselect' 'trunc_ln717_1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln1171_719 = sext i10 %trunc_ln717_1172"   --->   Operation 1707 'sext' 'sext_ln1171_719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln42_257 = sext i13 %trunc_ln717_1173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1708 'sext' 'sext_ln42_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1709 [1/3] (2.45ns)   --->   "%mul_ln1171_517 = mul i14 %sext_ln1171_298, i14 29"   --->   Operation 1709 'mul' 'mul_ln1171_517' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1710 [1/1] (0.00ns)   --->   "%trunc_ln717_1175 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_517, i32 1, i32 13"   --->   Operation 1710 'partselect' 'trunc_ln717_1175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln1171_318 = sext i8 %trunc_ln38_6"   --->   Operation 1711 'sext' 'sext_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1712 [1/1] (1.30ns)   --->   "%sub_ln1171_639 = sub i9 0, i9 %sext_ln1171_318"   --->   Operation 1712 'sub' 'sub_ln1171_639' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln717_1176 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_639, i32 1, i32 8"   --->   Operation 1713 'partselect' 'trunc_ln717_1176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln1171_721 = sext i8 %trunc_ln717_1176"   --->   Operation 1714 'sext' 'sext_ln1171_721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln1171_722 = sext i8 %trunc_ln717_1176"   --->   Operation 1715 'sext' 'sext_ln1171_722' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln1171_321 = sext i9 %mult_V_602"   --->   Operation 1716 'sext' 'sext_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln1171_322 = sext i9 %mult_V_602"   --->   Operation 1717 'sext' 'sext_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1718 [1/1] (1.54ns)   --->   "%add_ln1171_70 = add i13 %sext_ln1171_319, i13 %sext_ln1171_322"   --->   Operation 1718 'add' 'add_ln1171_70' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1719 [1/1] (0.00ns)   --->   "%trunc_ln717_1177 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln1171_70, i32 1, i32 12"   --->   Operation 1719 'partselect' 'trunc_ln717_1177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln1171_725 = sext i12 %trunc_ln717_1178"   --->   Operation 1720 'sext' 'sext_ln1171_725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1721 [1/1] (1.36ns)   --->   "%sub_ln1171_640 = sub i10 0, i10 %sext_ln1171_321"   --->   Operation 1721 'sub' 'sub_ln1171_640' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1722 [1/1] (0.00ns)   --->   "%trunc_ln717_1179 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_640, i32 1, i32 9"   --->   Operation 1722 'partselect' 'trunc_ln717_1179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln1171_727 = sext i9 %trunc_ln717_1179"   --->   Operation 1723 'sext' 'sext_ln1171_727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln1171_728 = sext i12 %trunc_ln717_1180"   --->   Operation 1724 'sext' 'sext_ln1171_728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln1171_729 = sext i13 %trunc_ln717_1181"   --->   Operation 1725 'sext' 'sext_ln1171_729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln1171_730 = sext i13 %trunc_ln717_1182"   --->   Operation 1726 'sext' 'sext_ln1171_730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1727 [1/3] (2.45ns)   --->   "%mul_ln1171_519 = mul i15 %sext_ln1171_315, i15 46"   --->   Operation 1727 'mul' 'mul_ln1171_519' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1728 [1/1] (0.00ns)   --->   "%trunc_ln717_1183 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_519, i32 1, i32 14"   --->   Operation 1728 'partselect' 'trunc_ln717_1183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln42_258 = sext i7 %mult_V_585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1729 'sext' 'sext_ln42_258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1730 [1/3] (2.45ns)   --->   "%mul_ln1171_520 = mul i14 %sext_ln1171_316, i14 16357"   --->   Operation 1730 'mul' 'mul_ln1171_520' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln717_1185 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_520, i32 1, i32 13"   --->   Operation 1731 'partselect' 'trunc_ln717_1185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln1171_733 = sext i13 %trunc_ln717_1186"   --->   Operation 1732 'sext' 'sext_ln1171_733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln1171_734 = sext i11 %trunc_ln717_1187"   --->   Operation 1733 'sext' 'sext_ln1171_734' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln1171_735 = sext i12 %trunc_ln717_1188"   --->   Operation 1734 'sext' 'sext_ln1171_735' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln1171_736 = sext i13 %trunc_ln717_1189"   --->   Operation 1735 'sext' 'sext_ln1171_736' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1736 [1/1] (1.54ns)   --->   "%sub_ln1171_647 = sub i13 %sext_ln1171_319, i13 %sext_ln1171_322"   --->   Operation 1736 'sub' 'sub_ln1171_647' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1737 [1/1] (0.00ns)   --->   "%trunc_ln717_1190 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_647, i32 1, i32 12"   --->   Operation 1737 'partselect' 'trunc_ln717_1190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln42_259 = sext i12 %mult_V_599" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1738 'sext' 'sext_ln42_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1739 [1/1] (1.53ns)   --->   "%sub_ln1171_648 = sub i13 %sub_ln1171_641, i13 %sext_ln1171_322"   --->   Operation 1739 'sub' 'sub_ln1171_648' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1740 [1/1] (0.00ns)   --->   "%trunc_ln717_1191 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_648, i32 1, i32 12"   --->   Operation 1740 'partselect' 'trunc_ln717_1191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1741 [1/3] (2.45ns)   --->   "%mul_ln1171_523 = mul i14 %sext_ln1171_316, i14 16365"   --->   Operation 1741 'mul' 'mul_ln1171_523' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln717_1193 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_523, i32 1, i32 13"   --->   Operation 1742 'partselect' 'trunc_ln717_1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1743 [1/3] (2.45ns)   --->   "%mul_ln1171_524 = mul i13 %sext_ln1171_317, i13 11"   --->   Operation 1743 'mul' 'mul_ln1171_524' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1744 [1/1] (0.00ns)   --->   "%trunc_ln717_1194 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_524, i32 1, i32 12"   --->   Operation 1744 'partselect' 'trunc_ln717_1194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1745 [1/1] (0.00ns)   --->   "%sext_ln1171_327 = sext i10 %shl_ln1171_266"   --->   Operation 1745 'sext' 'sext_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1746 [1/1] (1.53ns)   --->   "%sub_ln1171_651 = sub i13 %sub_ln1171_641, i13 %sext_ln1171_327"   --->   Operation 1746 'sub' 'sub_ln1171_651' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1747 [1/1] (0.00ns)   --->   "%trunc_ln717_1196 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_651, i32 1, i32 12"   --->   Operation 1747 'partselect' 'trunc_ln717_1196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln1171_742 = sext i10 %trunc_ln717_1197"   --->   Operation 1748 'sext' 'sext_ln1171_742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln1171_743 = sext i12 %trunc_ln717_1198"   --->   Operation 1749 'sext' 'sext_ln1171_743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln1171_744 = sext i12 %trunc_ln717_1198"   --->   Operation 1750 'sext' 'sext_ln1171_744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1751 [1/3] (2.45ns)   --->   "%mul_ln1171_525 = mul i15 %sext_ln1171_315, i15 59"   --->   Operation 1751 'mul' 'mul_ln1171_525' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln717_1199 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_525, i32 1, i32 14"   --->   Operation 1752 'partselect' 'trunc_ln717_1199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln1171_746 = sext i10 %trunc_ln717_1200"   --->   Operation 1753 'sext' 'sext_ln1171_746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1754 [1/3] (2.45ns)   --->   "%mul_ln1171_526 = mul i14 %sext_ln1171_316, i14 19"   --->   Operation 1754 'mul' 'mul_ln1171_526' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1755 [1/1] (0.00ns)   --->   "%trunc_ln717_1201 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_526, i32 1, i32 13"   --->   Operation 1755 'partselect' 'trunc_ln717_1201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln1171_748 = sext i13 %trunc_ln717_1202"   --->   Operation 1756 'sext' 'sext_ln1171_748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1757 [2/3] (2.45ns)   --->   "%mul_ln1171_527 = mul i14 %sext_ln1171_316, i14 26"   --->   Operation 1757 'mul' 'mul_ln1171_527' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln42_260 = sext i13 %trunc_ln717_1204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1758 'sext' 'sext_ln42_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln42_261 = sext i11 %trunc_ln717_1205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1759 'sext' 'sext_ln42_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1760 [1/3] (2.45ns)   --->   "%mul_ln1171_528 = mul i14 %sext_ln1171_316, i14 22"   --->   Operation 1760 'mul' 'mul_ln1171_528' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1761 [1/1] (0.00ns)   --->   "%trunc_ln717_1206 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_528, i32 1, i32 13"   --->   Operation 1761 'partselect' 'trunc_ln717_1206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1762 [1/3] (2.45ns)   --->   "%mul_ln1171_529 = mul i14 %sext_ln1171_316, i14 23"   --->   Operation 1762 'mul' 'mul_ln1171_529' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1763 [1/1] (0.00ns)   --->   "%trunc_ln717_1207 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_529, i32 1, i32 13"   --->   Operation 1763 'partselect' 'trunc_ln717_1207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1764 [1/3] (2.45ns)   --->   "%mul_ln1171_530 = mul i15 %sext_ln1171_315, i15 32724"   --->   Operation 1764 'mul' 'mul_ln1171_530' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln717_1208 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_530, i32 1, i32 14"   --->   Operation 1765 'partselect' 'trunc_ln717_1208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln1171_332 = sext i8 %trunc_ln38_7"   --->   Operation 1766 'sext' 'sext_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln1171_753 = sext i12 %trunc_ln717_1211"   --->   Operation 1767 'sext' 'sext_ln1171_753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1768 [1/3] (2.45ns)   --->   "%mul_ln1171_531 = mul i14 %sext_ln1171_330, i14 16357"   --->   Operation 1768 'mul' 'mul_ln1171_531' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1769 [1/1] (0.00ns)   --->   "%trunc_ln717_1212 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_531, i32 1, i32 13"   --->   Operation 1769 'partselect' 'trunc_ln717_1212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln1171_755 = sext i11 %trunc_ln717_1213"   --->   Operation 1770 'sext' 'sext_ln1171_755' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln1171_756 = sext i13 %trunc_ln717_1214"   --->   Operation 1771 'sext' 'sext_ln1171_756' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln717_296 = sext i11 %trunc_ln717_1215"   --->   Operation 1772 'sext' 'sext_ln717_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln1171_757 = sext i10 %trunc_ln717_1216"   --->   Operation 1773 'sext' 'sext_ln1171_757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln1171_758 = sext i10 %trunc_ln717_1216"   --->   Operation 1774 'sext' 'sext_ln1171_758' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln1171_759 = sext i12 %trunc_ln717_1217"   --->   Operation 1775 'sext' 'sext_ln1171_759' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln1171_760 = sext i13 %trunc_ln717_1218"   --->   Operation 1776 'sext' 'sext_ln1171_760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln1171_761 = sext i13 %trunc_ln717_1219"   --->   Operation 1777 'sext' 'sext_ln1171_761' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln1171_762 = sext i10 %trunc_ln717_1220"   --->   Operation 1778 'sext' 'sext_ln1171_762' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln1171_763 = sext i10 %trunc_ln717_1220"   --->   Operation 1779 'sext' 'sext_ln1171_763' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1780 [1/3] (2.45ns)   --->   "%mul_ln1171_534 = mul i14 %sext_ln1171_330, i14 16358"   --->   Operation 1780 'mul' 'mul_ln1171_534' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln717_1222 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_534, i32 1, i32 13"   --->   Operation 1781 'partselect' 'trunc_ln717_1222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln1171_767 = sext i11 %trunc_ln717_1223"   --->   Operation 1782 'sext' 'sext_ln1171_767' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln1171_768 = sext i11 %trunc_ln717_1223"   --->   Operation 1783 'sext' 'sext_ln1171_768' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln1171_769 = sext i12 %trunc_ln717_1224"   --->   Operation 1784 'sext' 'sext_ln1171_769' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1785 [1/3] (2.45ns)   --->   "%mul_ln1171_535 = mul i15 %sext_ln1171_328, i15 39"   --->   Operation 1785 'mul' 'mul_ln1171_535' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1786 [1/1] (0.00ns)   --->   "%trunc_ln717_1225 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_535, i32 1, i32 14"   --->   Operation 1786 'partselect' 'trunc_ln717_1225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln1171_771 = sext i12 %trunc_ln717_1226"   --->   Operation 1787 'sext' 'sext_ln1171_771' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1788 [1/3] (2.45ns)   --->   "%mul_ln1171_537 = mul i15 %sext_ln1171_328, i15 32724"   --->   Operation 1788 'mul' 'mul_ln1171_537' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1789 [1/1] (0.00ns)   --->   "%trunc_ln717_1227 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_537, i32 1, i32 14"   --->   Operation 1789 'partselect' 'trunc_ln717_1227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln42_264 = sext i7 %mult_V_668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1790 'sext' 'sext_ln42_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln42_266 = sext i7 %mult_V_668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1791 'sext' 'sext_ln42_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1792 [1/3] (2.45ns)   --->   "%mul_ln1171_538 = mul i15 %sext_ln1171_328, i15 43"   --->   Operation 1792 'mul' 'mul_ln1171_538' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1793 [1/1] (0.00ns)   --->   "%trunc_ln717_1228 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_538, i32 1, i32 14"   --->   Operation 1793 'partselect' 'trunc_ln717_1228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln1171_773 = sext i12 %trunc_ln717_1229"   --->   Operation 1794 'sext' 'sext_ln1171_773' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1795 [1/1] (0.00ns)   --->   "%sext_ln1171_774 = sext i13 %trunc_ln717_1230"   --->   Operation 1795 'sext' 'sext_ln1171_774' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1796 [1/3] (2.45ns)   --->   "%mul_ln1171_539 = mul i14 %sext_ln1171_330, i14 27"   --->   Operation 1796 'mul' 'mul_ln1171_539' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1797 [1/1] (0.00ns)   --->   "%trunc_ln717_1231 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_539, i32 1, i32 13"   --->   Operation 1797 'partselect' 'trunc_ln717_1231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln1171_778 = sext i12 %trunc_ln717_1234"   --->   Operation 1798 'sext' 'sext_ln1171_778' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln717_298 = sext i11 %trunc_ln717_1236"   --->   Operation 1799 'sext' 'sext_ln717_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln42_267 = sext i10 %trunc_ln717_1237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1800 'sext' 'sext_ln42_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln1171_780 = sext i12 %trunc_ln717_1238"   --->   Operation 1801 'sext' 'sext_ln1171_780' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln1171_781 = sext i13 %trunc_ln717_1240"   --->   Operation 1802 'sext' 'sext_ln1171_781' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln42_270 = sext i13 %trunc_ln717_1241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1803 'sext' 'sext_ln42_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1804 [1/1] (1.30ns)   --->   "%sub_ln1171_673 = sub i9 0, i9 %sext_ln1171_332"   --->   Operation 1804 'sub' 'sub_ln1171_673' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1805 [1/1] (0.00ns)   --->   "%trunc_ln717_1243 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_673, i32 1, i32 8"   --->   Operation 1805 'partselect' 'trunc_ln717_1243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln1171_783 = sext i8 %trunc_ln717_1243"   --->   Operation 1806 'sext' 'sext_ln1171_783' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln1171_784 = sext i12 %trunc_ln717_1244"   --->   Operation 1807 'sext' 'sext_ln1171_784' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln42_271 = sext i13 %trunc_ln717_1245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1808 'sext' 'sext_ln42_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln1171_356 = sext i9 %shl_ln1171_272"   --->   Operation 1809 'sext' 'sext_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln717_299 = sext i12 %trunc_ln717_1247"   --->   Operation 1810 'sext' 'sext_ln717_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln717_300 = sext i12 %trunc_ln717_1247"   --->   Operation 1811 'sext' 'sext_ln717_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1812 [1/1] (0.00ns)   --->   "%sext_ln1171_786 = sext i11 %trunc_ln717_1248"   --->   Operation 1812 'sext' 'sext_ln1171_786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln1171_788 = sext i13 %trunc_ln717_1250"   --->   Operation 1813 'sext' 'sext_ln1171_788' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln1171_789 = sext i13 %trunc_ln717_1251"   --->   Operation 1814 'sext' 'sext_ln1171_789' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1815 [1/1] (0.00ns)   --->   "%sext_ln1171_791 = sext i12 %trunc_ln717_1252"   --->   Operation 1815 'sext' 'sext_ln1171_791' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln1171_792 = sext i13 %trunc_ln717_1253"   --->   Operation 1816 'sext' 'sext_ln1171_792' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln1171_794 = sext i13 %trunc_ln717_1255"   --->   Operation 1817 'sext' 'sext_ln1171_794' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln42_272 = sext i10 %trunc_ln717_1256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1818 'sext' 'sext_ln42_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln1171_795 = sext i13 %trunc_ln717_1257"   --->   Operation 1819 'sext' 'sext_ln1171_795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln1171_797 = sext i10 %trunc_ln717_1258"   --->   Operation 1820 'sext' 'sext_ln1171_797' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln1171_799 = sext i13 %trunc_ln717_1260"   --->   Operation 1821 'sext' 'sext_ln1171_799' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1822 [1/3] (2.45ns)   --->   "%mul_ln1171_544 = mul i14 %sext_ln1171_346, i14 16365"   --->   Operation 1822 'mul' 'mul_ln1171_544' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1823 [1/1] (0.00ns)   --->   "%trunc_ln717_1261 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_544, i32 1, i32 13"   --->   Operation 1823 'partselect' 'trunc_ln717_1261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1824 [1/3] (2.45ns)   --->   "%mul_ln1171_545 = mul i15 %sext_ln1171_344, i15 51"   --->   Operation 1824 'mul' 'mul_ln1171_545' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1825 [1/1] (0.00ns)   --->   "%trunc_ln717_1262 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_545, i32 1, i32 14"   --->   Operation 1825 'partselect' 'trunc_ln717_1262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln1171_802 = sext i12 %trunc_ln717_1263"   --->   Operation 1826 'sext' 'sext_ln1171_802' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln1171_803 = sext i10 %trunc_ln717_1264"   --->   Operation 1827 'sext' 'sext_ln1171_803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln1171_804 = sext i10 %trunc_ln717_1264"   --->   Operation 1828 'sext' 'sext_ln1171_804' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln1171_805 = sext i10 %trunc_ln717_1264"   --->   Operation 1829 'sext' 'sext_ln1171_805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln1171_806 = sext i13 %trunc_ln717_1265"   --->   Operation 1830 'sext' 'sext_ln1171_806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1831 [1/3] (2.45ns)   --->   "%mul_ln1171_547 = mul i14 %sext_ln1171_346, i14 16361"   --->   Operation 1831 'mul' 'mul_ln1171_547' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1832 [1/1] (0.00ns)   --->   "%trunc_ln717_1266 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_547, i32 1, i32 13"   --->   Operation 1832 'partselect' 'trunc_ln717_1266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1833 [1/3] (2.45ns)   --->   "%mul_ln1171_548 = mul i15 %sext_ln1171_344, i15 32727"   --->   Operation 1833 'mul' 'mul_ln1171_548' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1834 [1/1] (0.00ns)   --->   "%trunc_ln717_1267 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_548, i32 1, i32 14"   --->   Operation 1834 'partselect' 'trunc_ln717_1267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln1171_809 = sext i12 %trunc_ln717_1268"   --->   Operation 1835 'sext' 'sext_ln1171_809' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln1171_811 = sext i12 %trunc_ln717_1269"   --->   Operation 1836 'sext' 'sext_ln1171_811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln1171_812 = sext i13 %trunc_ln717_1270"   --->   Operation 1837 'sext' 'sext_ln1171_812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln717_303 = sext i11 %trunc_ln717_1271"   --->   Operation 1838 'sext' 'sext_ln717_303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln1171_814 = sext i11 %trunc_ln717_1272"   --->   Operation 1839 'sext' 'sext_ln1171_814' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln42_274 = sext i11 %trunc_ln717_1273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1840 'sext' 'sext_ln42_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1841 [1/3] (2.45ns)   --->   "%mul_ln1171_549 = mul i15 %sext_ln1171_344, i15 32713"   --->   Operation 1841 'mul' 'mul_ln1171_549' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln717_1275 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_549, i32 1, i32 14"   --->   Operation 1842 'partselect' 'trunc_ln717_1275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln1171_817 = sext i12 %trunc_ln717_1276"   --->   Operation 1843 'sext' 'sext_ln1171_817' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln1171_818 = sext i11 %trunc_ln717_1277"   --->   Operation 1844 'sext' 'sext_ln1171_818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1845 [1/3] (2.45ns)   --->   "%mul_ln1171_550 = mul i15 %sext_ln1171_344, i15 32729"   --->   Operation 1845 'mul' 'mul_ln1171_550' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1846 [1/1] (0.00ns)   --->   "%trunc_ln717_1278 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_550, i32 1, i32 14"   --->   Operation 1846 'partselect' 'trunc_ln717_1278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln1171_364 = sext i8 %mult_V_801"   --->   Operation 1847 'sext' 'sext_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln1171_367 = sext i8 %mult_V_801"   --->   Operation 1848 'sext' 'sext_ln1171_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln1171_371 = sext i9 %shl_ln1171_276"   --->   Operation 1849 'sext' 'sext_ln1171_371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln717_305 = sext i10 %mult_V_769"   --->   Operation 1850 'sext' 'sext_ln717_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1851 [1/1] (0.00ns)   --->   "%sext_ln42_276 = sext i10 %mult_V_769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1851 'sext' 'sext_ln42_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln1171_819 = sext i13 %trunc_ln717_1280"   --->   Operation 1852 'sext' 'sext_ln1171_819' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln1171_820 = sext i13 %trunc_ln717_1281"   --->   Operation 1853 'sext' 'sext_ln1171_820' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1854 [1/3] (2.45ns)   --->   "%mul_ln1171_551 = mul i14 %sext_ln1171_363, i14 16357"   --->   Operation 1854 'mul' 'mul_ln1171_551' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln717_1282 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_551, i32 1, i32 13"   --->   Operation 1855 'partselect' 'trunc_ln717_1282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln1171_822 = sext i13 %trunc_ln717_1283"   --->   Operation 1856 'sext' 'sext_ln1171_822' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1857 [1/3] (2.45ns)   --->   "%mul_ln1171_553 = mul i14 %sext_ln1171_363, i14 16355"   --->   Operation 1857 'mul' 'mul_ln1171_553' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1858 [1/1] (0.00ns)   --->   "%trunc_ln717_1284 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_553, i32 1, i32 13"   --->   Operation 1858 'partselect' 'trunc_ln717_1284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1859 [1/3] (2.45ns)   --->   "%mul_ln1171_554 = mul i15 %sext_ln1171_362, i15 32726"   --->   Operation 1859 'mul' 'mul_ln1171_554' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1860 [1/1] (0.00ns)   --->   "%trunc_ln717_1285 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_554, i32 1, i32 14"   --->   Operation 1860 'partselect' 'trunc_ln717_1285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln1171_825 = sext i12 %trunc_ln717_1286"   --->   Operation 1861 'sext' 'sext_ln1171_825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1862 [1/3] (2.45ns)   --->   "%mul_ln1171_555 = mul i14 %sext_ln1171_363, i14 21"   --->   Operation 1862 'mul' 'mul_ln1171_555' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1863 [1/1] (0.00ns)   --->   "%trunc_ln717_1287 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_555, i32 1, i32 13"   --->   Operation 1863 'partselect' 'trunc_ln717_1287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln1171_827 = sext i12 %trunc_ln717_1288"   --->   Operation 1864 'sext' 'sext_ln1171_827' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln1171_828 = sext i11 %trunc_ln717_1289"   --->   Operation 1865 'sext' 'sext_ln1171_828' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln1171_829 = sext i11 %trunc_ln717_1289"   --->   Operation 1866 'sext' 'sext_ln1171_829' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1867 [1/1] (1.36ns)   --->   "%sub_ln1171_701 = sub i10 0, i10 %sext_ln1171_371"   --->   Operation 1867 'sub' 'sub_ln1171_701' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1868 [1/1] (0.00ns)   --->   "%trunc_ln717_1290 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_701, i32 1, i32 9"   --->   Operation 1868 'partselect' 'trunc_ln717_1290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln42_278 = sext i9 %trunc_ln717_1290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1869 'sext' 'sext_ln42_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln42_279 = sext i9 %trunc_ln717_1290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1870 'sext' 'sext_ln42_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1871 [1/3] (2.45ns)   --->   "%mul_ln1171_556 = mul i15 %sext_ln1171_362, i15 32733"   --->   Operation 1871 'mul' 'mul_ln1171_556' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1872 [1/1] (0.00ns)   --->   "%trunc_ln717_1291 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_556, i32 1, i32 14"   --->   Operation 1872 'partselect' 'trunc_ln717_1291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1873 [1/1] (1.41ns)   --->   "%sub_ln1171_789 = sub i11 %sext_ln1171_364, i11 %sext_ln717_305"   --->   Operation 1873 'sub' 'sub_ln1171_789' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln717_1292 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_789, i32 1, i32 10"   --->   Operation 1874 'partselect' 'trunc_ln717_1292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1875 [1/1] (0.00ns)   --->   "%sext_ln1171_833 = sext i13 %trunc_ln717_1293"   --->   Operation 1875 'sext' 'sext_ln1171_833' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1876 [1/3] (2.45ns)   --->   "%mul_ln1171_557 = mul i13 %sext_ln1171_366, i13 8181"   --->   Operation 1876 'mul' 'mul_ln1171_557' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1877 [1/1] (0.00ns)   --->   "%trunc_ln717_1294 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_557, i32 1, i32 12"   --->   Operation 1877 'partselect' 'trunc_ln717_1294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1878 [1/3] (2.45ns)   --->   "%mul_ln1171_558 = mul i14 %sext_ln1171_363, i14 22"   --->   Operation 1878 'mul' 'mul_ln1171_558' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1879 [1/1] (0.00ns)   --->   "%trunc_ln717_1295 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_558, i32 1, i32 13"   --->   Operation 1879 'partselect' 'trunc_ln717_1295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1880 [1/3] (2.45ns)   --->   "%mul_ln1171_559 = mul i15 %sext_ln1171_362, i15 52"   --->   Operation 1880 'mul' 'mul_ln1171_559' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1881 [1/1] (0.00ns)   --->   "%trunc_ln717_1296 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_559, i32 1, i32 14"   --->   Operation 1881 'partselect' 'trunc_ln717_1296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln1171_837 = sext i11 %trunc_ln717_1298"   --->   Operation 1882 'sext' 'sext_ln1171_837' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1883 [1/3] (2.45ns)   --->   "%mul_ln1171_560 = mul i14 %sext_ln1171_363, i14 16363"   --->   Operation 1883 'mul' 'mul_ln1171_560' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln717_1300 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_560, i32 1, i32 13"   --->   Operation 1884 'partselect' 'trunc_ln717_1300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln1171_839 = sext i12 %trunc_ln717_1301"   --->   Operation 1885 'sext' 'sext_ln1171_839' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln1171_840 = sext i13 %trunc_ln717_1302"   --->   Operation 1886 'sext' 'sext_ln1171_840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1887 [1/3] (2.45ns)   --->   "%mul_ln1171_562 = mul i15 %sext_ln1171_362, i15 41"   --->   Operation 1887 'mul' 'mul_ln1171_562' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln717_1303 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_562, i32 1, i32 14"   --->   Operation 1888 'partselect' 'trunc_ln717_1303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1889 [1/3] (2.45ns)   --->   "%mul_ln1171_563 = mul i14 %sext_ln1171_363, i14 16361"   --->   Operation 1889 'mul' 'mul_ln1171_563' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1890 [1/1] (0.00ns)   --->   "%trunc_ln717_1304 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_563, i32 1, i32 13"   --->   Operation 1890 'partselect' 'trunc_ln717_1304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln1171_843 = sext i11 %trunc_ln717_1305"   --->   Operation 1891 'sext' 'sext_ln1171_843' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln1171_844 = sext i11 %trunc_ln717_1305"   --->   Operation 1892 'sext' 'sext_ln1171_844' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1893 [1/3] (2.45ns)   --->   "%mul_ln1171_564 = mul i15 %sext_ln1171_362, i15 42"   --->   Operation 1893 'mul' 'mul_ln1171_564' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1894 [1/1] (0.00ns)   --->   "%trunc_ln717_1306 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_564, i32 1, i32 14"   --->   Operation 1894 'partselect' 'trunc_ln717_1306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1895 [1/1] (1.41ns)   --->   "%sub_ln1171_704 = sub i11 %sext_ln717_305, i11 %sext_ln1171_364"   --->   Operation 1895 'sub' 'sub_ln1171_704' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln717_1307 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_704, i32 1, i32 10"   --->   Operation 1896 'partselect' 'trunc_ln717_1307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1897 [1/1] (1.30ns)   --->   "%sub_ln1171_705 = sub i9 0, i9 %sext_ln1171_367"   --->   Operation 1897 'sub' 'sub_ln1171_705' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln717_1308 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_705, i32 1, i32 8"   --->   Operation 1898 'partselect' 'trunc_ln717_1308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln42_283 = sext i8 %trunc_ln717_1308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1899 'sext' 'sext_ln42_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_706 = sub i11 0, i11 %sext_ln717_305"   --->   Operation 1900 'sub' 'sub_ln1171_706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1901 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_707 = sub i11 %sub_ln1171_706, i11 %sext_ln1171_364"   --->   Operation 1901 'sub' 'sub_ln1171_707' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1902 [1/1] (0.00ns)   --->   "%trunc_ln717_1309 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_707, i32 1, i32 10"   --->   Operation 1902 'partselect' 'trunc_ln717_1309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1903 [1/3] (2.45ns)   --->   "%mul_ln1171_565 = mul i14 %sext_ln1171_363, i14 16365"   --->   Operation 1903 'mul' 'mul_ln1171_565' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1904 [1/1] (0.00ns)   --->   "%trunc_ln717_1310 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_565, i32 1, i32 13"   --->   Operation 1904 'partselect' 'trunc_ln717_1310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln1171_848 = sext i12 %trunc_ln717_1311"   --->   Operation 1905 'sext' 'sext_ln1171_848' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln38_11 = sext i12 %trunc_ln717_1312" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1906 'sext' 'sext_ln38_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln717_307 = sext i8 %trunc_ln38_s"   --->   Operation 1907 'sext' 'sext_ln717_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln717_312 = sext i8 %trunc_ln38_s"   --->   Operation 1908 'sext' 'sext_ln717_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln1171_380 = sext i12 %shl_ln1171_279"   --->   Operation 1909 'sext' 'sext_ln1171_380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln1171_382 = sext i10 %shl_ln1171_280"   --->   Operation 1910 'sext' 'sext_ln1171_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln1171_849 = sext i12 %trunc_ln717_1313"   --->   Operation 1911 'sext' 'sext_ln1171_849' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1912 [1/1] (1.48ns)   --->   "%sub_ln1171_791 = sub i12 %sext_ln717_312, i12 %sext_ln1171_458"   --->   Operation 1912 'sub' 'sub_ln1171_791' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1913 [1/1] (0.00ns)   --->   "%trunc_ln717_1314 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_791, i32 1, i32 11"   --->   Operation 1913 'partselect' 'trunc_ln717_1314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1914 [1/3] (2.45ns)   --->   "%mul_ln1171_566 = mul i15 %sext_ln717_311, i15 41"   --->   Operation 1914 'mul' 'mul_ln1171_566' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1915 [1/1] (0.00ns)   --->   "%trunc_ln717_1315 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_566, i32 1, i32 14"   --->   Operation 1915 'partselect' 'trunc_ln717_1315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln1171_852 = sext i12 %trunc_ln717_1316"   --->   Operation 1916 'sext' 'sext_ln1171_852' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1917 [1/3] (2.45ns)   --->   "%mul_ln1171_568 = mul i13 %sext_ln717_310, i13 13"   --->   Operation 1917 'mul' 'mul_ln1171_568' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1918 [1/1] (0.00ns)   --->   "%trunc_ln717_1317 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_568, i32 1, i32 12"   --->   Operation 1918 'partselect' 'trunc_ln717_1317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1919 [1/1] (0.00ns)   --->   "%mult_V_893 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_s, i1 0"   --->   Operation 1919 'bitconcatenate' 'mult_V_893' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln1171_385 = sext i9 %mult_V_893"   --->   Operation 1920 'sext' 'sext_ln1171_385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln1171_386 = sext i9 %mult_V_893"   --->   Operation 1921 'sext' 'sext_ln1171_386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln1171_387 = sext i9 %mult_V_893"   --->   Operation 1922 'sext' 'sext_ln1171_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln1171_388 = sext i9 %mult_V_893"   --->   Operation 1923 'sext' 'sext_ln1171_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1924 [1/1] (1.54ns)   --->   "%sub_ln1171_710 = sub i13 %sext_ln1171_381, i13 %sext_ln1171_388"   --->   Operation 1924 'sub' 'sub_ln1171_710' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln717_1318 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_710, i32 1, i32 12"   --->   Operation 1925 'partselect' 'trunc_ln717_1318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln1171_856 = sext i8 %trunc_ln717_1319"   --->   Operation 1926 'sext' 'sext_ln1171_856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln1171_857 = sext i13 %trunc_ln717_1320"   --->   Operation 1927 'sext' 'sext_ln1171_857' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1928 [1/3] (2.45ns)   --->   "%mul_ln1171_570 = mul i14 %sext_ln717_308, i14 16355"   --->   Operation 1928 'mul' 'mul_ln1171_570' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1929 [1/1] (0.00ns)   --->   "%trunc_ln717_1321 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_570, i32 1, i32 13"   --->   Operation 1929 'partselect' 'trunc_ln717_1321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln1171_859 = sext i13 %trunc_ln717_1322"   --->   Operation 1930 'sext' 'sext_ln1171_859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln1171_391 = sext i11 %tmp_32"   --->   Operation 1931 'sext' 'sext_ln1171_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1932 [1/1] (1.53ns)   --->   "%sub_ln1171_712 = sub i14 %sext_ln1171_389, i14 %sext_ln1171_391"   --->   Operation 1932 'sub' 'sub_ln1171_712' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1933 [1/1] (0.00ns)   --->   "%trunc_ln717_1323 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_712, i32 1, i32 13"   --->   Operation 1933 'partselect' 'trunc_ln717_1323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln1171_861 = sext i13 %trunc_ln717_1324"   --->   Operation 1934 'sext' 'sext_ln1171_861' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln1171_863 = sext i13 %trunc_ln717_1325"   --->   Operation 1935 'sext' 'sext_ln1171_863' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1936 [1/1] (1.54ns)   --->   "%sub_ln1171_713 = sub i13 %sext_ln1171_388, i13 %sext_ln1171_381"   --->   Operation 1936 'sub' 'sub_ln1171_713' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1937 [1/1] (0.00ns)   --->   "%trunc_ln717_1326 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_713, i32 1, i32 12"   --->   Operation 1937 'partselect' 'trunc_ln717_1326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln1171_866 = sext i10 %trunc_ln717_1327"   --->   Operation 1938 'sext' 'sext_ln1171_866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1939 [1/1] (1.54ns)   --->   "%sub_ln1171_716 = sub i12 %sub_ln1171_715, i12 %sext_ln717_312"   --->   Operation 1939 'sub' 'sub_ln1171_716' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1940 [1/1] (0.00ns)   --->   "%trunc_ln717_1328 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_716, i32 1, i32 11"   --->   Operation 1940 'partselect' 'trunc_ln717_1328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1941 [1/1] (1.41ns)   --->   "%sub_ln1171_792 = sub i11 %sext_ln717_307, i11 %sext_ln1171_383"   --->   Operation 1941 'sub' 'sub_ln1171_792' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1942 [1/1] (0.00ns)   --->   "%trunc_ln717_1329 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_792, i32 1, i32 10"   --->   Operation 1942 'partselect' 'trunc_ln717_1329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln717_316 = sext i10 %trunc_ln717_1329"   --->   Operation 1943 'sext' 'sext_ln717_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln1171_869 = sext i11 %trunc_ln717_1330"   --->   Operation 1944 'sext' 'sext_ln1171_869' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1945 [1/1] (1.53ns)   --->   "%sub_ln1171_717 = sub i14 %sext_ln1171_391, i14 %sext_ln1171_389"   --->   Operation 1945 'sub' 'sub_ln1171_717' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1946 [1/1] (0.00ns)   --->   "%trunc_ln717_1331 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_717, i32 1, i32 13"   --->   Operation 1946 'partselect' 'trunc_ln717_1331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1947 [1/1] (1.53ns)   --->   "%sub_ln1171_718 = sub i14 %sext_ln1171_382, i14 %sext_ln1171_389"   --->   Operation 1947 'sub' 'sub_ln1171_718' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1948 [1/1] (0.00ns)   --->   "%trunc_ln717_1332 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_718, i32 1, i32 13"   --->   Operation 1948 'partselect' 'trunc_ln717_1332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1949 [1/3] (2.45ns)   --->   "%mul_ln1171_574 = mul i13 %sext_ln717_310, i13 11"   --->   Operation 1949 'mul' 'mul_ln1171_574' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1950 [1/1] (0.00ns)   --->   "%trunc_ln717_1333 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_574, i32 1, i32 12"   --->   Operation 1950 'partselect' 'trunc_ln717_1333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1951 [1/3] (2.45ns)   --->   "%mul_ln1171_575 = mul i15 %sext_ln717_311, i15 32729"   --->   Operation 1951 'mul' 'mul_ln1171_575' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1952 [1/1] (0.00ns)   --->   "%trunc_ln717_1334 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_575, i32 1, i32 14"   --->   Operation 1952 'partselect' 'trunc_ln717_1334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1953 [1/3] (2.45ns)   --->   "%mul_ln1171_576 = mul i14 %sext_ln717_308, i14 19"   --->   Operation 1953 'mul' 'mul_ln1171_576' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1954 [1/1] (0.00ns)   --->   "%trunc_ln717_1335 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_576, i32 1, i32 13"   --->   Operation 1954 'partselect' 'trunc_ln717_1335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1955 [1/1] (1.48ns)   --->   "%add_ln1171_88 = add i12 %sext_ln1171_458, i12 %sext_ln717_312"   --->   Operation 1955 'add' 'add_ln1171_88' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln717_1336 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_88, i32 1, i32 11"   --->   Operation 1956 'partselect' 'trunc_ln717_1336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1957 [1/3] (2.45ns)   --->   "%mul_ln1171_577 = mul i14 %sext_ln717_308, i14 16357"   --->   Operation 1957 'mul' 'mul_ln1171_577' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1958 [1/1] (0.00ns)   --->   "%trunc_ln717_1337 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_577, i32 1, i32 13"   --->   Operation 1958 'partselect' 'trunc_ln717_1337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1959 [1/1] (0.00ns)   --->   "%shl_ln1171_283 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln38_s, i6 0"   --->   Operation 1959 'bitconcatenate' 'shl_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln1171_392 = sext i14 %shl_ln1171_283"   --->   Operation 1960 'sext' 'sext_ln1171_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1961 [1/1] (1.52ns)   --->   "%sub_ln1171_719 = sub i15 %sext_ln1171_392, i15 %sext_ln1171_380"   --->   Operation 1961 'sub' 'sub_ln1171_719' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1962 [1/1] (0.00ns)   --->   "%trunc_ln717_1338 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_719, i32 1, i32 14"   --->   Operation 1962 'partselect' 'trunc_ln717_1338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1963 [1/1] (1.53ns)   --->   "%sub_ln1171_720 = sub i14 %sext_ln1171_387, i14 %sext_ln1171_389"   --->   Operation 1963 'sub' 'sub_ln1171_720' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1964 [1/1] (0.00ns)   --->   "%trunc_ln717_1339 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_720, i32 1, i32 13"   --->   Operation 1964 'partselect' 'trunc_ln717_1339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1965 [1/1] (1.48ns)   --->   "%sub_ln1171_721 = sub i12 %sext_ln1171_458, i12 %sext_ln717_312"   --->   Operation 1965 'sub' 'sub_ln1171_721' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1966 [1/1] (0.00ns)   --->   "%trunc_ln717_1340 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_721, i32 1, i32 11"   --->   Operation 1966 'partselect' 'trunc_ln717_1340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln1171_879 = sext i13 %trunc_ln717_1341"   --->   Operation 1967 'sext' 'sext_ln1171_879' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln1171_880 = sext i12 %trunc_ln717_1342"   --->   Operation 1968 'sext' 'sext_ln1171_880' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1969 [1/1] (1.36ns)   --->   "%sub_ln1171_725 = sub i10 0, i10 %sext_ln1171_386"   --->   Operation 1969 'sub' 'sub_ln1171_725' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1970 [1/1] (0.00ns)   --->   "%trunc_ln717_1343 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_725, i32 1, i32 9"   --->   Operation 1970 'partselect' 'trunc_ln717_1343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln42_285 = sext i9 %trunc_ln717_1343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1971 'sext' 'sext_ln42_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1972 [1/1] (1.41ns)   --->   "%add_ln1171_89 = add i11 %sext_ln1171_383, i11 %sext_ln717_307"   --->   Operation 1972 'add' 'add_ln1171_89' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1973 [1/1] (0.00ns)   --->   "%trunc_ln717_1344 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln1171_89, i32 1, i32 10"   --->   Operation 1973 'partselect' 'trunc_ln717_1344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1974 [1/1] (1.54ns)   --->   "%sub_ln1171_726 = sub i12 %sub_ln1171_715, i12 %sext_ln1171_385"   --->   Operation 1974 'sub' 'sub_ln1171_726' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1975 [1/1] (0.00ns)   --->   "%trunc_ln717_1345 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_726, i32 1, i32 11"   --->   Operation 1975 'partselect' 'trunc_ln717_1345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln1171_393 = sext i8 %mult_V_929_1"   --->   Operation 1976 'sext' 'sext_ln1171_393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln1171_394 = sext i8 %mult_V_929_1"   --->   Operation 1977 'sext' 'sext_ln1171_394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln1171_396 = sext i8 %mult_V_929_1"   --->   Operation 1978 'sext' 'sext_ln1171_396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1979 [1/3] (2.45ns)   --->   "%mul_ln1171_578 = mul i14 %sext_ln1171_398, i14 16355"   --->   Operation 1979 'mul' 'mul_ln1171_578' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1980 [1/1] (0.00ns)   --->   "%trunc_ln717_1346 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_578, i32 1, i32 13"   --->   Operation 1980 'partselect' 'trunc_ln717_1346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln717_322 = sext i15 %mult_V_898"   --->   Operation 1981 'sext' 'sext_ln717_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1982 [1/3] (2.45ns)   --->   "%mul_ln1171_579 = mul i16 %mult_V_929, i16 88"   --->   Operation 1982 'mul' 'mul_ln1171_579' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1983 [1/1] (0.00ns)   --->   "%mult_V_899 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_579, i32 1, i32 15"   --->   Operation 1983 'partselect' 'mult_V_899' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1984 [1/3] (2.45ns)   --->   "%mul_ln1171_580 = mul i15 %sext_ln1171_397, i15 55"   --->   Operation 1984 'mul' 'mul_ln1171_580' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1985 [1/1] (0.00ns)   --->   "%trunc_ln717_1347 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_580, i32 1, i32 14"   --->   Operation 1985 'partselect' 'trunc_ln717_1347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln1171_460 = sext i11 %tmp_33"   --->   Operation 1986 'sext' 'sext_ln1171_460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1987 [1/1] (1.48ns)   --->   "%sub_ln1171_793 = sub i12 %sext_ln1171_396, i12 %sext_ln1171_460"   --->   Operation 1987 'sub' 'sub_ln1171_793' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1988 [1/1] (0.00ns)   --->   "%trunc_ln717_1348 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_793, i32 1, i32 11"   --->   Operation 1988 'partselect' 'trunc_ln717_1348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1989 [1/3] (2.45ns)   --->   "%mul_ln1171_581 = mul i16 %mult_V_929, i16 99"   --->   Operation 1989 'mul' 'mul_ln1171_581' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1990 [1/1] (0.00ns)   --->   "%mult_V_903 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_581, i32 1, i32 15"   --->   Operation 1990 'partselect' 'mult_V_903' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1991 [1/3] (2.45ns)   --->   "%mul_ln1171_582 = mul i16 %mult_V_929, i16 65452"   --->   Operation 1991 'mul' 'mul_ln1171_582' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1992 [1/1] (0.00ns)   --->   "%mult_V_904 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_582, i32 1, i32 15"   --->   Operation 1992 'partselect' 'mult_V_904' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1993 [1/3] (2.45ns)   --->   "%mul_ln1171_583 = mul i14 %sext_ln1171_398, i14 21"   --->   Operation 1993 'mul' 'mul_ln1171_583' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1994 [1/1] (0.00ns)   --->   "%trunc_ln717_1349 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_583, i32 1, i32 13"   --->   Operation 1994 'partselect' 'trunc_ln717_1349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln1171_404 = sext i9 %shl_ln1171_287"   --->   Operation 1995 'sext' 'sext_ln1171_404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1996 [1/1] (1.52ns)   --->   "%sub_ln1171_728 = sub i15 %sext_ln1171_404, i15 %sext_ln1171_402"   --->   Operation 1996 'sub' 'sub_ln1171_728' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1997 [1/1] (0.00ns)   --->   "%trunc_ln717_1351 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_728, i32 1, i32 14"   --->   Operation 1997 'partselect' 'trunc_ln717_1351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1998 [1/3] (2.45ns)   --->   "%mul_ln1171_584 = mul i15 %sext_ln1171_397, i15 43"   --->   Operation 1998 'mul' 'mul_ln1171_584' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1999 [1/1] (0.00ns)   --->   "%trunc_ln717_1352 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_584, i32 1, i32 14"   --->   Operation 1999 'partselect' 'trunc_ln717_1352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2000 [1/1] (0.00ns)   --->   "%mult_V_935 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_929_1, i5 0"   --->   Operation 2000 'bitconcatenate' 'mult_V_935' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln1171_405 = sext i13 %mult_V_935"   --->   Operation 2001 'sext' 'sext_ln1171_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln1171_407 = sext i11 %tmp_33"   --->   Operation 2002 'sext' 'sext_ln1171_407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2003 [1/1] (1.53ns)   --->   "%add_ln1171_91 = add i14 %sext_ln1171_405, i14 %sext_ln1171_407"   --->   Operation 2003 'add' 'add_ln1171_91' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2004 [1/1] (0.00ns)   --->   "%trunc_ln717_1353 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_91, i32 1, i32 13"   --->   Operation 2004 'partselect' 'trunc_ln717_1353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2005 [1/3] (2.45ns)   --->   "%mul_ln1171_585 = mul i14 %sext_ln1171_398, i14 16359"   --->   Operation 2005 'mul' 'mul_ln1171_585' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2006 [1/1] (0.00ns)   --->   "%trunc_ln717_1354 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_585, i32 1, i32 13"   --->   Operation 2006 'partselect' 'trunc_ln717_1354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_729 = sub i15 0, i15 %sext_ln1171_402"   --->   Operation 2007 'sub' 'sub_ln1171_729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2008 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%sub_ln1171_730 = sub i15 %sub_ln1171_729, i15 %sext_ln1171_397"   --->   Operation 2008 'sub' 'sub_ln1171_730' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2009 [1/1] (0.00ns)   --->   "%trunc_ln717_1355 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_730, i32 1, i32 14"   --->   Operation 2009 'partselect' 'trunc_ln717_1355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_731 = sub i13 0, i13 %sext_ln1171_401"   --->   Operation 2010 'sub' 'sub_ln1171_731' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2011 [1/1] (0.00ns)   --->   "%shl_ln1171_289 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_929_1, i2 0"   --->   Operation 2011 'bitconcatenate' 'shl_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2012 [1/1] (0.00ns)   --->   "%sext_ln1171_408 = sext i10 %shl_ln1171_289"   --->   Operation 2012 'sext' 'sext_ln1171_408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln1171_409 = sext i10 %shl_ln1171_289"   --->   Operation 2013 'sext' 'sext_ln1171_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln1171_410 = sext i10 %shl_ln1171_289"   --->   Operation 2014 'sext' 'sext_ln1171_410' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2015 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_732 = sub i13 %sub_ln1171_731, i13 %sext_ln1171_410"   --->   Operation 2015 'sub' 'sub_ln1171_732' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2016 [1/1] (0.00ns)   --->   "%trunc_ln717_1356 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_732, i32 1, i32 12"   --->   Operation 2016 'partselect' 'trunc_ln717_1356' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2017 [1/3] (2.45ns)   --->   "%mul_ln1171_586 = mul i15 %sext_ln1171_397, i15 54"   --->   Operation 2017 'mul' 'mul_ln1171_586' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2018 [1/1] (0.00ns)   --->   "%trunc_ln717_1357 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_586, i32 1, i32 14"   --->   Operation 2018 'partselect' 'trunc_ln717_1357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2019 [1/3] (2.45ns)   --->   "%mul_ln1171_587 = mul i15 %sext_ln1171_397, i15 38"   --->   Operation 2019 'mul' 'mul_ln1171_587' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2020 [1/1] (0.00ns)   --->   "%trunc_ln717_1358 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_587, i32 1, i32 14"   --->   Operation 2020 'partselect' 'trunc_ln717_1358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2021 [1/3] (2.45ns)   --->   "%mul_ln1171_588 = mul i14 %sext_ln1171_398, i14 16358"   --->   Operation 2021 'mul' 'mul_ln1171_588' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2022 [1/1] (0.00ns)   --->   "%trunc_ln717_1359 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_588, i32 1, i32 13"   --->   Operation 2022 'partselect' 'trunc_ln717_1359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2023 [1/3] (2.45ns)   --->   "%mul_ln1171_589 = mul i15 %sext_ln1171_397, i15 32714"   --->   Operation 2023 'mul' 'mul_ln1171_589' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln717_1360 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_589, i32 1, i32 14"   --->   Operation 2024 'partselect' 'trunc_ln717_1360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2025 [2/3] (2.45ns)   --->   "%mul_ln1171_590 = mul i15 %sext_ln1171_397, i15 32723"   --->   Operation 2025 'mul' 'mul_ln1171_590' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2026 [1/3] (2.45ns)   --->   "%mul_ln1171_591 = mul i16 %mult_V_929, i16 65432"   --->   Operation 2026 'mul' 'mul_ln1171_591' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2027 [1/1] (0.00ns)   --->   "%mult_V_920 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_591, i32 1, i32 15"   --->   Operation 2027 'partselect' 'mult_V_920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_734 = sub i11 0, i11 %sext_ln1171_409"   --->   Operation 2028 'sub' 'sub_ln1171_734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2029 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_735 = sub i11 %sub_ln1171_734, i11 %sext_ln1171_393"   --->   Operation 2029 'sub' 'sub_ln1171_735' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2030 [1/1] (0.00ns)   --->   "%trunc_ln717_1362 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_735, i32 1, i32 10"   --->   Operation 2030 'partselect' 'trunc_ln717_1362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2031 [1/1] (1.52ns)   --->   "%add_ln1171_92 = add i15 %sext_ln1171_402, i15 %sext_ln1171_404"   --->   Operation 2031 'add' 'add_ln1171_92' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2032 [1/1] (0.00ns)   --->   "%trunc_ln717_1363 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %add_ln1171_92, i32 1, i32 14"   --->   Operation 2032 'partselect' 'trunc_ln717_1363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln1171_898 = sext i14 %trunc_ln717_1364"   --->   Operation 2033 'sext' 'sext_ln1171_898' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2034 [1/3] (2.45ns)   --->   "%mul_ln1171_592 = mul i16 %mult_V_929, i16 65449"   --->   Operation 2034 'mul' 'mul_ln1171_592' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2035 [1/1] (0.00ns)   --->   "%mult_V_925 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_592, i32 1, i32 15"   --->   Operation 2035 'partselect' 'mult_V_925' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2036 [1/3] (2.45ns)   --->   "%mul_ln1171_593 = mul i14 %sext_ln1171_398, i14 25"   --->   Operation 2036 'mul' 'mul_ln1171_593' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2037 [1/1] (0.00ns)   --->   "%trunc_ln717_1365 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_593, i32 1, i32 13"   --->   Operation 2037 'partselect' 'trunc_ln717_1365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2038 [1/1] (1.52ns)   --->   "%sub_ln1171_737 = sub i15 %sext_ln1171_402, i15 %sext_ln1171_397"   --->   Operation 2038 'sub' 'sub_ln1171_737' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2039 [1/1] (0.00ns)   --->   "%trunc_ln717_1366 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_737, i32 1, i32 14"   --->   Operation 2039 'partselect' 'trunc_ln717_1366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2040 [1/3] (2.45ns)   --->   "%mul_ln1171_594 = mul i16 %mult_V_929, i16 95"   --->   Operation 2040 'mul' 'mul_ln1171_594' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2041 [1/1] (0.00ns)   --->   "%mult_V_932 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_594, i32 1, i32 15"   --->   Operation 2041 'partselect' 'mult_V_932' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2042 [1/3] (2.45ns)   --->   "%mul_ln1171_595 = mul i15 %sext_ln1171_397, i15 32722"   --->   Operation 2042 'mul' 'mul_ln1171_595' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2043 [1/1] (0.00ns)   --->   "%trunc_ln717_1367 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_595, i32 1, i32 14"   --->   Operation 2043 'partselect' 'trunc_ln717_1367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2044 [1/3] (2.45ns)   --->   "%mul_ln1171_596 = mul i14 %sext_ln1171_398, i14 16357"   --->   Operation 2044 'mul' 'mul_ln1171_596' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2045 [1/1] (0.00ns)   --->   "%trunc_ln717_1368 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_596, i32 1, i32 13"   --->   Operation 2045 'partselect' 'trunc_ln717_1368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2046 [1/3] (2.45ns)   --->   "%mul_ln1171_597 = mul i16 %mult_V_929, i16 108"   --->   Operation 2046 'mul' 'mul_ln1171_597' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2047 [1/1] (0.00ns)   --->   "%mult_V_936 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_597, i32 1, i32 15"   --->   Operation 2047 'partselect' 'mult_V_936' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2048 [1/3] (2.45ns)   --->   "%mul_ln1171_598 = mul i15 %sext_ln1171_397, i15 49"   --->   Operation 2048 'mul' 'mul_ln1171_598' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2049 [1/1] (0.00ns)   --->   "%trunc_ln717_1369 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_598, i32 1, i32 14"   --->   Operation 2049 'partselect' 'trunc_ln717_1369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2050 [1/3] (2.45ns)   --->   "%mul_ln1171_599 = mul i15 %sext_ln1171_397, i15 32711"   --->   Operation 2050 'mul' 'mul_ln1171_599' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2051 [1/1] (0.00ns)   --->   "%trunc_ln717_1370 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_599, i32 1, i32 14"   --->   Operation 2051 'partselect' 'trunc_ln717_1370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2052 [1/1] (1.41ns)   --->   "%sub_ln1171_738 = sub i11 %sext_ln1171_409, i11 %sext_ln1171_393"   --->   Operation 2052 'sub' 'sub_ln1171_738' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2053 [1/1] (0.00ns)   --->   "%trunc_ln717_1371 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_738, i32 1, i32 10"   --->   Operation 2053 'partselect' 'trunc_ln717_1371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln1171_902 = sext i10 %trunc_ln717_1371"   --->   Operation 2054 'sext' 'sext_ln1171_902' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2055 [1/3] (2.45ns)   --->   "%mul_ln1171_600 = mul i16 %mult_V_929, i16 65417"   --->   Operation 2055 'mul' 'mul_ln1171_600' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2056 [1/1] (0.00ns)   --->   "%mult_V_944 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_600, i32 1, i32 15"   --->   Operation 2056 'partselect' 'mult_V_944' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln1171_903 = sext i12 %trunc_ln717_1372"   --->   Operation 2057 'sext' 'sext_ln1171_903' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2058 [1/1] (1.53ns)   --->   "%add_ln1171_93 = add i14 %sext_ln1171_405, i14 %sext_ln1171_408"   --->   Operation 2058 'add' 'add_ln1171_93' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2059 [1/1] (0.00ns)   --->   "%trunc_ln717_1373 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_93, i32 1, i32 13"   --->   Operation 2059 'partselect' 'trunc_ln717_1373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2060 [1/1] (0.00ns)   --->   "%sext_ln42_289 = sext i7 %mult_V_948" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2060 'sext' 'sext_ln42_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln1171_904 = sext i12 %trunc_ln717_1374"   --->   Operation 2061 'sext' 'sext_ln1171_904' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln1171_905 = sext i14 %trunc_ln717_1375"   --->   Operation 2062 'sext' 'sext_ln1171_905' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2063 [1/3] (2.45ns)   --->   "%mul_ln1171_602 = mul i16 %mult_V_929, i16 101"   --->   Operation 2063 'mul' 'mul_ln1171_602' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2064 [1/1] (0.00ns)   --->   "%mult_V_951 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_602, i32 1, i32 15"   --->   Operation 2064 'partselect' 'mult_V_951' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2065 [1/1] (1.52ns)   --->   "%sub_ln1171_740 = sub i15 %sext_ln1171_402, i15 %sext_ln1171_404"   --->   Operation 2065 'sub' 'sub_ln1171_740' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2066 [1/1] (0.00ns)   --->   "%trunc_ln717_1376 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_740, i32 1, i32 14"   --->   Operation 2066 'partselect' 'trunc_ln717_1376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2067 [1/3] (2.45ns)   --->   "%mul_ln1171_603 = mul i16 %mult_V_929, i16 65414"   --->   Operation 2067 'mul' 'mul_ln1171_603' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2068 [1/1] (0.00ns)   --->   "%mult_V_954 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_603, i32 1, i32 15"   --->   Operation 2068 'partselect' 'mult_V_954' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2069 [1/1] (1.30ns)   --->   "%sub_ln1171_741 = sub i9 0, i9 %sext_ln1171_394"   --->   Operation 2069 'sub' 'sub_ln1171_741' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2070 [1/1] (0.00ns)   --->   "%trunc_ln717_1377 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_741, i32 1, i32 8"   --->   Operation 2070 'partselect' 'trunc_ln717_1377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2071 [1/3] (2.45ns)   --->   "%mul_ln1171_604 = mul i14 %sext_ln1171_398, i14 29"   --->   Operation 2071 'mul' 'mul_ln1171_604' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln717_1378 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_604, i32 1, i32 13"   --->   Operation 2072 'partselect' 'trunc_ln717_1378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2073 [1/3] (2.45ns)   --->   "%mul_ln1171_605 = mul i16 %mult_V_929, i16 65457"   --->   Operation 2073 'mul' 'mul_ln1171_605' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2074 [1/1] (0.00ns)   --->   "%mult_V_959 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_605, i32 1, i32 15"   --->   Operation 2074 'partselect' 'mult_V_959' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln1171_411 = sext i8 %mult_V_1015"   --->   Operation 2075 'sext' 'sext_ln1171_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln1171_412 = sext i8 %mult_V_1015"   --->   Operation 2076 'sext' 'sext_ln1171_412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2077 [1/3] (2.45ns)   --->   "%mul_ln1171_606 = mul i14 %sext_ln1171_416, i14 27"   --->   Operation 2077 'mul' 'mul_ln1171_606' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2078 [1/1] (0.00ns)   --->   "%trunc_ln717_1379 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_606, i32 1, i32 13"   --->   Operation 2078 'partselect' 'trunc_ln717_1379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2079 [1/3] (2.45ns)   --->   "%mul_ln1171_607 = mul i14 %sext_ln1171_416, i14 21"   --->   Operation 2079 'mul' 'mul_ln1171_607' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2080 [1/1] (0.00ns)   --->   "%trunc_ln717_1380 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_607, i32 1, i32 13"   --->   Operation 2080 'partselect' 'trunc_ln717_1380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln717_338 = sext i13 %trunc_ln717_1381"   --->   Operation 2081 'sext' 'sext_ln717_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln1171_911 = sext i13 %trunc_ln717_1381"   --->   Operation 2082 'sext' 'sext_ln1171_911' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2083 [1/3] (2.45ns)   --->   "%mul_ln1171_609 = mul i15 %sext_ln1171_414, i15 32730"   --->   Operation 2083 'mul' 'mul_ln1171_609' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2084 [1/1] (0.00ns)   --->   "%trunc_ln717_1383 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_609, i32 1, i32 14"   --->   Operation 2084 'partselect' 'trunc_ln717_1383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln1171_914 = sext i14 %trunc_ln717_1384"   --->   Operation 2085 'sext' 'sext_ln1171_914' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln1171_422 = sext i10 %shl_ln1171_292"   --->   Operation 2086 'sext' 'sext_ln1171_422' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln1171_423 = sext i10 %shl_ln1171_292"   --->   Operation 2087 'sext' 'sext_ln1171_423' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln717_339 = sext i13 %trunc_ln717_1385"   --->   Operation 2088 'sext' 'sext_ln717_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln42_290 = sext i7 %mult_V_969" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2089 'sext' 'sext_ln42_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln42_291 = sext i7 %mult_V_969" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2090 'sext' 'sext_ln42_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln1171_425 = sext i11 %shl_ln1171_293"   --->   Operation 2091 'sext' 'sext_ln1171_425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln1171_426 = sext i11 %shl_ln1171_293"   --->   Operation 2092 'sext' 'sext_ln1171_426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln1171_916 = sext i11 %trunc_ln717_1386"   --->   Operation 2093 'sext' 'sext_ln1171_916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln1171_917 = sext i12 %trunc_ln717_1387"   --->   Operation 2094 'sext' 'sext_ln1171_917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2095 [1/1] (1.52ns)   --->   "%sub_ln1171_747 = sub i14 %sub_ln1171_746, i14 %sext_ln1171_426"   --->   Operation 2095 'sub' 'sub_ln1171_747' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2096 [1/1] (0.00ns)   --->   "%trunc_ln717_1388 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_747, i32 1, i32 13"   --->   Operation 2096 'partselect' 'trunc_ln717_1388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2097 [1/3] (2.45ns)   --->   "%mul_ln1171_611 = mul i15 %sext_ln1171_414, i15 61"   --->   Operation 2097 'mul' 'mul_ln1171_611' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2098 [1/1] (0.00ns)   --->   "%trunc_ln717_1389 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_611, i32 1, i32 14"   --->   Operation 2098 'partselect' 'trunc_ln717_1389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln1171_920 = sext i11 %trunc_ln717_1390"   --->   Operation 2099 'sext' 'sext_ln1171_920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2100 [1/3] (2.45ns)   --->   "%mul_ln1171_612 = mul i14 %sext_ln1171_416, i14 16359"   --->   Operation 2100 'mul' 'mul_ln1171_612' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2101 [1/1] (0.00ns)   --->   "%trunc_ln717_1391 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_612, i32 1, i32 13"   --->   Operation 2101 'partselect' 'trunc_ln717_1391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln1171_922 = sext i12 %trunc_ln717_1392"   --->   Operation 2102 'sext' 'sext_ln1171_922' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln1171_923 = sext i11 %trunc_ln717_1393"   --->   Operation 2103 'sext' 'sext_ln1171_923' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln1171_924 = sext i11 %trunc_ln717_1393"   --->   Operation 2104 'sext' 'sext_ln1171_924' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2105 [1/3] (2.45ns)   --->   "%mul_ln1171_614 = mul i15 %sext_ln1171_414, i15 45"   --->   Operation 2105 'mul' 'mul_ln1171_614' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln717_1394 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_614, i32 1, i32 14"   --->   Operation 2106 'partselect' 'trunc_ln717_1394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2107 [1/1] (0.00ns)   --->   "%shl_ln1171_295 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %mult_V_1015, i6 0"   --->   Operation 2107 'bitconcatenate' 'shl_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln1171_429 = sext i14 %shl_ln1171_295"   --->   Operation 2108 'sext' 'sext_ln1171_429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2109 [1/1] (1.52ns)   --->   "%sub_ln1171_749 = sub i15 %sext_ln1171_429, i15 %sext_ln1171_423"   --->   Operation 2109 'sub' 'sub_ln1171_749' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2110 [1/1] (0.00ns)   --->   "%trunc_ln717_1395 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_749, i32 1, i32 14"   --->   Operation 2110 'partselect' 'trunc_ln717_1395' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2111 [1/1] (1.52ns)   --->   "%sub_ln1171_750 = sub i14 %sub_ln1171_746, i14 %sext_ln1171_424"   --->   Operation 2111 'sub' 'sub_ln1171_750' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln717_1396 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_750, i32 1, i32 13"   --->   Operation 2112 'partselect' 'trunc_ln717_1396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln1171_927 = sext i13 %trunc_ln717_1397"   --->   Operation 2113 'sext' 'sext_ln1171_927' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2114 [1/3] (2.45ns)   --->   "%mul_ln1171_616 = mul i15 %sext_ln1171_414, i15 32727"   --->   Operation 2114 'mul' 'mul_ln1171_616' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2115 [1/1] (0.00ns)   --->   "%trunc_ln717_1398 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_616, i32 1, i32 14"   --->   Operation 2115 'partselect' 'trunc_ln717_1398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln42_292 = sext i12 %trunc_ln717_1399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2116 'sext' 'sext_ln42_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln42_293 = sext i12 %trunc_ln717_1399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2117 'sext' 'sext_ln42_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2118 [1/1] (1.41ns)   --->   "%add_ln1171_96 = add i11 %sext_ln1171_422, i11 %sext_ln1171_412"   --->   Operation 2118 'add' 'add_ln1171_96' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2119 [1/1] (0.00ns)   --->   "%trunc_ln717_1400 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln1171_96, i32 1, i32 10"   --->   Operation 2119 'partselect' 'trunc_ln717_1400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2120 [1/3] (2.45ns)   --->   "%mul_ln1171_618 = mul i15 %sext_ln1171_414, i15 32722"   --->   Operation 2120 'mul' 'mul_ln1171_618' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2121 [1/1] (0.00ns)   --->   "%trunc_ln717_1401 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_618, i32 1, i32 14"   --->   Operation 2121 'partselect' 'trunc_ln717_1401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln1171_930 = sext i12 %trunc_ln717_1402"   --->   Operation 2122 'sext' 'sext_ln1171_930' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2123 [1/3] (2.45ns)   --->   "%mul_ln1171_619 = mul i13 %sext_ln1171_413, i13 8179"   --->   Operation 2123 'mul' 'mul_ln1171_619' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2124 [1/1] (0.00ns)   --->   "%trunc_ln717_1403 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_619, i32 1, i32 12"   --->   Operation 2124 'partselect' 'trunc_ln717_1403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln1171_935 = sext i13 %trunc_ln717_1405"   --->   Operation 2125 'sext' 'sext_ln1171_935' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2126 [1/1] (1.48ns)   --->   "%add_ln1171_98 = add i12 %sext_ln1171_427, i12 %sext_ln1171_411"   --->   Operation 2126 'add' 'add_ln1171_98' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2127 [1/1] (0.00ns)   --->   "%trunc_ln717_1406 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171_98, i32 1, i32 11"   --->   Operation 2127 'partselect' 'trunc_ln717_1406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2128 [1/1] (1.41ns)   --->   "%sub_ln1171_752 = sub i11 %sext_ln1171_422, i11 %sext_ln1171_412"   --->   Operation 2128 'sub' 'sub_ln1171_752' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2129 [1/1] (0.00ns)   --->   "%trunc_ln717_1407 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_752, i32 1, i32 10"   --->   Operation 2129 'partselect' 'trunc_ln717_1407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln1171_936 = sext i10 %trunc_ln717_1407"   --->   Operation 2130 'sext' 'sext_ln1171_936' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln1171_938 = sext i13 %trunc_ln717_1408"   --->   Operation 2131 'sext' 'sext_ln1171_938' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2132 [1/3] (2.45ns)   --->   "%mul_ln1171_622 = mul i15 %sext_ln1171_414, i15 32710"   --->   Operation 2132 'mul' 'mul_ln1171_622' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2133 [1/1] (0.00ns)   --->   "%trunc_ln717_1409 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_622, i32 1, i32 14"   --->   Operation 2133 'partselect' 'trunc_ln717_1409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln42_294 = sext i12 %trunc_ln717_1410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2134 'sext' 'sext_ln42_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2135 [1/1] (1.48ns)   --->   "%sub_ln1171_756 = sub i12 %sext_ln1171_427, i12 %sext_ln1171_411"   --->   Operation 2135 'sub' 'sub_ln1171_756' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2136 [1/1] (0.00ns)   --->   "%trunc_ln717_1412 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_756, i32 1, i32 11"   --->   Operation 2136 'partselect' 'trunc_ln717_1412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2137 [1/1] (1.41ns)   --->   "%sub_ln1171_757 = sub i11 0, i11 %sext_ln1171_422"   --->   Operation 2137 'sub' 'sub_ln1171_757' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2138 [1/1] (0.00ns)   --->   "%trunc_ln717_1413 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_757, i32 1, i32 10"   --->   Operation 2138 'partselect' 'trunc_ln717_1413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2139 [1/1] (1.52ns)   --->   "%sub_ln1171_758 = sub i15 %sext_ln1171_425, i15 %sext_ln1171_429"   --->   Operation 2139 'sub' 'sub_ln1171_758' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln717_1415 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_758, i32 1, i32 14"   --->   Operation 2140 'partselect' 'trunc_ln717_1415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i13 %sext_ln1171_181, i13 8160"   --->   Operation 2141 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2142 [1/1] (1.54ns)   --->   "%add_ln712_1825 = add i13 %sext_ln717_262, i13 %sext_ln42_230"   --->   Operation 2142 'add' 'add_ln712_1825' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2143 [1/1] (1.53ns)   --->   "%add_ln712_1829 = add i14 %sext_ln1171_693, i14 %sext_ln1171_729"   --->   Operation 2143 'add' 'add_ln712_1829' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2144 [1/1] (1.48ns)   --->   "%add_ln712_1830 = add i12 %sext_ln1171_755, i12 %sext_ln1171_351"   --->   Operation 2144 'add' 'add_ln712_1830' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2145 [1/1] (1.53ns)   --->   "%add_ln712_1832 = add i14 %sext_ln1171_822, i14 %sext_ln1171_852"   --->   Operation 2145 'add' 'add_ln712_1832' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2146 [1/1] (1.54ns)   --->   "%add_ln712_1837 = add i13 %sext_ln1171_600, i13 %sext_ln1171_629"   --->   Operation 2146 'add' 'add_ln712_1837' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2147 [1/1] (1.31ns)   --->   "%add_ln712_1844 = add i8 %sext_ln42_212, i8 %sext_ln42_220"   --->   Operation 2147 'add' 'add_ln712_1844' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2148 [1/1] (1.53ns)   --->   "%add_ln712_1855 = add i14 %sext_ln42_260, i14 %sext_ln1171_758"   --->   Operation 2148 'add' 'add_ln712_1855' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2149 [1/1] (1.53ns)   --->   "%add_ln712_1856 = add i14 %sext_ln717_303, i14 %sext_ln1171_819"   --->   Operation 2149 'add' 'add_ln712_1856' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2150 [1/1] (1.41ns)   --->   "%add_ln712_1859 = add i10 %sext_ln42_243, i10 544"   --->   Operation 2150 'add' 'add_ln712_1859' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2151 [1/1] (1.31ns)   --->   "%add_ln712_1871 = add i8 %sext_ln42_235, i8 %sext_ln42_284"   --->   Operation 2151 'add' 'add_ln712_1871' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2152 [1/1] (1.54ns)   --->   "%add_ln712_1877 = add i13 %sext_ln1171_597, i13 %sext_ln717_286"   --->   Operation 2152 'add' 'add_ln712_1877' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2153 [1/1] (1.41ns)   --->   "%add_ln712_1880 = add i11 %sext_ln1171_356, i11 %sext_ln717_305"   --->   Operation 2153 'add' 'add_ln712_1880' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1893 = add i14 %sext_ln1171_819, i14 %sext_ln1171_849"   --->   Operation 2154 'add' 'add_ln712_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2155 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1894 = add i14 %add_ln712_1893, i14 %sext_ln1171_725"   --->   Operation 2155 'add' 'add_ln712_1894' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2156 [1/1] (1.53ns)   --->   "%add_ln712_1895 = add i16 %sext_ln717_322, i16 %sext_ln717_338"   --->   Operation 2156 'add' 'add_ln712_1895' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2157 [1/1] (1.30ns)   --->   "%add_ln712_1896 = add i9 %sext_ln1171_191, i9 %sext_ln42_242"   --->   Operation 2157 'add' 'add_ln712_1896' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2158 [1/1] (1.54ns)   --->   "%add_ln712_1906 = add i13 %sext_ln1171_727, i13 %sext_ln1171_753"   --->   Operation 2158 'add' 'add_ln712_1906' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2159 [1/1] (1.53ns)   --->   "%add_ln712_1907 = add i14 %sext_ln717_300, i14 %sext_ln1171_820"   --->   Operation 2159 'add' 'add_ln712_1907' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2160 [1/1] (1.53ns)   --->   "%add_ln712_1933 = add i14 %sext_ln1171_696, i14 %sext_ln1171_730"   --->   Operation 2160 'add' 'add_ln712_1933' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2161 [1/1] (1.48ns)   --->   "%add_ln712_1934 = add i12 %sext_ln717_296, i12 %sext_ln1171_786"   --->   Operation 2161 'add' 'add_ln712_1934' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2162 [1/1] (1.52ns)   --->   "%add_ln712_1937 = add i15 %sext_ln1171_914, i15 896"   --->   Operation 2162 'add' 'add_ln712_1937' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2163 [1/1] (1.53ns)   --->   "%add_ln712_1946 = add i14 %sext_ln1171_289, i14 %sext_ln1171_697"   --->   Operation 2163 'add' 'add_ln712_1946' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2164 [1/1] (1.36ns)   --->   "%add_ln712_1953 = add i9 %sext_ln1171_258, i9 320"   --->   Operation 2164 'add' 'add_ln712_1953' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2165 [1/1] (0.00ns)   --->   "%zext_ln712_710 = zext i9 %add_ln712_1953"   --->   Operation 2165 'zext' 'zext_ln712_710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2166 [1/1] (1.53ns)   --->   "%add_ln712_1954 = add i14 %zext_ln712_710, i14 %sext_ln717_339"   --->   Operation 2166 'add' 'add_ln712_1954' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2167 [1/1] (1.53ns)   --->   "%add_ln712_1965 = add i14 %sext_ln1171_756, i14 %sext_ln1171_788"   --->   Operation 2167 'add' 'add_ln712_1965' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2168 [1/1] (1.53ns)   --->   "%add_ln712_1966 = add i14 %sext_ln1171_825, i14 %sext_ln1171_857"   --->   Operation 2168 'add' 'add_ln712_1966' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2169 [1/1] (1.31ns)   --->   "%add_ln712_1969 = add i8 %sext_ln42_258, i8 %sext_ln42_291"   --->   Operation 2169 'add' 'add_ln712_1969' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2170 [1/1] (1.53ns)   --->   "%add_ln712_1978 = add i14 %sext_ln1171_758, i14 %sext_ln1171_789"   --->   Operation 2170 'add' 'add_ln712_1978' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2171 [1/1] (1.48ns)   --->   "%add_ln712_1981 = add i12 %sext_ln1171_916, i12 352"   --->   Operation 2171 'add' 'add_ln712_1981' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2172 [1/1] (1.53ns)   --->   "%add_ln712_1991 = add i14 %sext_ln1171_698, i14 %sext_ln1171_759"   --->   Operation 2172 'add' 'add_ln712_1991' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2173 [1/1] (1.54ns)   --->   "%add_ln712_1992 = add i13 %sext_ln1171_791, i13 %sext_ln1171_827"   --->   Operation 2173 'add' 'add_ln712_1992' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2174 [1/1] (1.54ns)   --->   "%add_ln712_1995 = add i13 %sext_ln1171_917, i13 160"   --->   Operation 2174 'add' 'add_ln712_1995' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2175 [1/1] (1.53ns)   --->   "%add_ln712_2006 = add i14 %sext_ln1171_760, i14 %sext_ln1171_792"   --->   Operation 2175 'add' 'add_ln712_2006' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2176 [1/1] (1.53ns)   --->   "%add_ln712_2007 = add i14 %sext_ln1171_829, i14 %sext_ln1171_859"   --->   Operation 2176 'add' 'add_ln712_2007' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2177 [1/1] (1.36ns)   --->   "%add_ln712_2010 = add i10 %sext_ln1171_168, i10 768"   --->   Operation 2177 'add' 'add_ln712_2010' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2178 [1/1] (1.53ns)   --->   "%add_ln712_2021 = add i14 %sext_ln1171_733, i14 %sext_ln1171_761"   --->   Operation 2178 'add' 'add_ln712_2021' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2179 [1/1] (1.48ns)   --->   "%add_ln712_2022 = add i12 %sext_ln1171_786, i12 %sext_ln42_279"   --->   Operation 2179 'add' 'add_ln712_2022' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2180 [1/1] (1.48ns)   --->   "%add_ln712_2034 = add i12 %sext_ln1171_734, i12 %sext_ln1171_763"   --->   Operation 2180 'add' 'add_ln712_2034' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2181 [1/1] (1.54ns)   --->   "%add_ln712_2037 = add i12 %sext_ln1171_920, i12 1696"   --->   Operation 2181 'add' 'add_ln712_2037' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2182 [1/1] (1.53ns)   --->   "%add_ln712_2048 = add i14 %sext_ln1171_701, i14 %sext_ln1171_735"   --->   Operation 2182 'add' 'add_ln712_2048' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2183 [1/1] (1.53ns)   --->   "%add_ln712_2049 = add i14 %sext_ln1171_758, i14 %sext_ln1171_794"   --->   Operation 2183 'add' 'add_ln712_2049' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2062 = add i14 %sext_ln42_277, i14 %sext_ln1171_863"   --->   Operation 2184 'add' 'add_ln712_2062' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2185 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2063 = add i14 %add_ln712_2062, i14 %sext_ln42_272"   --->   Operation 2185 'add' 'add_ln712_2063' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2186 [1/1] (1.30ns)   --->   "%add_ln712_2065 = add i9 %sext_ln42_219, i9 416"   --->   Operation 2186 'add' 'add_ln712_2065' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln712_774 = sext i11 %add_ln712_2080"   --->   Operation 2187 'sext' 'sext_ln712_774' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2188 [1/1] (1.54ns)   --->   "%add_ln712_2081 = add i13 %sext_ln712_774, i13 %sext_ln1171_922"   --->   Operation 2188 'add' 'add_ln712_2081' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2189 [1/1] (1.54ns)   --->   "%add_ln712_2092 = add i13 %sext_ln1171_706, i13 %sext_ln1171_757"   --->   Operation 2189 'add' 'add_ln712_2092' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2190 [1/1] (1.53ns)   --->   "%add_ln712_2107 = add i14 %sext_ln1171_736, i14 %sext_ln1171_768"   --->   Operation 2190 'add' 'add_ln712_2107' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2191 [1/1] (1.53ns)   --->   "%add_ln712_2108 = add i14 %sext_ln1171_797, i14 %sext_ln1171_833"   --->   Operation 2191 'add' 'add_ln712_2108' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2192 [1/1] (1.53ns)   --->   "%add_ln712_2111 = add i14 %sext_ln1171_911, i14 16032"   --->   Operation 2192 'add' 'add_ln712_2111' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2193 [1/1] (1.48ns)   --->   "%add_ln712_2123 = add i12 %sext_ln1171_924, i12 768"   --->   Operation 2193 'add' 'add_ln712_2123' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2194 [1/1] (1.54ns)   --->   "%add_ln712_2133 = add i13 %sext_ln1171_762, i13 %sext_ln717_299"   --->   Operation 2194 'add' 'add_ln712_2133' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2195 [1/1] (1.31ns)   --->   "%add_ln712_2137 = add i8 %sext_ln42_220, i8 %sext_ln42_241"   --->   Operation 2195 'add' 'add_ln712_2137' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2196 [1/1] (1.41ns)   --->   "%add_ln712_2142 = add i11 %sext_ln717_257, i11 %sext_ln1171_551"   --->   Operation 2196 'add' 'add_ln712_2142' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2197 [1/1] (1.41ns)   --->   "%add_ln712_2144 = add i11 %sext_ln42_223, i11 %sext_ln717_274"   --->   Operation 2197 'add' 'add_ln712_2144' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2198 [1/1] (1.54ns)   --->   "%add_ln712_2145 = add i13 %sext_ln1171_629, i13 %sext_ln1171_670"   --->   Operation 2198 'add' 'add_ln712_2145' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2199 [1/1] (1.53ns)   --->   "%add_ln712_2148 = add i14 %sext_ln1171_697, i14 %sext_ln42_259"   --->   Operation 2199 'add' 'add_ln712_2148' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2200 [1/1] (1.53ns)   --->   "%add_ln712_2149 = add i14 %sext_ln1171_769, i14 %sext_ln1171_799"   --->   Operation 2200 'add' 'add_ln712_2149' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2201 [1/1] (1.41ns)   --->   "%add_ln712_2168 = add i10 %sext_ln42_250, i10 544"   --->   Operation 2201 'add' 'add_ln712_2168' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2202 [1/1] (1.48ns)   --->   "%add_ln712_2176 = add i12 %sext_ln42_276, i12 %sext_ln1171_869"   --->   Operation 2202 'add' 'add_ln712_2176' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2203 [1/1] (1.53ns)   --->   "%add_ln712_2177 = add i14 %sext_ln1171_927, i14 %sext_ln42_216"   --->   Operation 2203 'add' 'add_ln712_2177' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2187 = add i13 %sext_ln1171_771, i13 %sext_ln1171_828"   --->   Operation 2204 'add' 'add_ln712_2187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2205 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2188 = add i13 %add_ln712_2187, i13 %sext_ln1171_322"   --->   Operation 2205 'add' 'add_ln712_2188' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2206 [1/1] (1.54ns)   --->   "%add_ln712_2205 = add i13 %sext_ln42_293, i13 8064"   --->   Operation 2206 'add' 'add_ln712_2205' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2207 [1/1] (1.54ns)   --->   "%add_ln712_2211 = add i13 %sext_ln1171_665, i13 %sext_ln1171_727"   --->   Operation 2207 'add' 'add_ln712_2211' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2208 [1/1] (1.54ns)   --->   "%add_ln712_2212 = add i13 %sext_ln1171_802, i13 %sext_ln1171_837"   --->   Operation 2208 'add' 'add_ln712_2212' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2209 [1/1] (1.52ns)   --->   "%add_ln712_2215 = add i15 %sext_ln1171_898, i15 %sext_ln42_292"   --->   Operation 2209 'add' 'add_ln712_2215' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2210 [1/1] (1.41ns)   --->   "%add_ln712_2217 = add i10 %sext_ln1171_168, i10 672"   --->   Operation 2210 'add' 'add_ln712_2217' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln712_532 = sext i10 %add_ln712_2217"   --->   Operation 2211 'sext' 'sext_ln712_532' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2212 [1/1] (1.31ns)   --->   "%add_ln712_2218 = add i8 %sext_ln42_249, i8 %sext_ln42_266"   --->   Operation 2212 'add' 'add_ln712_2218' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln712_533 = sext i8 %add_ln712_2218"   --->   Operation 2213 'sext' 'sext_ln712_533' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2214 [1/1] (1.41ns)   --->   "%add_ln712_2219 = add i11 %sext_ln712_533, i11 %sext_ln712_532"   --->   Operation 2214 'add' 'add_ln712_2219' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2215 [1/1] (1.48ns)   --->   "%add_ln712_2233 = add i11 %sext_ln42_290, i11 1408"   --->   Operation 2215 'add' 'add_ln712_2233' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2216 [1/1] (1.54ns)   --->   "%add_ln712_2244 = add i13 %sext_ln1171_773, i13 %sext_ln1171_805"   --->   Operation 2216 'add' 'add_ln712_2244' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2217 [1/1] (1.30ns)   --->   "%add_ln712_2248 = add i9 %sext_ln1171_236, i9 384"   --->   Operation 2217 'add' 'add_ln712_2248' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2218 [1/1] (1.53ns)   --->   "%add_ln712_2258 = add i14 %sext_ln1171_774, i14 %sext_ln1171_806"   --->   Operation 2218 'add' 'add_ln712_2258' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2219 [1/1] (1.41ns)   --->   "%add_ln712_2275 = add i10 %sext_ln1171_297, i10 704"   --->   Operation 2219 'add' 'add_ln712_2275' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2220 [1/1] (1.30ns)   --->   "%add_ln712_2289 = add i9 %sext_ln1171_394, i9 %sext_ln42_248"   --->   Operation 2220 'add' 'add_ln712_2289' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2221 [1/1] (1.41ns)   --->   "%add_ln712_2298 = add i11 %sext_ln42_278, i11 %sext_ln717_316"   --->   Operation 2221 'add' 'add_ln712_2298' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln712_719 = zext i11 %add_ln712_2300"   --->   Operation 2222 'zext' 'zext_ln712_719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2223 [1/1] (1.48ns)   --->   "%add_ln712_2301 = add i12 %zext_ln712_719, i12 %sext_ln1171_924"   --->   Operation 2223 'add' 'add_ln712_2301' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2224 [1/1] (1.54ns)   --->   "%add_ln712_2308 = add i13 %sext_ln1171_742, i13 %sext_ln1171_753"   --->   Operation 2224 'add' 'add_ln712_2308' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2225 [1/1] (1.53ns)   --->   "%add_ln712_2316 = add i14 %sext_ln1171_710, i14 %sext_ln1171_744"   --->   Operation 2225 'add' 'add_ln712_2316' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2226 [1/1] (1.54ns)   --->   "%add_ln712_2319 = add i13 %sext_ln1171_839, i13 %sext_ln1171_866"   --->   Operation 2226 'add' 'add_ln712_2319' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2227 [1/1] (1.54ns)   --->   "%add_ln712_2331 = add i13 %sext_ln1171_743, i13 %sext_ln1171_778"   --->   Operation 2227 'add' 'add_ln712_2331' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2228 [1/1] (1.53ns)   --->   "%add_ln712_2333 = add i14 %sext_ln1171_804, i14 %sext_ln1171_840"   --->   Operation 2228 'add' 'add_ln712_2333' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2229 [1/1] (1.48ns)   --->   "%add_ln712_2344 = add i12 %sext_ln1171_304, i12 %sext_ln1171_767"   --->   Operation 2229 'add' 'add_ln712_2344' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2230 [1/1] (1.53ns)   --->   "%add_ln712_2362 = add i14 %sext_ln1171_861, i14 %sext_ln1171_405"   --->   Operation 2230 'add' 'add_ln712_2362' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2231 [1/1] (1.53ns)   --->   "%add_ln712_2363 = add i14 %sext_ln1171_935, i14 288"   --->   Operation 2231 'add' 'add_ln712_2363' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2232 [1/1] (1.41ns)   --->   "%add_ln712_2370 = add i11 %sext_ln1171_638, i11 %sext_ln1171_680"   --->   Operation 2232 'add' 'add_ln712_2370' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2233 [1/1] (1.48ns)   --->   "%add_ln712_2374 = add i12 %sext_ln717_298, i12 %sext_ln1171_803"   --->   Operation 2233 'add' 'add_ln712_2374' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2234 [1/1] (1.54ns)   --->   "%add_ln712_2388 = add i13 %sext_ln1171_712, i13 %sext_ln1171_746"   --->   Operation 2234 'add' 'add_ln712_2388' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2235 [1/1] (1.54ns)   --->   "%add_ln712_2389 = add i13 %sext_ln42_267, i13 %sext_ln1171_811"   --->   Operation 2235 'add' 'add_ln712_2389' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2236 [1/1] (1.31ns)   --->   "%add_ln712_2403 = add i8 %sext_ln42_217, i8 192"   --->   Operation 2236 'add' 'add_ln712_2403' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln712_722 = zext i8 %add_ln712_2403"   --->   Operation 2237 'zext' 'zext_ln712_722' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2238 [1/1] (1.53ns)   --->   "%add_ln712_2404 = add i14 %zext_ln712_722, i14 %sext_ln1171_935"   --->   Operation 2238 'add' 'add_ln712_2404' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2239 [1/1] (1.53ns)   --->   "%add_ln712_2410 = add i14 %sext_ln1171_573, i14 %sext_ln1171_599"   --->   Operation 2239 'add' 'add_ln712_2410' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2240 [1/1] (1.54ns)   --->   "%add_ln712_2415 = add i13 %sext_ln1171_811, i13 %sext_ln1171_844"   --->   Operation 2240 'add' 'add_ln712_2415' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2241 [1/1] (1.48ns)   --->   "%add_ln712_2418 = add i11 %sext_ln42_264, i11 1376"   --->   Operation 2241 'add' 'add_ln712_2418' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2242 [1/1] (1.53ns)   --->   "%add_ln712_2429 = add i14 %sext_ln1171_748, i14 %sext_ln1171_780"   --->   Operation 2242 'add' 'add_ln712_2429' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2243 [1/1] (1.30ns)   --->   "%add_ln712_2433 = add i9 %sext_ln1171_299, i9 64"   --->   Operation 2243 'add' 'add_ln712_2433' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2244 [1/1] (1.30ns)   --->   "%add_ln712_2447 = add i9 %sext_ln1171_258, i9 %sext_ln42_242"   --->   Operation 2244 'add' 'add_ln712_2447' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2245 [1/1] (1.41ns)   --->   "%add_ln712_2454 = add i11 %sext_ln1171_902, i11 %sext_ln1171_936"   --->   Operation 2245 'add' 'add_ln712_2454' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2246 [1/1] (1.30ns)   --->   "%add_ln712_2457 = add i9 %sext_ln1171_236, i9 %sext_ln42_234"   --->   Operation 2246 'add' 'add_ln712_2457' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2247 [1/1] (1.31ns)   --->   "%add_ln712_2459 = add i8 %sext_ln42_258, i8 %sext_ln42_266"   --->   Operation 2247 'add' 'add_ln712_2459' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln712_541 = sext i8 %add_ln712_2459"   --->   Operation 2248 'sext' 'sext_ln712_541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln712_542 = sext i8 %add_ln712_2460"   --->   Operation 2249 'sext' 'sext_ln712_542' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2250 [1/1] (1.30ns)   --->   "%add_ln712_2461 = add i9 %sext_ln712_542, i9 %sext_ln712_541"   --->   Operation 2250 'add' 'add_ln712_2461' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2251 [1/1] (1.53ns)   --->   "%add_ln712_2471 = add i14 %sext_ln1171_722, i14 %sext_ln1171_781"   --->   Operation 2251 'add' 'add_ln712_2471' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2252 [1/1] (1.53ns)   --->   "%add_ln712_2472 = add i14 %sext_ln1171_814, i14 %sext_ln1171_879"   --->   Operation 2252 'add' 'add_ln712_2472' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2253 [1/1] (1.48ns)   --->   "%add_ln712_2475 = add i11 %sext_ln1171_283, i11 1472"   --->   Operation 2253 'add' 'add_ln712_2475' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2254 [1/1] (1.53ns)   --->   "%add_ln712_2487 = add i14 %sext_ln42_270, i14 %sext_ln717_303"   --->   Operation 2254 'add' 'add_ln712_2487' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2255 [1/1] (1.54ns)   --->   "%add_ln712_2489 = add i13 %sext_ln1171_880, i13 %sext_ln1171_903"   --->   Operation 2255 'add' 'add_ln712_2489' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2256 [1/1] (1.53ns)   --->   "%add_ln712_2490 = add i14 %sext_ln1171_938, i14 480"   --->   Operation 2256 'add' 'add_ln712_2490' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2257 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2494 = add i13 %add_ln712, i13 %sext_ln1171_528"   --->   Operation 2257 'add' 'add_ln712_2494' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2258 [1/1] (1.41ns)   --->   "%add_ln712_2502 = add i11 %sext_ln1171_936, i11 %sext_ln42_264"   --->   Operation 2258 'add' 'add_ln712_2502' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2259 [1/1] (1.54ns)   --->   "%add_ln712_2512 = add i13 %sext_ln1171_753, i13 %sext_ln1171_809"   --->   Operation 2259 'add' 'add_ln712_2512' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2260 [1/1] (1.36ns)   --->   "%add_ln712_2513 = add i10 %sext_ln42_283, i10 %sext_ln42_285"   --->   Operation 2260 'add' 'add_ln712_2513' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2261 [1/1] (1.48ns)   --->   "%add_ln712_2516 = add i11 %sext_ln42_240, i11 1120"   --->   Operation 2261 'add' 'add_ln712_2516' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2525 = add i13 %sext_ln42_275, i13 %sext_ln42_294"   --->   Operation 2262 'add' 'add_ln712_2525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2263 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2526 = add i13 %add_ln712_2525, i13 %sext_ln42_274"   --->   Operation 2263 'add' 'add_ln712_2526' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2264 [1/1] (1.31ns)   --->   "%add_ln712_2527 = add i8 %sext_ln42_258, i8 %sext_ln42_289"   --->   Operation 2264 'add' 'add_ln712_2527' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln712_545 = sext i8 %add_ln712_2527"   --->   Operation 2265 'sext' 'sext_ln712_545' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2266 [1/1] (1.48ns)   --->   "%add_ln712_2528 = add i11 %sext_ln712_545, i11 1376"   --->   Operation 2266 'add' 'add_ln712_2528' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2267 [1/1] (1.54ns)   --->   "%add_ln712_2536 = add i13 %sext_ln1171_904, i13 %sext_ln1171_930"   --->   Operation 2267 'add' 'add_ln712_2536' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2538 = add i11 %sext_ln42_247, i11 1088"   --->   Operation 2268 'add' 'add_ln712_2538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln712_547 = sext i8 %add_ln712_2539"   --->   Operation 2269 'sext' 'sext_ln712_547' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2270 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2540 = add i11 %sext_ln712_547, i11 %add_ln712_2538"   --->   Operation 2270 'add' 'add_ln712_2540' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2271 [1/1] (1.54ns)   --->   "%add_ln712_2545 = add i13 %sext_ln717_286, i13 %sext_ln1171_728"   --->   Operation 2271 'add' 'add_ln712_2545' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2272 [1/1] (1.52ns)   --->   "%add_ln712_2550 = add i15 %sext_ln1171_905, i15 %sext_ln1171_923"   --->   Operation 2272 'add' 'add_ln712_2550' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2273 [1/1] (1.48ns)   --->   "%add_ln712_2558 = add i12 %sext_ln1171_594, i12 %sext_ln717_273"   --->   Operation 2273 'add' 'add_ln712_2558' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2274 [1/1] (1.54ns)   --->   "%add_ln712_2563 = add i13 %sext_ln1171_771, i13 %sext_ln1171_811"   --->   Operation 2274 'add' 'add_ln712_2563' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2275 [1/1] (1.53ns)   --->   "%add_ln712_2565 = add i14 %sext_ln1171_843, i14 %sext_ln1171_879"   --->   Operation 2275 'add' 'add_ln712_2565' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2276 [1/1] (1.48ns)   --->   "%add_ln712_2566 = add i11 %sext_ln1171_412, i11 1120"   --->   Operation 2276 'add' 'add_ln712_2566' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2277 [1/1] (1.54ns)   --->   "%add_ln712_2572 = add i13 %sext_ln1171_637, i13 %sext_ln1171_719"   --->   Operation 2277 'add' 'add_ln712_2572' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2278 [1/1] (1.54ns)   --->   "%add_ln712_2577 = add i13 %sext_ln1171_922, i13 928"   --->   Operation 2278 'add' 'add_ln712_2577' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2279 [1/1] (1.30ns)   --->   "%add_ln712_2588 = add i9 %sext_ln1171_721, i9 %sext_ln1171_783"   --->   Operation 2279 'add' 'add_ln712_2588' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2280 [1/1] (1.41ns)   --->   "%add_ln712_2598 = add i11 %sext_ln1171_273, i11 %sext_ln1171_680"   --->   Operation 2280 'add' 'add_ln712_2598' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2281 [1/1] (1.53ns)   --->   "%add_ln712_2601 = add i14 %sext_ln42_257, i14 %sext_ln42_261"   --->   Operation 2281 'add' 'add_ln712_2601' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2282 [1/1] (1.53ns)   --->   "%add_ln712_2602 = add i14 %sext_ln1171_812, i14 %sext_ln1171_848"   --->   Operation 2282 'add' 'add_ln712_2602' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2283 [1/1] (1.54ns)   --->   "%add_ln712_2616 = add i13 %sext_ln1171_784, i13 %sext_ln1171_817"   --->   Operation 2283 'add' 'add_ln712_2616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2284 [1/1] (1.53ns)   --->   "%add_ln712_2638 = add i14 %sext_ln42_271, i14 %sext_ln1171_795"   --->   Operation 2284 'add' 'add_ln712_2638' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2285 [1/1] (1.36ns)   --->   "%add_ln712_2639 = add i10 %sext_ln42_283, i10 %sext_ln1171_386"   --->   Operation 2285 'add' 'add_ln712_2639' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2286 [1/1] (1.36ns)   --->   "%add_ln712_2642 = add i9 %sext_ln42_219, i9 352"   --->   Operation 2286 'add' 'add_ln712_2642' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2652 = add i13 %sext_ln38_11, i13 %sext_ln1171_856"   --->   Operation 2287 'add' 'add_ln712_2652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2288 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2653 = add i13 %add_ln712_2652, i13 %sext_ln1171_818"   --->   Operation 2288 'add' 'add_ln712_2653' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2289 [1/1] (1.53ns)   --->   "%add_ln712_2670 = add i14 %sext_ln1171_911, i14 288"   --->   Operation 2289 'add' 'add_ln712_2670' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.18>
ST_5 : Operation 2290 [1/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %sext_ln1171_171, i15 32722"   --->   Operation 2290 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2291 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171, i32 1, i32 14"   --->   Operation 2291 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2292 [1/1] (0.00ns)   --->   "%sext_ln717_254 = sext i11 %trunc_ln717_s"   --->   Operation 2292 'sext' 'sext_ln717_254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln1171_173 = sext i9 %shl_ln"   --->   Operation 2293 'sext' 'sext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln1171_361 = sext i13 %trunc_ln717_868"   --->   Operation 2294 'sext' 'sext_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln1171_375 = sext i13 %trunc_ln717_868"   --->   Operation 2295 'sext' 'sext_ln1171_375' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln1171_180 = sext i9 %shl_ln"   --->   Operation 2296 'sext' 'sext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2297 [1/1] (1.53ns)   --->   "%add_ln1171 = add i14 %sext_ln1171_174, i14 %sext_ln1171_180"   --->   Operation 2297 'add' 'add_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2298 [1/1] (0.00ns)   --->   "%trunc_ln717_869 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171, i32 1, i32 13"   --->   Operation 2298 'partselect' 'trunc_ln717_869' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2299 [1/1] (0.00ns)   --->   "%sext_ln1171_377 = sext i13 %trunc_ln717_870"   --->   Operation 2299 'sext' 'sext_ln1171_377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln1171_390 = sext i13 %trunc_ln717_871"   --->   Operation 2300 'sext' 'sext_ln1171_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln1171_430 = sext i12 %trunc_ln717_872"   --->   Operation 2301 'sext' 'sext_ln1171_430' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln1171_431 = sext i12 %trunc_ln717_873"   --->   Operation 2302 'sext' 'sext_ln1171_431' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln1171_434 = sext i14 %trunc_ln717_875"   --->   Operation 2303 'sext' 'sext_ln1171_434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln1171_184 = sext i11 %tmp_s"   --->   Operation 2304 'sext' 'sext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2305 [1/1] (1.53ns)   --->   "%sub_ln1171_495 = sub i14 %sext_ln1171_174, i14 %sext_ln1171_184"   --->   Operation 2305 'sub' 'sub_ln1171_495' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2306 [1/1] (0.00ns)   --->   "%trunc_ln717_876 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_495, i32 1, i32 13"   --->   Operation 2306 'partselect' 'trunc_ln717_876' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln1171_436 = sext i12 %trunc_ln717_877"   --->   Operation 2307 'sext' 'sext_ln1171_436' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln1171_439 = sext i12 %trunc_ln717_878"   --->   Operation 2308 'sext' 'sext_ln1171_439' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln1171_440 = sext i12 %trunc_ln717_878"   --->   Operation 2309 'sext' 'sext_ln1171_440' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln1171_441 = sext i13 %trunc_ln717_879"   --->   Operation 2310 'sext' 'sext_ln1171_441' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln1171_442 = sext i13 %trunc_ln717_880"   --->   Operation 2311 'sext' 'sext_ln1171_442' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln1171_443 = sext i10 %trunc_ln717_881"   --->   Operation 2312 'sext' 'sext_ln1171_443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln1171_444 = sext i13 %trunc_ln717_882"   --->   Operation 2313 'sext' 'sext_ln1171_444' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln1171_445 = sext i13 %trunc_ln717_883"   --->   Operation 2314 'sext' 'sext_ln1171_445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln42_203 = sext i8 %trunc_ln717_884" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2315 'sext' 'sext_ln42_203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln42_204 = sext i8 %trunc_ln717_884" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2316 'sext' 'sext_ln42_204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln42_205 = sext i8 %trunc_ln717_884" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2317 'sext' 'sext_ln42_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln42_206 = sext i8 %trunc_ln717_884" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2318 'sext' 'sext_ln42_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln1171_446 = sext i14 %trunc_ln717_885"   --->   Operation 2319 'sext' 'sext_ln1171_446' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln1171_448 = sext i13 %trunc_ln717_886"   --->   Operation 2320 'sext' 'sext_ln1171_448' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2321 [1/3] (2.45ns)   --->   "%mul_ln1171_385 = mul i15 %sext_ln1171_171, i15 32710"   --->   Operation 2321 'mul' 'mul_ln1171_385' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2322 [1/1] (0.00ns)   --->   "%trunc_ln717_888 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_385, i32 1, i32 14"   --->   Operation 2322 'partselect' 'trunc_ln717_888' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2323 [1/1] (1.53ns)   --->   "%sub_ln1171_506 = sub i14 %sext_ln1171_184, i14 %sext_ln1171_174"   --->   Operation 2323 'sub' 'sub_ln1171_506' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2324 [1/1] (0.00ns)   --->   "%trunc_ln717_890 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_506, i32 1, i32 13"   --->   Operation 2324 'partselect' 'trunc_ln717_890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln1171_451 = sext i13 %trunc_ln717_891"   --->   Operation 2325 'sext' 'sext_ln1171_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2326 [1/3] (2.45ns)   --->   "%mul_ln1171_387 = mul i15 %sext_ln1171_171, i15 38"   --->   Operation 2326 'mul' 'mul_ln1171_387' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2327 [1/1] (0.00ns)   --->   "%trunc_ln717_892 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_387, i32 1, i32 14"   --->   Operation 2327 'partselect' 'trunc_ln717_892' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln1171_452 = sext i12 %trunc_ln717_893"   --->   Operation 2328 'sext' 'sext_ln1171_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln1171_454 = sext i12 %trunc_ln717_893"   --->   Operation 2329 'sext' 'sext_ln1171_454' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2330 [1/3] (2.45ns)   --->   "%mul_ln1171_388 = mul i15 %sext_ln1171_171, i15 37"   --->   Operation 2330 'mul' 'mul_ln1171_388' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2331 [1/1] (0.00ns)   --->   "%trunc_ln717_894 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_388, i32 1, i32 14"   --->   Operation 2331 'partselect' 'trunc_ln717_894' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln1171_456 = sext i10 %trunc_ln717_895"   --->   Operation 2332 'sext' 'sext_ln1171_456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2333 [1/1] (0.00ns)   --->   "%sext_ln1171_457 = sext i10 %trunc_ln717_896"   --->   Operation 2333 'sext' 'sext_ln1171_457' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2334 [1/3] (2.45ns)   --->   "%mul_ln1171_389 = mul i15 %sext_ln1171_171, i15 47"   --->   Operation 2334 'mul' 'mul_ln1171_389' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2335 [1/1] (0.00ns)   --->   "%trunc_ln717_897 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_389, i32 1, i32 14"   --->   Operation 2335 'partselect' 'trunc_ln717_897' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln1171_461 = sext i11 %trunc_ln717_898"   --->   Operation 2336 'sext' 'sext_ln1171_461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i11 %trunc_ln717_899" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2337 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2338 [1/3] (2.45ns)   --->   "%mul_ln1171_390 = mul i16 %mult_V_66, i16 65466"   --->   Operation 2338 'mul' 'mul_ln1171_390' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2339 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_390, i32 1, i32 15"   --->   Operation 2339 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln42_207 = sext i7 %mult_V_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2340 'sext' 'sext_ln42_207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln42_208 = sext i7 %mult_V_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2341 'sext' 'sext_ln42_208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln1171_462 = sext i11 %trunc_ln717_900"   --->   Operation 2342 'sext' 'sext_ln1171_462' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln1171_463 = sext i13 %trunc_ln717_901"   --->   Operation 2343 'sext' 'sext_ln1171_463' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln1171_464 = sext i13 %trunc_ln717_901"   --->   Operation 2344 'sext' 'sext_ln1171_464' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln42_209 = sext i8 %trunc_ln717_902" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2345 'sext' 'sext_ln42_209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln1171_465 = sext i12 %trunc_ln717_903"   --->   Operation 2346 'sext' 'sext_ln1171_465' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln1171_466 = sext i11 %trunc_ln717_904"   --->   Operation 2347 'sext' 'sext_ln1171_466' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln1171_467 = sext i11 %trunc_ln717_904"   --->   Operation 2348 'sext' 'sext_ln1171_467' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln1171_468 = sext i12 %trunc_ln717_905"   --->   Operation 2349 'sext' 'sext_ln1171_468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln1171_469 = sext i12 %trunc_ln717_905"   --->   Operation 2350 'sext' 'sext_ln1171_469' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2351 [1/3] (2.45ns)   --->   "%mul_ln1171_393 = mul i14 %sext_ln1171_192, i14 16363"   --->   Operation 2351 'mul' 'mul_ln1171_393' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2352 [1/1] (0.00ns)   --->   "%trunc_ln717_906 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_393, i32 1, i32 13"   --->   Operation 2352 'partselect' 'trunc_ln717_906' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln1171_471 = sext i11 %trunc_ln717_907"   --->   Operation 2353 'sext' 'sext_ln1171_471' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln1171_472 = sext i11 %trunc_ln717_907"   --->   Operation 2354 'sext' 'sext_ln1171_472' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln1171_473 = sext i12 %trunc_ln717_908"   --->   Operation 2355 'sext' 'sext_ln1171_473' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln1171_474 = sext i12 %trunc_ln717_908"   --->   Operation 2356 'sext' 'sext_ln1171_474' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln1171_475 = sext i12 %trunc_ln717_909"   --->   Operation 2357 'sext' 'sext_ln1171_475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln1171_476 = sext i13 %trunc_ln717_910"   --->   Operation 2358 'sext' 'sext_ln1171_476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln1171_477 = sext i12 %trunc_ln717_911"   --->   Operation 2359 'sext' 'sext_ln1171_477' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln1171_478 = sext i12 %trunc_ln717_912"   --->   Operation 2360 'sext' 'sext_ln1171_478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2361 [1/3] (2.45ns)   --->   "%mul_ln1171_397 = mul i14 %sext_ln1171_192, i14 16355"   --->   Operation 2361 'mul' 'mul_ln1171_397' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2362 [1/1] (0.00ns)   --->   "%trunc_ln717_913 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_397, i32 1, i32 13"   --->   Operation 2362 'partselect' 'trunc_ln717_913' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln1171_480 = sext i12 %trunc_ln717_914"   --->   Operation 2363 'sext' 'sext_ln1171_480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln1171_481 = sext i12 %trunc_ln717_914"   --->   Operation 2364 'sext' 'sext_ln1171_481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln1171_482 = sext i10 %trunc_ln717_915"   --->   Operation 2365 'sext' 'sext_ln1171_482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln1171_483 = sext i9 %trunc_ln717_916"   --->   Operation 2366 'sext' 'sext_ln1171_483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln1171_484 = sext i9 %trunc_ln717_916"   --->   Operation 2367 'sext' 'sext_ln1171_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln1171_485 = sext i12 %trunc_ln717_917"   --->   Operation 2368 'sext' 'sext_ln1171_485' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln1171_486 = sext i12 %trunc_ln717_917"   --->   Operation 2369 'sext' 'sext_ln1171_486' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2370 [1/3] (2.45ns)   --->   "%mul_ln1171_398 = mul i14 %sext_ln1171_192, i14 16361"   --->   Operation 2370 'mul' 'mul_ln1171_398' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2371 [1/1] (0.00ns)   --->   "%trunc_ln717_918 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_398, i32 1, i32 13"   --->   Operation 2371 'partselect' 'trunc_ln717_918' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln1171_488 = sext i11 %trunc_ln717_919"   --->   Operation 2372 'sext' 'sext_ln1171_488' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln1171_489 = sext i11 %trunc_ln717_919"   --->   Operation 2373 'sext' 'sext_ln1171_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2374 [1/1] (0.00ns)   --->   "%sext_ln42_210 = sext i13 %trunc_ln717_920" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2374 'sext' 'sext_ln42_210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2375 [1/1] (0.00ns)   --->   "%sext_ln1171_490 = sext i13 %trunc_ln717_921"   --->   Operation 2375 'sext' 'sext_ln1171_490' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln1171_491 = sext i11 %trunc_ln717_922"   --->   Operation 2376 'sext' 'sext_ln1171_491' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln1171_492 = sext i14 %trunc_ln717_923"   --->   Operation 2377 'sext' 'sext_ln1171_492' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln1171_493 = sext i13 %trunc_ln717_924"   --->   Operation 2378 'sext' 'sext_ln1171_493' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln1171_494 = sext i11 %trunc_ln717_925"   --->   Operation 2379 'sext' 'sext_ln1171_494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln1171_495 = sext i12 %trunc_ln717_926"   --->   Operation 2380 'sext' 'sext_ln1171_495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2381 [1/1] (0.00ns)   --->   "%sext_ln1171_496 = sext i13 %trunc_ln717_927"   --->   Operation 2381 'sext' 'sext_ln1171_496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln1171_497 = sext i14 %trunc_ln717_928"   --->   Operation 2382 'sext' 'sext_ln1171_497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln1171_498 = sext i14 %trunc_ln717_929"   --->   Operation 2383 'sext' 'sext_ln1171_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln1171_499 = sext i10 %trunc_ln717_930"   --->   Operation 2384 'sext' 'sext_ln1171_499' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2385 [1/3] (2.45ns)   --->   "%mul_ln1171_403 = mul i16 %mult_V_66, i16 86"   --->   Operation 2385 'mul' 'mul_ln1171_403' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2386 [1/1] (0.00ns)   --->   "%mult_V_122 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_403, i32 1, i32 15"   --->   Operation 2386 'partselect' 'mult_V_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i13 %trunc_ln717_931" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2387 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln717_184 = sext i8 %mult_V_154_1"   --->   Operation 2388 'sext' 'sext_ln717_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2389 [1/1] (0.00ns)   --->   "%sext_ln1171_500 = sext i9 %trunc_ln717_932"   --->   Operation 2389 'sext' 'sext_ln1171_500' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2390 [1/3] (2.45ns)   --->   "%mul_ln1171_404 = mul i16 %mult_V_154, i16 65465"   --->   Operation 2390 'mul' 'mul_ln1171_404' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2391 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_404, i32 1, i32 15"   --->   Operation 2391 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln1171_502 = sext i14 %trunc_ln717_933"   --->   Operation 2392 'sext' 'sext_ln1171_502' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln717_256 = sext i11 %trunc_ln717_934"   --->   Operation 2393 'sext' 'sext_ln717_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2394 [1/1] (1.53ns)   --->   "%sub_ln1171_529 = sub i13 %sub_ln1171_528, i13 %sext_ln1171_209"   --->   Operation 2394 'sub' 'sub_ln1171_529' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2395 [1/1] (0.00ns)   --->   "%trunc_ln717_935 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_529, i32 1, i32 12"   --->   Operation 2395 'partselect' 'trunc_ln717_935' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2396 [1/3] (2.45ns)   --->   "%mul_ln1171_406 = mul i15 %sext_ln717_183, i15 32730"   --->   Operation 2396 'mul' 'mul_ln1171_406' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2397 [1/1] (0.00ns)   --->   "%trunc_ln717_937 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_406, i32 1, i32 14"   --->   Operation 2397 'partselect' 'trunc_ln717_937' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln1171_505 = sext i12 %trunc_ln717_938"   --->   Operation 2398 'sext' 'sext_ln1171_505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln1171_506 = sext i11 %trunc_ln717_939"   --->   Operation 2399 'sext' 'sext_ln1171_506' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln1171_507 = sext i11 %trunc_ln717_939"   --->   Operation 2400 'sext' 'sext_ln1171_507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln1171_508 = sext i14 %trunc_ln717_940"   --->   Operation 2401 'sext' 'sext_ln1171_508' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2402 [1/1] (0.00ns)   --->   "%sext_ln1171_509 = sext i14 %trunc_ln717_941"   --->   Operation 2402 'sext' 'sext_ln1171_509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2403 [1/3] (2.45ns)   --->   "%mul_ln1171_408 = mul i15 %sext_ln717_183, i15 46"   --->   Operation 2403 'mul' 'mul_ln1171_408' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2404 [1/1] (0.00ns)   --->   "%trunc_ln717_943 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_408, i32 1, i32 14"   --->   Operation 2404 'partselect' 'trunc_ln717_943' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2405 [1/1] (0.00ns)   --->   "%sext_ln1171_512 = sext i10 %trunc_ln717_944"   --->   Operation 2405 'sext' 'sext_ln1171_512' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln1171_513 = sext i10 %trunc_ln717_944"   --->   Operation 2406 'sext' 'sext_ln1171_513' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln1171_515 = sext i12 %trunc_ln717_945"   --->   Operation 2407 'sext' 'sext_ln1171_515' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln1171_516 = sext i14 %trunc_ln717_946"   --->   Operation 2408 'sext' 'sext_ln1171_516' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln1171_517 = sext i14 %trunc_ln717_947"   --->   Operation 2409 'sext' 'sext_ln1171_517' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2410 [1/1] (0.00ns)   --->   "%sext_ln42_214 = sext i12 %trunc_ln717_949" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2410 'sext' 'sext_ln42_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2411 [1/3] (2.45ns)   --->   "%mul_ln1171_411 = mul i16 %mult_V_154, i16 95"   --->   Operation 2411 'mul' 'mul_ln1171_411' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2412 [1/1] (0.00ns)   --->   "%mult_V_155 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_411, i32 1, i32 15"   --->   Operation 2412 'partselect' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln1171_518 = sext i13 %trunc_ln717_950"   --->   Operation 2413 'sext' 'sext_ln1171_518' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln1171_519 = sext i13 %trunc_ln717_951"   --->   Operation 2414 'sext' 'sext_ln1171_519' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2415 [1/3] (2.45ns)   --->   "%mul_ln1171_413 = mul i16 %mult_V_154, i16 111"   --->   Operation 2415 'mul' 'mul_ln1171_413' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2416 [1/1] (0.00ns)   --->   "%mult_V_159 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_413, i32 1, i32 15"   --->   Operation 2416 'partselect' 'mult_V_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln1171_520 = sext i11 %trunc_ln717_952"   --->   Operation 2417 'sext' 'sext_ln1171_520' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln1171_521 = sext i13 %trunc_ln717_953"   --->   Operation 2418 'sext' 'sext_ln1171_521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2419 [1/3] (2.45ns)   --->   "%mul_ln1171_415 = mul i16 %mult_V_154, i16 65467"   --->   Operation 2419 'mul' 'mul_ln1171_415' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2420 [1/1] (0.00ns)   --->   "%mult_V_168 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_415, i32 1, i32 15"   --->   Operation 2420 'partselect' 'mult_V_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln1171_522 = sext i12 %trunc_ln717_954"   --->   Operation 2421 'sext' 'sext_ln1171_522' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2422 [1/1] (0.00ns)   --->   "%sext_ln1171_524 = sext i14 %trunc_ln717_955"   --->   Operation 2422 'sext' 'sext_ln1171_524' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2423 [1/3] (2.45ns)   --->   "%mul_ln1171_417 = mul i15 %sext_ln717_183, i15 32724"   --->   Operation 2423 'mul' 'mul_ln1171_417' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2424 [1/1] (0.00ns)   --->   "%trunc_ln717_956 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_417, i32 1, i32 14"   --->   Operation 2424 'partselect' 'trunc_ln717_956' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln1171_525 = sext i13 %trunc_ln717_957"   --->   Operation 2425 'sext' 'sext_ln1171_525' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln1171_526 = sext i14 %trunc_ln717_958"   --->   Operation 2426 'sext' 'sext_ln1171_526' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln1171_527 = sext i13 %trunc_ln717_959"   --->   Operation 2427 'sext' 'sext_ln1171_527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2428 [1/3] (2.45ns)   --->   "%mul_ln1171_420 = mul i15 %sext_ln717_183, i15 53"   --->   Operation 2428 'mul' 'mul_ln1171_420' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2429 [1/1] (0.00ns)   --->   "%trunc_ln717_961 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_420, i32 1, i32 14"   --->   Operation 2429 'partselect' 'trunc_ln717_961' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln1171_529 = sext i12 %trunc_ln717_963"   --->   Operation 2430 'sext' 'sext_ln1171_529' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln1171_530 = sext i14 %trunc_ln717_964"   --->   Operation 2431 'sext' 'sext_ln1171_530' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln1171_531 = sext i13 %trunc_ln717_965"   --->   Operation 2432 'sext' 'sext_ln1171_531' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln1171_532 = sext i13 %trunc_ln717_966"   --->   Operation 2433 'sext' 'sext_ln1171_532' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln1171_533 = sext i14 %trunc_ln717_967"   --->   Operation 2434 'sext' 'sext_ln1171_533' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln1171_534 = sext i13 %trunc_ln717_969"   --->   Operation 2435 'sext' 'sext_ln1171_534' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln1171_535 = sext i10 %trunc_ln717_970"   --->   Operation 2436 'sext' 'sext_ln1171_535' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2437 [1/1] (0.00ns)   --->   "%sext_ln1171_536 = sext i10 %trunc_ln717_970"   --->   Operation 2437 'sext' 'sext_ln1171_536' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2438 [1/3] (2.45ns)   --->   "%mul_ln1171_426 = mul i15 %sext_ln1171_222, i15 32714"   --->   Operation 2438 'mul' 'mul_ln1171_426' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2439 [1/1] (0.00ns)   --->   "%trunc_ln717_971 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_426, i32 1, i32 14"   --->   Operation 2439 'partselect' 'trunc_ln717_971' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2440 [1/3] (2.45ns)   --->   "%mul_ln1171_427 = mul i16 %r_V_3, i16 65451"   --->   Operation 2440 'mul' 'mul_ln1171_427' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2441 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_427, i32 1, i32 15"   --->   Operation 2441 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln1171_538 = sext i13 %trunc_ln717_972"   --->   Operation 2442 'sext' 'sext_ln1171_538' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2443 [1/3] (2.45ns)   --->   "%mul_ln1171_429 = mul i16 %r_V_3, i16 65411"   --->   Operation 2443 'mul' 'mul_ln1171_429' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2444 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_429, i32 1, i32 15"   --->   Operation 2444 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2445 [1/3] (2.45ns)   --->   "%mul_ln1171_430 = mul i15 %sext_ln1171_222, i15 42"   --->   Operation 2445 'mul' 'mul_ln1171_430' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2446 [1/1] (0.00ns)   --->   "%trunc_ln717_973 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_430, i32 1, i32 14"   --->   Operation 2446 'partselect' 'trunc_ln717_973' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2447 [1/3] (2.45ns)   --->   "%mul_ln1171_431 = mul i13 %sext_ln1171_221, i13 13"   --->   Operation 2447 'mul' 'mul_ln1171_431' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2448 [1/1] (0.00ns)   --->   "%trunc_ln717_974 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_431, i32 1, i32 12"   --->   Operation 2448 'partselect' 'trunc_ln717_974' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2449 [1/1] (0.00ns)   --->   "%sext_ln1171_541 = sext i14 %trunc_ln717_975"   --->   Operation 2449 'sext' 'sext_ln1171_541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln1171_542 = sext i13 %trunc_ln717_976"   --->   Operation 2450 'sext' 'sext_ln1171_542' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln1171_543 = sext i13 %trunc_ln717_977"   --->   Operation 2451 'sext' 'sext_ln1171_543' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln1171_544 = sext i12 %trunc_ln717_978"   --->   Operation 2452 'sext' 'sext_ln1171_544' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln1171_545 = sext i13 %trunc_ln717_979"   --->   Operation 2453 'sext' 'sext_ln1171_545' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2454 [1/3] (2.45ns)   --->   "%mul_ln1171_435 = mul i15 %sext_ln1171_222, i15 46"   --->   Operation 2454 'mul' 'mul_ln1171_435' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2455 [1/1] (0.00ns)   --->   "%trunc_ln717_980 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_435, i32 1, i32 14"   --->   Operation 2455 'partselect' 'trunc_ln717_980' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2456 [1/3] (2.45ns)   --->   "%mul_ln1171_436 = mul i15 %sext_ln1171_222, i15 32716"   --->   Operation 2456 'mul' 'mul_ln1171_436' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2457 [1/1] (0.00ns)   --->   "%trunc_ln717_982 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_436, i32 1, i32 14"   --->   Operation 2457 'partselect' 'trunc_ln717_982' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln1171_549 = sext i12 %trunc_ln717_983"   --->   Operation 2458 'sext' 'sext_ln1171_549' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2459 [1/3] (2.45ns)   --->   "%mul_ln1171_437 = mul i14 %sext_ln1171_224, i14 16365"   --->   Operation 2459 'mul' 'mul_ln1171_437' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2460 [1/1] (0.00ns)   --->   "%trunc_ln717_984 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_437, i32 1, i32 13"   --->   Operation 2460 'partselect' 'trunc_ln717_984' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2461 [1/3] (2.45ns)   --->   "%mul_ln1171_438 = mul i15 %sext_ln1171_222, i15 32709"   --->   Operation 2461 'mul' 'mul_ln1171_438' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln717_986 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_438, i32 1, i32 14"   --->   Operation 2462 'partselect' 'trunc_ln717_986' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2463 [1/3] (2.45ns)   --->   "%mul_ln1171_439 = mul i16 %r_V_3, i16 90"   --->   Operation 2463 'mul' 'mul_ln1171_439' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2464 [1/1] (0.00ns)   --->   "%mult_V_218 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_439, i32 1, i32 15"   --->   Operation 2464 'partselect' 'mult_V_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2465 [1/3] (2.45ns)   --->   "%mul_ln1171_440 = mul i16 %r_V_3, i16 98"   --->   Operation 2465 'mul' 'mul_ln1171_440' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2466 [1/1] (0.00ns)   --->   "%mult_V_219 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_440, i32 1, i32 15"   --->   Operation 2466 'partselect' 'mult_V_219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln1171_552 = sext i14 %trunc_ln717_987"   --->   Operation 2467 'sext' 'sext_ln1171_552' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2468 [1/1] (0.00ns)   --->   "%sext_ln1171_553 = sext i12 %trunc_ln717_988"   --->   Operation 2468 'sext' 'sext_ln1171_553' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln1171_554 = sext i12 %trunc_ln717_989"   --->   Operation 2469 'sext' 'sext_ln1171_554' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln1171_555 = sext i11 %trunc_ln717_990"   --->   Operation 2470 'sext' 'sext_ln1171_555' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2471 [1/1] (0.00ns)   --->   "%sext_ln1171_556 = sext i11 %trunc_ln717_991"   --->   Operation 2471 'sext' 'sext_ln1171_556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln1171_558 = sext i14 %trunc_ln717_993"   --->   Operation 2472 'sext' 'sext_ln1171_558' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln42_218 = sext i12 %trunc_ln717_994" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2473 'sext' 'sext_ln42_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2474 [1/3] (2.45ns)   --->   "%mul_ln1171_442 = mul i16 %r_V_3, i16 65448"   --->   Operation 2474 'mul' 'mul_ln1171_442' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2475 [1/1] (0.00ns)   --->   "%mult_V_235 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_442, i32 1, i32 15"   --->   Operation 2475 'partselect' 'mult_V_235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2476 [1/1] (0.00ns)   --->   "%sext_ln1171_559 = sext i13 %trunc_ln717_995"   --->   Operation 2476 'sext' 'sext_ln1171_559' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2477 [1/3] (2.45ns)   --->   "%mul_ln1171_444 = mul i16 %r_V_3, i16 84"   --->   Operation 2477 'mul' 'mul_ln1171_444' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2478 [1/1] (0.00ns)   --->   "%mult_V_240 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_444, i32 1, i32 15"   --->   Operation 2478 'partselect' 'mult_V_240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2479 [1/1] (0.00ns)   --->   "%sext_ln1171_560 = sext i12 %trunc_ln717_996"   --->   Operation 2479 'sext' 'sext_ln1171_560' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2480 [1/3] (2.45ns)   --->   "%mul_ln1171_445 = mul i15 %sext_ln1171_222, i15 39"   --->   Operation 2480 'mul' 'mul_ln1171_445' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2481 [1/1] (0.00ns)   --->   "%trunc_ln717_997 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_445, i32 1, i32 14"   --->   Operation 2481 'partselect' 'trunc_ln717_997' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln1171_562 = sext i14 %trunc_ln717_998"   --->   Operation 2482 'sext' 'sext_ln1171_562' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln1171_563 = sext i14 %trunc_ln717_999"   --->   Operation 2483 'sext' 'sext_ln1171_563' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln1171_564 = sext i14 %trunc_ln717_1000"   --->   Operation 2484 'sext' 'sext_ln1171_564' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln1171_565 = sext i12 %trunc_ln717_1001"   --->   Operation 2485 'sext' 'sext_ln1171_565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln1171_566 = sext i13 %trunc_ln717_1002"   --->   Operation 2486 'sext' 'sext_ln1171_566' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln1171_567 = sext i14 %trunc_ln717_1003"   --->   Operation 2487 'sext' 'sext_ln1171_567' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2488 [1/3] (2.45ns)   --->   "%mul_ln1171_450 = mul i14 %sext_ln1171_224, i14 25"   --->   Operation 2488 'mul' 'mul_ln1171_450' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2489 [1/1] (0.00ns)   --->   "%trunc_ln717_1004 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_450, i32 1, i32 13"   --->   Operation 2489 'partselect' 'trunc_ln717_1004' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln1171_241 = sext i8 %mult_V_286_2"   --->   Operation 2490 'sext' 'sext_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln1171_246 = sext i10 %mult_V_290"   --->   Operation 2491 'sext' 'sext_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2492 [1/1] (1.53ns)   --->   "%sub_ln1171_555 = sub i13 %sub_ln1171_554, i13 %sext_ln1171_246"   --->   Operation 2492 'sub' 'sub_ln1171_555' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2493 [1/1] (0.00ns)   --->   "%trunc_ln717_1005 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_555, i32 1, i32 12"   --->   Operation 2493 'partselect' 'trunc_ln717_1005' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2494 [1/3] (2.45ns)   --->   "%mul_ln1171_451 = mul i13 %sext_ln1171_240, i13 11"   --->   Operation 2494 'mul' 'mul_ln1171_451' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2495 [1/1] (0.00ns)   --->   "%trunc_ln717_1006 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_451, i32 1, i32 12"   --->   Operation 2495 'partselect' 'trunc_ln717_1006' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2496 [1/1] (1.54ns)   --->   "%sub_ln1171_556 = sub i13 %sext_ln1171_246, i13 %sext_ln1171_243"   --->   Operation 2496 'sub' 'sub_ln1171_556' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2497 [1/1] (0.00ns)   --->   "%trunc_ln717_1008 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_556, i32 1, i32 12"   --->   Operation 2497 'partselect' 'trunc_ln717_1008' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln1171_572 = sext i14 %trunc_ln717_1009"   --->   Operation 2498 'sext' 'sext_ln1171_572' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln1171_574 = sext i13 %trunc_ln717_1012"   --->   Operation 2499 'sext' 'sext_ln1171_574' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln1171_575 = sext i13 %trunc_ln717_1012"   --->   Operation 2500 'sext' 'sext_ln1171_575' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2501 [1/1] (0.00ns)   --->   "%sext_ln1171_576 = sext i14 %trunc_ln717_1013"   --->   Operation 2501 'sext' 'sext_ln1171_576' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2502 [1/1] (0.00ns)   --->   "%sext_ln717_263 = sext i13 %trunc_ln717_1014"   --->   Operation 2502 'sext' 'sext_ln717_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln1171_577 = sext i12 %trunc_ln717_1015"   --->   Operation 2503 'sext' 'sext_ln1171_577' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln1171_578 = sext i13 %trunc_ln717_1016"   --->   Operation 2504 'sext' 'sext_ln1171_578' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2505 [1/3] (2.45ns)   --->   "%mul_ln1171_455 = mul i15 %sext_ln1171_239, i15 39"   --->   Operation 2505 'mul' 'mul_ln1171_455' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2506 [1/1] (0.00ns)   --->   "%trunc_ln717_1017 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_455, i32 1, i32 14"   --->   Operation 2506 'partselect' 'trunc_ln717_1017' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln42_221 = sext i14 %trunc_ln717_1018" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2507 'sext' 'sext_ln42_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2508 [1/3] (2.45ns)   --->   "%mul_ln1171_457 = mul i15 %sext_ln1171_239, i15 32733"   --->   Operation 2508 'mul' 'mul_ln1171_457' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2509 [1/1] (0.00ns)   --->   "%trunc_ln717_1019 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_457, i32 1, i32 14"   --->   Operation 2509 'partselect' 'trunc_ln717_1019' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2510 [1/3] (2.45ns)   --->   "%mul_ln1171_458 = mul i14 %sext_ln1171_237, i14 26"   --->   Operation 2510 'mul' 'mul_ln1171_458' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2511 [1/1] (0.00ns)   --->   "%trunc_ln717_1020 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_458, i32 1, i32 13"   --->   Operation 2511 'partselect' 'trunc_ln717_1020' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2512 [1/1] (0.00ns)   --->   "%sext_ln42_222 = sext i11 %trunc_ln717_1021" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2512 'sext' 'sext_ln42_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln1171_582 = sext i13 %trunc_ln717_1022"   --->   Operation 2513 'sext' 'sext_ln1171_582' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2514 [1/3] (2.45ns)   --->   "%mul_ln1171_460 = mul i16 %mult_V_286, i16 76"   --->   Operation 2514 'mul' 'mul_ln1171_460' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2515 [1/1] (0.00ns)   --->   "%mult_V_283 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_460, i32 1, i32 15"   --->   Operation 2515 'partselect' 'mult_V_283' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln1171_583 = sext i13 %trunc_ln717_1024"   --->   Operation 2516 'sext' 'sext_ln1171_583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln1171_584 = sext i13 %trunc_ln717_1024"   --->   Operation 2517 'sext' 'sext_ln1171_584' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2518 [1/3] (2.45ns)   --->   "%mul_ln1171_462 = mul i15 %sext_ln1171_239, i15 49"   --->   Operation 2518 'mul' 'mul_ln1171_462' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2519 [1/1] (0.00ns)   --->   "%trunc_ln717_1025 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_462, i32 1, i32 14"   --->   Operation 2519 'partselect' 'trunc_ln717_1025' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2520 [1/3] (2.45ns)   --->   "%mul_ln1171_463 = mul i16 %mult_V_286, i16 67"   --->   Operation 2520 'mul' 'mul_ln1171_463' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2521 [1/1] (0.00ns)   --->   "%mult_V_287 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_463, i32 1, i32 15"   --->   Operation 2521 'partselect' 'mult_V_287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln717_267 = sext i13 %trunc_ln717_1026"   --->   Operation 2522 'sext' 'sext_ln717_267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln42_225 = sext i10 %mult_V_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2523 'sext' 'sext_ln42_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln1171_586 = sext i13 %trunc_ln717_1028"   --->   Operation 2524 'sext' 'sext_ln1171_586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2525 [1/1] (0.00ns)   --->   "%sext_ln1171_587 = sext i14 %trunc_ln717_1029"   --->   Operation 2525 'sext' 'sext_ln1171_587' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2526 [1/3] (2.45ns)   --->   "%mul_ln1171_465 = mul i16 %mult_V_286, i16 65461"   --->   Operation 2526 'mul' 'mul_ln1171_465' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2527 [1/1] (0.00ns)   --->   "%mult_V_295 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_465, i32 1, i32 15"   --->   Operation 2527 'partselect' 'mult_V_295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln1171_588 = sext i14 %trunc_ln717_1030"   --->   Operation 2528 'sext' 'sext_ln1171_588' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2529 [1/1] (0.00ns)   --->   "%sext_ln1171_589 = sext i12 %trunc_ln717_1031"   --->   Operation 2529 'sext' 'sext_ln1171_589' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2530 [1/3] (2.45ns)   --->   "%mul_ln1171_467 = mul i15 %sext_ln1171_239, i15 42"   --->   Operation 2530 'mul' 'mul_ln1171_467' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2531 [1/1] (0.00ns)   --->   "%trunc_ln717_1032 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_467, i32 1, i32 14"   --->   Operation 2531 'partselect' 'trunc_ln717_1032' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln717_269 = sext i13 %trunc_ln717_1033"   --->   Operation 2532 'sext' 'sext_ln717_269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln1171_591 = sext i11 %trunc_ln717_1034"   --->   Operation 2533 'sext' 'sext_ln1171_591' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2534 [1/3] (2.45ns)   --->   "%mul_ln1171_468 = mul i15 %sext_ln1171_239, i15 37"   --->   Operation 2534 'mul' 'mul_ln1171_468' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2535 [1/1] (0.00ns)   --->   "%trunc_ln717_1035 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_468, i32 1, i32 14"   --->   Operation 2535 'partselect' 'trunc_ln717_1035' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln1171_592 = sext i14 %trunc_ln717_1036"   --->   Operation 2536 'sext' 'sext_ln1171_592' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln1171_593 = sext i12 %trunc_ln717_1037"   --->   Operation 2537 'sext' 'sext_ln1171_593' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln42_227 = sext i8 %trunc_ln717_1038" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2538 'sext' 'sext_ln42_227' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2539 [1/1] (0.00ns)   --->   "%sext_ln42_228 = sext i8 %trunc_ln717_1038" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2539 'sext' 'sext_ln42_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln1171_595 = sext i13 %trunc_ln717_1040"   --->   Operation 2540 'sext' 'sext_ln1171_595' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2541 [1/1] (0.00ns)   --->   "%sext_ln1171_596 = sext i14 %trunc_ln717_1041"   --->   Operation 2541 'sext' 'sext_ln1171_596' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2542 [1/1] (0.00ns)   --->   "%sext_ln42_229 = sext i10 %trunc_ln717_1042" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2542 'sext' 'sext_ln42_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i10 %trunc_ln717_1043" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2543 'sext' 'sext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2544 [1/3] (2.45ns)   --->   "%mul_ln1171_472 = mul i14 %sext_ln1171_257, i14 16355"   --->   Operation 2544 'mul' 'mul_ln1171_472' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2545 [1/1] (0.00ns)   --->   "%trunc_ln717_1045 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_472, i32 1, i32 13"   --->   Operation 2545 'partselect' 'trunc_ln717_1045' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2546 [1/3] (2.45ns)   --->   "%mul_ln1171_473 = mul i15 %sext_ln1171_256, i15 32717"   --->   Operation 2546 'mul' 'mul_ln1171_473' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln717_1046 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_473, i32 1, i32 14"   --->   Operation 2547 'partselect' 'trunc_ln717_1046' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln42_231 = sext i12 %trunc_ln717_1048" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2548 'sext' 'sext_ln42_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln1171_601 = sext i11 %trunc_ln717_1049"   --->   Operation 2549 'sext' 'sext_ln1171_601' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln1171_602 = sext i11 %trunc_ln717_1049"   --->   Operation 2550 'sext' 'sext_ln1171_602' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln1171_265 = sext i10 %mult_V_339"   --->   Operation 2551 'sext' 'sext_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2552 [1/1] (0.00ns)   --->   "%sext_ln1171_603 = sext i10 %trunc_ln717_1050"   --->   Operation 2552 'sext' 'sext_ln1171_603' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln1171_604 = sext i12 %trunc_ln717_1051"   --->   Operation 2553 'sext' 'sext_ln1171_604' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2554 [1/1] (0.00ns)   --->   "%sext_ln1171_605 = sext i12 %trunc_ln717_1051"   --->   Operation 2554 'sext' 'sext_ln1171_605' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln717_272 = sext i12 %trunc_ln717_1053"   --->   Operation 2555 'sext' 'sext_ln717_272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln1171_606 = sext i10 %trunc_ln717_1054"   --->   Operation 2556 'sext' 'sext_ln1171_606' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2557 [1/1] (0.00ns)   --->   "%sext_ln1171_607 = sext i12 %trunc_ln717_1056"   --->   Operation 2557 'sext' 'sext_ln1171_607' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2558 [1/1] (0.00ns)   --->   "%sext_ln1171_608 = sext i11 %trunc_ln717_1057"   --->   Operation 2558 'sext' 'sext_ln1171_608' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln1171_609 = sext i11 %trunc_ln717_1057"   --->   Operation 2559 'sext' 'sext_ln1171_609' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2560 [1/1] (0.00ns)   --->   "%sext_ln1171_610 = sext i12 %trunc_ln717_1058"   --->   Operation 2560 'sext' 'sext_ln1171_610' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln1171_611 = sext i12 %trunc_ln717_1058"   --->   Operation 2561 'sext' 'sext_ln1171_611' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2562 [1/3] (2.45ns)   --->   "%mul_ln1171_474 = mul i15 %sext_ln1171_256, i15 42"   --->   Operation 2562 'mul' 'mul_ln1171_474' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2563 [1/1] (0.00ns)   --->   "%trunc_ln717_1059 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_474, i32 1, i32 14"   --->   Operation 2563 'partselect' 'trunc_ln717_1059' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2564 [1/1] (1.53ns)   --->   "%sub_ln1171_580 = sub i14 %sext_ln1171_265, i14 %sext_ln1171_268"   --->   Operation 2564 'sub' 'sub_ln1171_580' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2565 [1/1] (0.00ns)   --->   "%trunc_ln717_1060 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_580, i32 1, i32 13"   --->   Operation 2565 'partselect' 'trunc_ln717_1060' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2566 [1/3] (2.45ns)   --->   "%mul_ln1171_475 = mul i14 %sext_ln1171_257, i14 27"   --->   Operation 2566 'mul' 'mul_ln1171_475' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2567 [1/1] (0.00ns)   --->   "%trunc_ln717_1061 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_475, i32 1, i32 13"   --->   Operation 2567 'partselect' 'trunc_ln717_1061' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln1171_614 = sext i13 %trunc_ln717_1062"   --->   Operation 2568 'sext' 'sext_ln1171_614' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln1171_615 = sext i11 %trunc_ln717_1063"   --->   Operation 2569 'sext' 'sext_ln1171_615' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2570 [1/3] (2.45ns)   --->   "%mul_ln1171_477 = mul i15 %sext_ln1171_256, i15 45"   --->   Operation 2570 'mul' 'mul_ln1171_477' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2571 [1/1] (0.00ns)   --->   "%trunc_ln717_1064 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_477, i32 1, i32 14"   --->   Operation 2571 'partselect' 'trunc_ln717_1064' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2572 [1/1] (0.00ns)   --->   "%sext_ln1171_617 = sext i10 %trunc_ln717_1065"   --->   Operation 2572 'sext' 'sext_ln1171_617' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln42_233 = sext i13 %trunc_ln717_1067" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2573 'sext' 'sext_ln42_233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2574 [1/1] (0.00ns)   --->   "%sext_ln1171_619 = sext i14 %trunc_ln717_1068"   --->   Operation 2574 'sext' 'sext_ln1171_619' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln1171_620 = sext i13 %trunc_ln717_1069"   --->   Operation 2575 'sext' 'sext_ln1171_620' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2576 [1/1] (0.00ns)   --->   "%sext_ln717_277 = sext i12 %trunc_ln717_1070"   --->   Operation 2576 'sext' 'sext_ln717_277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2577 [1/1] (0.00ns)   --->   "%sext_ln1171_621 = sext i14 %trunc_ln717_1071"   --->   Operation 2577 'sext' 'sext_ln1171_621' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i11 %trunc_ln717_1072" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2578 'sext' 'sext_ln38_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln1171_622 = sext i11 %trunc_ln717_1073"   --->   Operation 2579 'sext' 'sext_ln1171_622' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2580 [1/1] (0.00ns)   --->   "%sext_ln1171_623 = sext i11 %trunc_ln717_1073"   --->   Operation 2580 'sext' 'sext_ln1171_623' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln1171_624 = sext i13 %trunc_ln717_1074"   --->   Operation 2581 'sext' 'sext_ln1171_624' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln1171_625 = sext i10 %trunc_ln717_1075"   --->   Operation 2582 'sext' 'sext_ln1171_625' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln1171_626 = sext i12 %trunc_ln717_1076"   --->   Operation 2583 'sext' 'sext_ln1171_626' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2584 [1/1] (0.00ns)   --->   "%sext_ln1171_627 = sext i12 %trunc_ln717_1076"   --->   Operation 2584 'sext' 'sext_ln1171_627' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln1171_275 = sext i9 %shl_ln1171_253"   --->   Operation 2585 'sext' 'sext_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2586 [1/1] (0.00ns)   --->   "%sext_ln1171_630 = sext i10 %trunc_ln717_1078"   --->   Operation 2586 'sext' 'sext_ln1171_630' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln1171_631 = sext i10 %trunc_ln717_1078"   --->   Operation 2587 'sext' 'sext_ln1171_631' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2588 [1/1] (0.00ns)   --->   "%sext_ln1171_632 = sext i10 %trunc_ln717_1078"   --->   Operation 2588 'sext' 'sext_ln1171_632' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln1171_633 = sext i14 %trunc_ln717_1079"   --->   Operation 2589 'sext' 'sext_ln1171_633' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln1171_634 = sext i13 %trunc_ln717_1080"   --->   Operation 2590 'sext' 'sext_ln1171_634' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln1171_635 = sext i12 %trunc_ln717_1081"   --->   Operation 2591 'sext' 'sext_ln1171_635' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln1171_636 = sext i12 %trunc_ln717_1082"   --->   Operation 2592 'sext' 'sext_ln1171_636' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln1171_639 = sext i10 %trunc_ln717_1083"   --->   Operation 2593 'sext' 'sext_ln1171_639' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln1171_640 = sext i10 %trunc_ln717_1083"   --->   Operation 2594 'sext' 'sext_ln1171_640' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln1171_641 = sext i12 %trunc_ln717_1084"   --->   Operation 2595 'sext' 'sext_ln1171_641' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln1171_643 = sext i12 %trunc_ln717_1084"   --->   Operation 2596 'sext' 'sext_ln1171_643' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln1171_644 = sext i11 %trunc_ln717_1085"   --->   Operation 2597 'sext' 'sext_ln1171_644' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln1171_645 = sext i12 %trunc_ln717_1086"   --->   Operation 2598 'sext' 'sext_ln1171_645' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln1171_646 = sext i13 %trunc_ln717_1087"   --->   Operation 2599 'sext' 'sext_ln1171_646' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2600 [1/1] (0.00ns)   --->   "%sext_ln1171_647 = sext i13 %trunc_ln717_1088"   --->   Operation 2600 'sext' 'sext_ln1171_647' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln1171_648 = sext i14 %trunc_ln717_1089"   --->   Operation 2601 'sext' 'sext_ln1171_648' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln1171_649 = sext i11 %trunc_ln717_1090"   --->   Operation 2602 'sext' 'sext_ln1171_649' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln717_284 = sext i8 %trunc_ln717_1091"   --->   Operation 2603 'sext' 'sext_ln717_284' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2604 [1/1] (1.36ns)   --->   "%sub_ln1171_599 = sub i10 0, i10 %sext_ln1171_275"   --->   Operation 2604 'sub' 'sub_ln1171_599' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2605 [1/1] (0.00ns)   --->   "%trunc_ln717_1093 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_599, i32 1, i32 9"   --->   Operation 2605 'partselect' 'trunc_ln717_1093' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln1171_650 = sext i9 %trunc_ln717_1093"   --->   Operation 2606 'sext' 'sext_ln1171_650' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2607 [1/1] (0.00ns)   --->   "%sext_ln717_285 = sext i14 %trunc_ln717_1094"   --->   Operation 2607 'sext' 'sext_ln717_285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln1171_651 = sext i11 %trunc_ln717_1095"   --->   Operation 2608 'sext' 'sext_ln1171_651' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln42_237 = sext i12 %trunc_ln717_1096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2609 'sext' 'sext_ln42_237' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln42_238 = sext i12 %trunc_ln717_1096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2610 'sext' 'sext_ln42_238' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln1171_652 = sext i13 %trunc_ln717_1097"   --->   Operation 2611 'sext' 'sext_ln1171_652' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln1171_653 = sext i13 %trunc_ln717_1098"   --->   Operation 2612 'sext' 'sext_ln1171_653' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln1171_654 = sext i13 %trunc_ln717_1099"   --->   Operation 2613 'sext' 'sext_ln1171_654' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2614 [1/1] (0.00ns)   --->   "%sext_ln42_239 = sext i12 %trunc_ln717_1100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2614 'sext' 'sext_ln42_239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln1171_655 = sext i11 %trunc_ln717_1101"   --->   Operation 2615 'sext' 'sext_ln1171_655' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln1171_656 = sext i12 %trunc_ln717_1102"   --->   Operation 2616 'sext' 'sext_ln1171_656' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i13 %trunc_ln717_1103" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2617 'sext' 'sext_ln38_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln1171_657 = sext i11 %trunc_ln717_1105"   --->   Operation 2618 'sext' 'sext_ln1171_657' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln1171_658 = sext i14 %trunc_ln717_1106"   --->   Operation 2619 'sext' 'sext_ln1171_658' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln1171_659 = sext i8 %trunc_ln717_1107"   --->   Operation 2620 'sext' 'sext_ln1171_659' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln1171_660 = sext i8 %trunc_ln717_1107"   --->   Operation 2621 'sext' 'sext_ln1171_660' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln717_287 = sext i12 %trunc_ln717_1108"   --->   Operation 2622 'sext' 'sext_ln717_287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2623 [1/1] (0.00ns)   --->   "%sext_ln1171_294 = sext i9 %shl_ln1171_258"   --->   Operation 2623 'sext' 'sext_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln1171_661 = sext i13 %trunc_ln717_1109"   --->   Operation 2624 'sext' 'sext_ln1171_661' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln1171_662 = sext i12 %trunc_ln717_1110"   --->   Operation 2625 'sext' 'sext_ln1171_662' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2626 [1/1] (1.36ns)   --->   "%sub_ln1171_610 = sub i10 0, i10 %sext_ln1171_294"   --->   Operation 2626 'sub' 'sub_ln1171_610' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2627 [1/1] (0.00ns)   --->   "%trunc_ln717_1111 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_610, i32 1, i32 9"   --->   Operation 2627 'partselect' 'trunc_ln717_1111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln1171_663 = sext i9 %trunc_ln717_1111"   --->   Operation 2628 'sext' 'sext_ln1171_663' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln1171_664 = sext i14 %trunc_ln717_1112"   --->   Operation 2629 'sext' 'sext_ln1171_664' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln1171_666 = sext i11 %trunc_ln717_1114"   --->   Operation 2630 'sext' 'sext_ln1171_666' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln1171_667 = sext i11 %trunc_ln717_1114"   --->   Operation 2631 'sext' 'sext_ln1171_667' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln1171_668 = sext i12 %trunc_ln717_1115"   --->   Operation 2632 'sext' 'sext_ln1171_668' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln42_244 = sext i12 %trunc_ln717_1117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2633 'sext' 'sext_ln42_244' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln1171_671 = sext i13 %trunc_ln717_1119"   --->   Operation 2634 'sext' 'sext_ln1171_671' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln1171_672 = sext i14 %trunc_ln717_1120"   --->   Operation 2635 'sext' 'sext_ln1171_672' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln1171_673 = sext i13 %trunc_ln717_1121"   --->   Operation 2636 'sext' 'sext_ln1171_673' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln1171_674 = sext i10 %trunc_ln717_1122"   --->   Operation 2637 'sext' 'sext_ln1171_674' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln1171_675 = sext i13 %trunc_ln717_1123"   --->   Operation 2638 'sext' 'sext_ln1171_675' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln1171_676 = sext i12 %trunc_ln717_1124"   --->   Operation 2639 'sext' 'sext_ln1171_676' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln1171_677 = sext i13 %trunc_ln717_1125"   --->   Operation 2640 'sext' 'sext_ln1171_677' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln1171_678 = sext i13 %trunc_ln717_1126"   --->   Operation 2641 'sext' 'sext_ln1171_678' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln1171_679 = sext i12 %trunc_ln717_1127"   --->   Operation 2642 'sext' 'sext_ln1171_679' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln1171_681 = sext i11 %trunc_ln717_1129"   --->   Operation 2643 'sext' 'sext_ln1171_681' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln1171_682 = sext i13 %trunc_ln717_1130"   --->   Operation 2644 'sext' 'sext_ln1171_682' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln42_245 = sext i12 %trunc_ln717_1131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2645 'sext' 'sext_ln42_245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2646 [1/1] (0.00ns)   --->   "%sext_ln1171_683 = sext i11 %trunc_ln717_1132"   --->   Operation 2646 'sext' 'sext_ln1171_683' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln42_246 = sext i13 %trunc_ln717_1133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2647 'sext' 'sext_ln42_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2648 [1/1] (0.00ns)   --->   "%sext_ln1171_684 = sext i10 %trunc_ln717_1134"   --->   Operation 2648 'sext' 'sext_ln1171_684' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln1171_685 = sext i10 %trunc_ln717_1134"   --->   Operation 2649 'sext' 'sext_ln1171_685' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln1171_686 = sext i12 %trunc_ln717_1135"   --->   Operation 2650 'sext' 'sext_ln1171_686' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln1171_687 = sext i13 %trunc_ln717_1136"   --->   Operation 2651 'sext' 'sext_ln1171_687' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2652 [1/3] (2.45ns)   --->   "%mul_ln1171_502 = mul i13 %sext_ln1171_284, i13 8181"   --->   Operation 2652 'mul' 'mul_ln1171_502' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2653 [1/1] (0.00ns)   --->   "%trunc_ln717_1137 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_502, i32 1, i32 12"   --->   Operation 2653 'partselect' 'trunc_ln717_1137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i13 %trunc_ln717_1138" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2654 'sext' 'sext_ln38_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln1171_689 = sext i11 %trunc_ln717_1139"   --->   Operation 2655 'sext' 'sext_ln1171_689' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln1171_690 = sext i11 %trunc_ln717_1139"   --->   Operation 2656 'sext' 'sext_ln1171_690' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2657 [1/1] (0.00ns)   --->   "%sext_ln1171_691 = sext i12 %trunc_ln717_1140"   --->   Operation 2657 'sext' 'sext_ln1171_691' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln1171_692 = sext i8 %trunc_ln717_1141"   --->   Operation 2658 'sext' 'sext_ln1171_692' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln1171_694 = sext i10 %trunc_ln717_1143"   --->   Operation 2659 'sext' 'sext_ln1171_694' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln1171_695 = sext i10 %trunc_ln717_1143"   --->   Operation 2660 'sext' 'sext_ln1171_695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2661 [1/1] (0.00ns)   --->   "%sext_ln717_288 = sext i13 %trunc_ln717_1146"   --->   Operation 2661 'sext' 'sext_ln717_288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln1171_699 = sext i13 %trunc_ln717_1148"   --->   Operation 2662 'sext' 'sext_ln1171_699' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln717_289 = sext i12 %trunc_ln717_1149"   --->   Operation 2663 'sext' 'sext_ln717_289' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln1171_700 = sext i13 %trunc_ln717_1150"   --->   Operation 2664 'sext' 'sext_ln1171_700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln1171_702 = sext i11 %trunc_ln717_1151"   --->   Operation 2665 'sext' 'sext_ln1171_702' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln1171_703 = sext i11 %trunc_ln717_1151"   --->   Operation 2666 'sext' 'sext_ln1171_703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln1171_704 = sext i11 %trunc_ln717_1151"   --->   Operation 2667 'sext' 'sext_ln1171_704' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln1171_705 = sext i13 %trunc_ln717_1152"   --->   Operation 2668 'sext' 'sext_ln1171_705' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2669 [1/1] (0.00ns)   --->   "%sext_ln1171_707 = sext i12 %trunc_ln717_1154"   --->   Operation 2669 'sext' 'sext_ln1171_707' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln717_290 = sext i12 %trunc_ln717_1155"   --->   Operation 2670 'sext' 'sext_ln717_290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln1171_708 = sext i13 %trunc_ln717_1156"   --->   Operation 2671 'sext' 'sext_ln1171_708' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2672 [1/1] (0.00ns)   --->   "%sext_ln42_251 = sext i13 %trunc_ln717_1157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2672 'sext' 'sext_ln42_251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln42_252 = sext i10 %trunc_ln717_1158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2673 'sext' 'sext_ln42_252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2674 [1/1] (0.00ns)   --->   "%sext_ln42_253 = sext i10 %trunc_ln717_1158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2674 'sext' 'sext_ln42_253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2675 [1/3] (2.45ns)   --->   "%mul_ln1171_510 = mul i14 %sext_ln1171_298, i14 16359"   --->   Operation 2675 'mul' 'mul_ln1171_510' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2676 [1/1] (0.00ns)   --->   "%trunc_ln717_1159 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_510, i32 1, i32 13"   --->   Operation 2676 'partselect' 'trunc_ln717_1159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln717_291 = sext i13 %trunc_ln717_1161"   --->   Operation 2677 'sext' 'sext_ln717_291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln1171_711 = sext i12 %trunc_ln717_1162"   --->   Operation 2678 'sext' 'sext_ln1171_711' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2679 [1/1] (0.00ns)   --->   "%sext_ln42_254 = sext i14 %trunc_ln717_1164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2679 'sext' 'sext_ln42_254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln1171_713 = sext i12 %trunc_ln717_1165"   --->   Operation 2680 'sext' 'sext_ln1171_713' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2681 [1/1] (0.00ns)   --->   "%sext_ln1171_714 = sext i10 %trunc_ln717_1166"   --->   Operation 2681 'sext' 'sext_ln1171_714' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln1171_715 = sext i12 %trunc_ln717_1167"   --->   Operation 2682 'sext' 'sext_ln1171_715' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln1171_716 = sext i13 %trunc_ln717_1168"   --->   Operation 2683 'sext' 'sext_ln1171_716' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln1171_717 = sext i14 %trunc_ln717_1169"   --->   Operation 2684 'sext' 'sext_ln1171_717' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln1171_718 = sext i9 %trunc_ln717_1170"   --->   Operation 2685 'sext' 'sext_ln1171_718' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln42_255 = sext i11 %trunc_ln717_1171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2686 'sext' 'sext_ln42_255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln42_256 = sext i11 %trunc_ln717_1171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2687 'sext' 'sext_ln42_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln1171_720 = sext i12 %trunc_ln717_1174"   --->   Operation 2688 'sext' 'sext_ln1171_720' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2689 [1/1] (0.00ns)   --->   "%sext_ln38_8 = sext i13 %trunc_ln717_1175" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2689 'sext' 'sext_ln38_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln1171_723 = sext i8 %trunc_ln717_1176"   --->   Operation 2690 'sext' 'sext_ln1171_723' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln1171_724 = sext i12 %trunc_ln717_1177"   --->   Operation 2691 'sext' 'sext_ln1171_724' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2692 [1/1] (0.00ns)   --->   "%sext_ln1171_726 = sext i9 %trunc_ln717_1179"   --->   Operation 2692 'sext' 'sext_ln1171_726' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln717_292 = sext i14 %trunc_ln717_1183"   --->   Operation 2693 'sext' 'sext_ln717_292' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln1171_732 = sext i13 %trunc_ln717_1185"   --->   Operation 2694 'sext' 'sext_ln1171_732' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln717_293 = sext i12 %trunc_ln717_1190"   --->   Operation 2695 'sext' 'sext_ln717_293' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln717_294 = sext i12 %trunc_ln717_1191"   --->   Operation 2696 'sext' 'sext_ln717_294' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2697 [1/1] (0.00ns)   --->   "%sext_ln1171_737 = sext i13 %trunc_ln717_1192"   --->   Operation 2697 'sext' 'sext_ln1171_737' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln1171_738 = sext i13 %trunc_ln717_1193"   --->   Operation 2698 'sext' 'sext_ln1171_738' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2699 [1/1] (0.00ns)   --->   "%sext_ln1171_739 = sext i12 %trunc_ln717_1194"   --->   Operation 2699 'sext' 'sext_ln1171_739' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln1171_740 = sext i11 %trunc_ln717_1195"   --->   Operation 2700 'sext' 'sext_ln1171_740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln1171_741 = sext i12 %trunc_ln717_1196"   --->   Operation 2701 'sext' 'sext_ln1171_741' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln1171_745 = sext i14 %trunc_ln717_1199"   --->   Operation 2702 'sext' 'sext_ln1171_745' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln1171_747 = sext i13 %trunc_ln717_1201"   --->   Operation 2703 'sext' 'sext_ln1171_747' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2704 [1/3] (2.45ns)   --->   "%mul_ln1171_527 = mul i14 %sext_ln1171_316, i14 26"   --->   Operation 2704 'mul' 'mul_ln1171_527' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2705 [1/1] (0.00ns)   --->   "%trunc_ln717_1203 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_527, i32 1, i32 13"   --->   Operation 2705 'partselect' 'trunc_ln717_1203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln42_262 = sext i11 %trunc_ln717_1205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2706 'sext' 'sext_ln42_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln1171_750 = sext i13 %trunc_ln717_1206"   --->   Operation 2707 'sext' 'sext_ln1171_750' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln1171_751 = sext i13 %trunc_ln717_1207"   --->   Operation 2708 'sext' 'sext_ln1171_751' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln38_9 = sext i13 %trunc_ln717_1209" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2709 'sext' 'sext_ln38_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln1171_752 = sext i11 %trunc_ln717_1210"   --->   Operation 2710 'sext' 'sext_ln1171_752' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln1171_754 = sext i13 %trunc_ln717_1212"   --->   Operation 2711 'sext' 'sext_ln1171_754' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln42_263 = sext i10 %mult_V_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2712 'sext' 'sext_ln42_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln1171_764 = sext i12 %trunc_ln717_1221"   --->   Operation 2713 'sext' 'sext_ln1171_764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln1171_765 = sext i12 %trunc_ln717_1221"   --->   Operation 2714 'sext' 'sext_ln1171_765' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln1171_766 = sext i13 %trunc_ln717_1222"   --->   Operation 2715 'sext' 'sext_ln1171_766' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln1171_770 = sext i14 %trunc_ln717_1225"   --->   Operation 2716 'sext' 'sext_ln1171_770' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln717_297 = sext i14 %trunc_ln717_1227"   --->   Operation 2717 'sext' 'sext_ln717_297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln42_265 = sext i7 %mult_V_668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2718 'sext' 'sext_ln42_265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln1171_772 = sext i14 %trunc_ln717_1228"   --->   Operation 2719 'sext' 'sext_ln1171_772' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln1171_775 = sext i13 %trunc_ln717_1231"   --->   Operation 2720 'sext' 'sext_ln1171_775' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln1171_776 = sext i13 %trunc_ln717_1232"   --->   Operation 2721 'sext' 'sext_ln1171_776' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln1171_777 = sext i13 %trunc_ln717_1233"   --->   Operation 2722 'sext' 'sext_ln1171_777' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln1171_779 = sext i12 %trunc_ln717_1235"   --->   Operation 2723 'sext' 'sext_ln1171_779' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln42_268 = sext i10 %trunc_ln717_1239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2724 'sext' 'sext_ln42_268' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln1171_782 = sext i11 %trunc_ln717_1242"   --->   Operation 2725 'sext' 'sext_ln1171_782' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln1171_354 = sext i9 %shl_ln1171_272"   --->   Operation 2726 'sext' 'sext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2727 [1/1] (0.00ns)   --->   "%sext_ln1171_785 = sext i11 %trunc_ln717_1246"   --->   Operation 2727 'sext' 'sext_ln1171_785' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2728 [1/1] (1.36ns)   --->   "%sub_ln1171_679 = sub i10 0, i10 %sext_ln1171_354"   --->   Operation 2728 'sub' 'sub_ln1171_679' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2729 [1/1] (0.00ns)   --->   "%trunc_ln717_1249 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_679, i32 1, i32 9"   --->   Operation 2729 'partselect' 'trunc_ln717_1249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln1171_787 = sext i9 %trunc_ln717_1249"   --->   Operation 2730 'sext' 'sext_ln1171_787' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln717_301 = sext i12 %trunc_ln717_1252"   --->   Operation 2731 'sext' 'sext_ln717_301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln1171_790 = sext i12 %trunc_ln717_1252"   --->   Operation 2732 'sext' 'sext_ln1171_790' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln1171_793 = sext i11 %trunc_ln717_1254"   --->   Operation 2733 'sext' 'sext_ln1171_793' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln1171_796 = sext i10 %trunc_ln717_1258"   --->   Operation 2734 'sext' 'sext_ln1171_796' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2735 [1/1] (0.00ns)   --->   "%sext_ln1171_798 = sext i13 %trunc_ln717_1259"   --->   Operation 2735 'sext' 'sext_ln1171_798' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2736 [1/1] (0.00ns)   --->   "%sext_ln1171_800 = sext i13 %trunc_ln717_1261"   --->   Operation 2736 'sext' 'sext_ln1171_800' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln1171_801 = sext i14 %trunc_ln717_1262"   --->   Operation 2737 'sext' 'sext_ln1171_801' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln1171_807 = sext i13 %trunc_ln717_1266"   --->   Operation 2738 'sext' 'sext_ln1171_807' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2739 [1/1] (0.00ns)   --->   "%sext_ln1171_808 = sext i14 %trunc_ln717_1267"   --->   Operation 2739 'sext' 'sext_ln1171_808' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2740 [1/1] (0.00ns)   --->   "%sext_ln1171_810 = sext i12 %trunc_ln717_1268"   --->   Operation 2740 'sext' 'sext_ln1171_810' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln1171_813 = sext i13 %trunc_ln717_1270"   --->   Operation 2741 'sext' 'sext_ln1171_813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2742 [1/1] (0.00ns)   --->   "%sext_ln717_302 = sext i11 %trunc_ln717_1271"   --->   Operation 2742 'sext' 'sext_ln717_302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln1171_815 = sext i8 %trunc_ln717_1274"   --->   Operation 2743 'sext' 'sext_ln1171_815' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2744 [1/1] (0.00ns)   --->   "%sext_ln1171_816 = sext i14 %trunc_ln717_1275"   --->   Operation 2744 'sext' 'sext_ln1171_816' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2745 [1/1] (0.00ns)   --->   "%sext_ln38_10 = sext i14 %trunc_ln717_1278" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2745 'sext' 'sext_ln38_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2746 [1/1] (0.00ns)   --->   "%sext_ln1171_365 = sext i8 %mult_V_801"   --->   Operation 2746 'sext' 'sext_ln1171_365' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2747 [1/1] (0.00ns)   --->   "%sext_ln717_304 = sext i12 %trunc_ln717_1279"   --->   Operation 2747 'sext' 'sext_ln717_304' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2748 [1/1] (0.00ns)   --->   "%sext_ln1171_821 = sext i13 %trunc_ln717_1282"   --->   Operation 2748 'sext' 'sext_ln1171_821' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln1171_823 = sext i13 %trunc_ln717_1284"   --->   Operation 2749 'sext' 'sext_ln1171_823' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln1171_824 = sext i14 %trunc_ln717_1285"   --->   Operation 2750 'sext' 'sext_ln1171_824' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln1171_826 = sext i13 %trunc_ln717_1287"   --->   Operation 2751 'sext' 'sext_ln1171_826' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln1171_830 = sext i14 %trunc_ln717_1291"   --->   Operation 2752 'sext' 'sext_ln1171_830' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln1171_831 = sext i10 %trunc_ln717_1292"   --->   Operation 2753 'sext' 'sext_ln1171_831' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln1171_832 = sext i10 %trunc_ln717_1292"   --->   Operation 2754 'sext' 'sext_ln1171_832' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2755 [1/1] (0.00ns)   --->   "%sext_ln1171_834 = sext i12 %trunc_ln717_1294"   --->   Operation 2755 'sext' 'sext_ln1171_834' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln1171_835 = sext i13 %trunc_ln717_1295"   --->   Operation 2756 'sext' 'sext_ln1171_835' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln42_280 = sext i14 %trunc_ln717_1296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2757 'sext' 'sext_ln42_280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln1171_836 = sext i13 %trunc_ln717_1297"   --->   Operation 2758 'sext' 'sext_ln1171_836' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2759 [1/1] (0.00ns)   --->   "%sext_ln1171_838 = sext i13 %trunc_ln717_1299"   --->   Operation 2759 'sext' 'sext_ln1171_838' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2760 [1/1] (0.00ns)   --->   "%sext_ln42_281 = sext i13 %trunc_ln717_1300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2760 'sext' 'sext_ln42_281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln1171_841 = sext i14 %trunc_ln717_1303"   --->   Operation 2761 'sext' 'sext_ln1171_841' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln1171_842 = sext i13 %trunc_ln717_1304"   --->   Operation 2762 'sext' 'sext_ln1171_842' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2763 [1/1] (0.00ns)   --->   "%sext_ln717_306 = sext i14 %trunc_ln717_1306"   --->   Operation 2763 'sext' 'sext_ln717_306' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln1171_845 = sext i10 %trunc_ln717_1307"   --->   Operation 2764 'sext' 'sext_ln1171_845' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln1171_846 = sext i10 %trunc_ln717_1309"   --->   Operation 2765 'sext' 'sext_ln1171_846' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln1171_847 = sext i13 %trunc_ln717_1310"   --->   Operation 2766 'sext' 'sext_ln1171_847' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln717_313 = sext i11 %trunc_ln717_1314"   --->   Operation 2767 'sext' 'sext_ln717_313' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln1171_850 = sext i14 %trunc_ln717_1315"   --->   Operation 2768 'sext' 'sext_ln1171_850' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2769 [1/1] (0.00ns)   --->   "%sext_ln1171_851 = sext i12 %trunc_ln717_1316"   --->   Operation 2769 'sext' 'sext_ln1171_851' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln1171_853 = sext i12 %trunc_ln717_1317"   --->   Operation 2770 'sext' 'sext_ln1171_853' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln1171_854 = sext i12 %trunc_ln717_1317"   --->   Operation 2771 'sext' 'sext_ln1171_854' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln1171_855 = sext i12 %trunc_ln717_1318"   --->   Operation 2772 'sext' 'sext_ln1171_855' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln717_314 = sext i8 %trunc_ln717_1319"   --->   Operation 2773 'sext' 'sext_ln717_314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln1171_858 = sext i13 %trunc_ln717_1321"   --->   Operation 2774 'sext' 'sext_ln1171_858' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2775 [1/1] (0.00ns)   --->   "%sext_ln1171_860 = sext i13 %trunc_ln717_1323"   --->   Operation 2775 'sext' 'sext_ln1171_860' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln717_315 = sext i13 %trunc_ln717_1324"   --->   Operation 2776 'sext' 'sext_ln717_315' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln1171_862 = sext i13 %trunc_ln717_1324"   --->   Operation 2777 'sext' 'sext_ln1171_862' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln1171_864 = sext i12 %trunc_ln717_1326"   --->   Operation 2778 'sext' 'sext_ln1171_864' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln1171_865 = sext i12 %trunc_ln717_1326"   --->   Operation 2779 'sext' 'sext_ln1171_865' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2780 [1/1] (0.00ns)   --->   "%sext_ln1171_867 = sext i10 %trunc_ln717_1327"   --->   Operation 2780 'sext' 'sext_ln1171_867' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2781 [1/1] (0.00ns)   --->   "%sext_ln1171_868 = sext i11 %trunc_ln717_1328"   --->   Operation 2781 'sext' 'sext_ln1171_868' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2782 [1/1] (0.00ns)   --->   "%sext_ln717_317 = sext i10 %trunc_ln717_1329"   --->   Operation 2782 'sext' 'sext_ln717_317' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln717_318 = sext i13 %trunc_ln717_1331"   --->   Operation 2783 'sext' 'sext_ln717_318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln1171_870 = sext i13 %trunc_ln717_1332"   --->   Operation 2784 'sext' 'sext_ln1171_870' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln1171_871 = sext i12 %trunc_ln717_1333"   --->   Operation 2785 'sext' 'sext_ln1171_871' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln1171_872 = sext i14 %trunc_ln717_1334"   --->   Operation 2786 'sext' 'sext_ln1171_872' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2787 [1/1] (0.00ns)   --->   "%sext_ln1171_873 = sext i13 %trunc_ln717_1335"   --->   Operation 2787 'sext' 'sext_ln1171_873' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln1171_874 = sext i11 %trunc_ln717_1336"   --->   Operation 2788 'sext' 'sext_ln1171_874' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln1171_875 = sext i11 %trunc_ln717_1336"   --->   Operation 2789 'sext' 'sext_ln1171_875' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln717_319 = sext i13 %trunc_ln717_1337"   --->   Operation 2790 'sext' 'sext_ln717_319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln1171_876 = sext i14 %trunc_ln717_1338"   --->   Operation 2791 'sext' 'sext_ln1171_876' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln1171_877 = sext i13 %trunc_ln717_1339"   --->   Operation 2792 'sext' 'sext_ln1171_877' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln1171_878 = sext i11 %trunc_ln717_1340"   --->   Operation 2793 'sext' 'sext_ln1171_878' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln717_320 = sext i10 %trunc_ln717_1344"   --->   Operation 2794 'sext' 'sext_ln717_320' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln717_321 = sext i11 %trunc_ln717_1345"   --->   Operation 2795 'sext' 'sext_ln717_321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2796 [1/1] (0.00ns)   --->   "%sext_ln1171_881 = sext i13 %trunc_ln717_1346"   --->   Operation 2796 'sext' 'sext_ln1171_881' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln1171_882 = sext i13 %trunc_ln717_1346"   --->   Operation 2797 'sext' 'sext_ln1171_882' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln717_323 = sext i15 %mult_V_899"   --->   Operation 2798 'sext' 'sext_ln717_323' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln1171_883 = sext i14 %trunc_ln717_1347"   --->   Operation 2799 'sext' 'sext_ln1171_883' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln1171_884 = sext i11 %trunc_ln717_1348"   --->   Operation 2800 'sext' 'sext_ln1171_884' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2801 [1/1] (0.00ns)   --->   "%sext_ln717_324 = sext i15 %mult_V_903"   --->   Operation 2801 'sext' 'sext_ln717_324' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln717_325 = sext i15 %mult_V_904"   --->   Operation 2802 'sext' 'sext_ln717_325' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln1171_885 = sext i13 %trunc_ln717_1349"   --->   Operation 2803 'sext' 'sext_ln1171_885' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln1171_886 = sext i12 %trunc_ln717_1350"   --->   Operation 2804 'sext' 'sext_ln1171_886' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln1171_887 = sext i14 %trunc_ln717_1351"   --->   Operation 2805 'sext' 'sext_ln1171_887' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2806 [1/1] (0.00ns)   --->   "%sext_ln1171_888 = sext i14 %trunc_ln717_1352"   --->   Operation 2806 'sext' 'sext_ln1171_888' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2807 [1/1] (0.00ns)   --->   "%sext_ln1171_889 = sext i13 %trunc_ln717_1353"   --->   Operation 2807 'sext' 'sext_ln1171_889' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln1171_890 = sext i13 %trunc_ln717_1354"   --->   Operation 2808 'sext' 'sext_ln1171_890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2809 [1/1] (0.00ns)   --->   "%sext_ln1171_891 = sext i14 %trunc_ln717_1355"   --->   Operation 2809 'sext' 'sext_ln1171_891' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln1171_892 = sext i12 %trunc_ln717_1356"   --->   Operation 2810 'sext' 'sext_ln1171_892' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2811 [1/1] (0.00ns)   --->   "%sext_ln1171_893 = sext i14 %trunc_ln717_1357"   --->   Operation 2811 'sext' 'sext_ln1171_893' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln717_326 = sext i15 %mult_V_915"   --->   Operation 2812 'sext' 'sext_ln717_326' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln1171_894 = sext i14 %trunc_ln717_1358"   --->   Operation 2813 'sext' 'sext_ln1171_894' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln1171_895 = sext i13 %trunc_ln717_1359"   --->   Operation 2814 'sext' 'sext_ln1171_895' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln1171_896 = sext i14 %trunc_ln717_1360"   --->   Operation 2815 'sext' 'sext_ln1171_896' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2816 [1/3] (2.45ns)   --->   "%mul_ln1171_590 = mul i15 %sext_ln1171_397, i15 32723"   --->   Operation 2816 'mul' 'mul_ln1171_590' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2817 [1/1] (0.00ns)   --->   "%trunc_ln717_1361 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_590, i32 1, i32 14"   --->   Operation 2817 'partselect' 'trunc_ln717_1361' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln717_328 = sext i15 %mult_V_920"   --->   Operation 2818 'sext' 'sext_ln717_328' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2819 [1/1] (0.00ns)   --->   "%sext_ln42_286 = sext i10 %trunc_ln717_1362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2819 'sext' 'sext_ln42_286' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln1171_897 = sext i14 %trunc_ln717_1363"   --->   Operation 2820 'sext' 'sext_ln1171_897' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln717_329 = sext i15 %mult_V_925"   --->   Operation 2821 'sext' 'sext_ln717_329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2822 [1/1] (0.00ns)   --->   "%sext_ln1171_899 = sext i13 %trunc_ln717_1365"   --->   Operation 2822 'sext' 'sext_ln1171_899' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln42_287 = sext i14 %trunc_ln717_1366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2823 'sext' 'sext_ln42_287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2824 [1/1] (0.00ns)   --->   "%sext_ln717_330 = sext i15 %mult_V_932"   --->   Operation 2824 'sext' 'sext_ln717_330' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2825 [1/1] (0.00ns)   --->   "%sext_ln1171_900 = sext i14 %trunc_ln717_1367"   --->   Operation 2825 'sext' 'sext_ln1171_900' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln717_331 = sext i13 %trunc_ln717_1368"   --->   Operation 2826 'sext' 'sext_ln717_331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln717_332 = sext i15 %mult_V_936"   --->   Operation 2827 'sext' 'sext_ln717_332' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2828 [1/1] (0.00ns)   --->   "%sext_ln42_288 = sext i14 %trunc_ln717_1369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2828 'sext' 'sext_ln42_288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2829 [1/1] (0.00ns)   --->   "%sext_ln1171_901 = sext i14 %trunc_ln717_1370"   --->   Operation 2829 'sext' 'sext_ln1171_901' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln717_333 = sext i15 %mult_V_944"   --->   Operation 2830 'sext' 'sext_ln717_333' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln717_334 = sext i13 %trunc_ln717_1373"   --->   Operation 2831 'sext' 'sext_ln717_334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln717_335 = sext i15 %mult_V_951"   --->   Operation 2832 'sext' 'sext_ln717_335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2833 [1/1] (0.00ns)   --->   "%sext_ln1171_906 = sext i14 %trunc_ln717_1376"   --->   Operation 2833 'sext' 'sext_ln1171_906' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln717_336 = sext i15 %mult_V_954"   --->   Operation 2834 'sext' 'sext_ln717_336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln1171_907 = sext i8 %trunc_ln717_1377"   --->   Operation 2835 'sext' 'sext_ln1171_907' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2836 [1/1] (0.00ns)   --->   "%sext_ln1171_908 = sext i13 %trunc_ln717_1378"   --->   Operation 2836 'sext' 'sext_ln1171_908' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2837 [1/1] (0.00ns)   --->   "%sext_ln717_337 = sext i15 %mult_V_959"   --->   Operation 2837 'sext' 'sext_ln717_337' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2838 [1/1] (0.00ns)   --->   "%sext_ln1171_415 = sext i8 %mult_V_1015"   --->   Operation 2838 'sext' 'sext_ln1171_415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln1171_909 = sext i13 %trunc_ln717_1379"   --->   Operation 2839 'sext' 'sext_ln1171_909' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2840 [1/1] (0.00ns)   --->   "%sext_ln1171_910 = sext i13 %trunc_ln717_1380"   --->   Operation 2840 'sext' 'sext_ln1171_910' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2841 [1/1] (0.00ns)   --->   "%sext_ln1171_419 = sext i9 %shl_ln1171_290"   --->   Operation 2841 'sext' 'sext_ln1171_419' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2842 [1/1] (1.36ns)   --->   "%sub_ln1171_742 = sub i10 0, i10 %sext_ln1171_419"   --->   Operation 2842 'sub' 'sub_ln1171_742' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2843 [1/1] (0.00ns)   --->   "%trunc_ln717_1382 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_742, i32 1, i32 9"   --->   Operation 2843 'partselect' 'trunc_ln717_1382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln1171_912 = sext i9 %trunc_ln717_1382"   --->   Operation 2844 'sext' 'sext_ln1171_912' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2845 [1/1] (0.00ns)   --->   "%sext_ln1171_913 = sext i14 %trunc_ln717_1383"   --->   Operation 2845 'sext' 'sext_ln1171_913' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln717_340 = sext i11 %trunc_ln717_1386"   --->   Operation 2846 'sext' 'sext_ln717_340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln1171_915 = sext i11 %trunc_ln717_1386"   --->   Operation 2847 'sext' 'sext_ln1171_915' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2848 [1/1] (0.00ns)   --->   "%sext_ln1171_918 = sext i13 %trunc_ln717_1388"   --->   Operation 2848 'sext' 'sext_ln1171_918' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2849 [1/1] (0.00ns)   --->   "%sext_ln1171_919 = sext i14 %trunc_ln717_1389"   --->   Operation 2849 'sext' 'sext_ln1171_919' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2850 [1/1] (0.00ns)   --->   "%sext_ln1171_921 = sext i13 %trunc_ln717_1391"   --->   Operation 2850 'sext' 'sext_ln1171_921' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln1171_925 = sext i14 %trunc_ln717_1394"   --->   Operation 2851 'sext' 'sext_ln1171_925' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2852 [1/1] (0.00ns)   --->   "%sext_ln1171_926 = sext i14 %trunc_ln717_1395"   --->   Operation 2852 'sext' 'sext_ln1171_926' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln717_341 = sext i13 %trunc_ln717_1396"   --->   Operation 2853 'sext' 'sext_ln717_341' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln717_342 = sext i14 %trunc_ln717_1398"   --->   Operation 2854 'sext' 'sext_ln717_342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2855 [1/1] (0.00ns)   --->   "%sext_ln1171_928 = sext i14 %trunc_ln717_1398"   --->   Operation 2855 'sext' 'sext_ln1171_928' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln717_343 = sext i12 %trunc_ln717_1399"   --->   Operation 2856 'sext' 'sext_ln717_343' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2857 [1/1] (0.00ns)   --->   "%sext_ln1171_929 = sext i10 %trunc_ln717_1400"   --->   Operation 2857 'sext' 'sext_ln1171_929' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln717_344 = sext i14 %trunc_ln717_1401"   --->   Operation 2858 'sext' 'sext_ln717_344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln1171_931 = sext i12 %trunc_ln717_1402"   --->   Operation 2859 'sext' 'sext_ln1171_931' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2860 [1/1] (0.00ns)   --->   "%sext_ln717_345 = sext i12 %trunc_ln717_1403"   --->   Operation 2860 'sext' 'sext_ln717_345' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln1171_932 = sext i12 %trunc_ln717_1403"   --->   Operation 2861 'sext' 'sext_ln1171_932' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln1171_933 = sext i12 %trunc_ln717_1404"   --->   Operation 2862 'sext' 'sext_ln1171_933' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2863 [1/1] (0.00ns)   --->   "%sext_ln1171_934 = sext i12 %trunc_ln717_1404"   --->   Operation 2863 'sext' 'sext_ln1171_934' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln717_346 = sext i11 %trunc_ln717_1406"   --->   Operation 2864 'sext' 'sext_ln717_346' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln1171_937 = sext i10 %trunc_ln717_1407"   --->   Operation 2865 'sext' 'sext_ln1171_937' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln1171_939 = sext i14 %trunc_ln717_1409"   --->   Operation 2866 'sext' 'sext_ln1171_939' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2867 [1/1] (1.30ns)   --->   "%sub_ln1171_755 = sub i9 0, i9 %sext_ln1171_415"   --->   Operation 2867 'sub' 'sub_ln1171_755' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2868 [1/1] (0.00ns)   --->   "%trunc_ln717_1411 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_755, i32 1, i32 8"   --->   Operation 2868 'partselect' 'trunc_ln717_1411' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln1171_940 = sext i8 %trunc_ln717_1411"   --->   Operation 2869 'sext' 'sext_ln1171_940' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln1171_941 = sext i11 %trunc_ln717_1412"   --->   Operation 2870 'sext' 'sext_ln1171_941' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln717_347 = sext i10 %trunc_ln717_1413"   --->   Operation 2871 'sext' 'sext_ln717_347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln1171_942 = sext i12 %trunc_ln717_1414"   --->   Operation 2872 'sext' 'sext_ln1171_942' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln712_625 = sext i14 %trunc_ln717_1415"   --->   Operation 2873 'sext' 'sext_ln712_625' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2874 [1/1] (0.80ns)   --->   "%xor_ln712 = xor i10 %sext_ln1171_173, i10 512"   --->   Operation 2874 'xor' 'xor_ln712' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2875 [1/1] (1.48ns)   --->   "%add_ln712_1823 = add i12 %sext_ln42_209, i12 %sext_ln717_256"   --->   Operation 2875 'add' 'add_ln712_1823' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln712_628 = sext i13 %add_ln712_1825"   --->   Operation 2876 'sext' 'sext_ln712_628' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1826 = add i15 %sext_ln1171_627, i15 %sext_ln1171_658"   --->   Operation 2877 'add' 'add_ln712_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2878 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1827 = add i15 %add_ln712_1826, i15 %sext_ln712_628"   --->   Operation 2878 'add' 'add_ln712_1827' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln712_630 = sext i14 %add_ln712_1829"   --->   Operation 2879 'sext' 'sext_ln712_630' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2880 [1/1] (0.00ns)   --->   "%sext_ln712_631 = sext i12 %add_ln712_1830"   --->   Operation 2880 'sext' 'sext_ln712_631' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2881 [1/1] (1.52ns)   --->   "%add_ln712_1831 = add i15 %sext_ln712_631, i15 %sext_ln712_630"   --->   Operation 2881 'add' 'add_ln712_1831' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2882 [1/1] (0.00ns)   --->   "%sext_ln712_633 = sext i14 %add_ln712_1832"   --->   Operation 2882 'sext' 'sext_ln712_633' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1833 = add i15 %sext_ln1171_883, i15 608"   --->   Operation 2883 'add' 'add_ln712_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2884 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1834 = add i15 %add_ln712_1833, i15 %sext_ln712_633"   --->   Operation 2884 'add' 'add_ln712_1834' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln712_635 = sext i13 %add_ln712_1837"   --->   Operation 2885 'sext' 'sext_ln712_635' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2886 [1/1] (1.53ns)   --->   "%add_ln712_1838 = add i14 %sext_ln712_635, i14 %sext_ln1171_538"   --->   Operation 2886 'add' 'add_ln712_1838' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1839 = add i13 %sext_ln1171_695, i13 %sext_ln1171_724"   --->   Operation 2887 'add' 'add_ln712_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2888 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1840 = add i13 %add_ln712_1839, i13 %sext_ln1171_660"   --->   Operation 2888 'add' 'add_ln712_1840' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2889 [1/1] (1.54ns)   --->   "%add_ln712_1842 = add i13 %sext_ln1171_854, i13 %sext_ln1171_884"   --->   Operation 2889 'add' 'add_ln712_1842' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_1845)   --->   "%xor_ln712_1 = xor i7 %mult_V_65, i7 64"   --->   Operation 2890 'xor' 'xor_ln712_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_1845)   --->   "%zext_ln712_707 = zext i7 %xor_ln712_1"   --->   Operation 2891 'zext' 'zext_ln712_707' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_1845)   --->   "%sext_ln712 = sext i8 %add_ln712_1844"   --->   Operation 2892 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2893 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln712_1845 = add i9 %sext_ln712, i9 %zext_ln712_707"   --->   Operation 2893 'add' 'add_ln712_1845' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2894 [1/1] (1.53ns)   --->   "%add_ln712_1848 = add i14 %sext_ln1171_454, i14 %sext_ln1171_464"   --->   Operation 2894 'add' 'add_ln712_1848' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2895 [1/1] (1.53ns)   --->   "%add_ln712_1849 = add i14 %sext_ln1171_521, i14 %sext_ln1171_554"   --->   Operation 2895 'add' 'add_ln712_1849' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2896 [1/1] (1.54ns)   --->   "%add_ln712_1852 = add i13 %sext_ln42_238, i13 %sext_ln1171_714"   --->   Operation 2896 'add' 'add_ln712_1852' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln712_647 = sext i14 %add_ln712_1855"   --->   Operation 2897 'sext' 'sext_ln712_647' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln712_648 = sext i14 %add_ln712_1856"   --->   Operation 2898 'sext' 'sext_ln712_648' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2899 [1/1] (1.52ns)   --->   "%add_ln712_1857 = add i15 %sext_ln712_648, i15 %sext_ln712_647"   --->   Operation 2899 'add' 'add_ln712_1857' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1858 = add i14 %sext_ln1171_849, i14 %sext_ln1171_890"   --->   Operation 2900 'add' 'add_ln712_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2901 [1/1] (0.00ns)   --->   "%zext_ln712_708 = zext i10 %add_ln712_1859"   --->   Operation 2901 'zext' 'zext_ln712_708' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2902 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1860 = add i14 %zext_ln712_708, i14 %add_ln712_1858"   --->   Operation 2902 'add' 'add_ln712_1860' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2903 [1/1] (1.48ns)   --->   "%add_ln712_1865 = add i12 %sext_ln1171_723, i12 %sext_ln1171_752"   --->   Operation 2903 'add' 'add_ln712_1865' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1868 = add i14 %sext_ln717_304, i14 %sext_ln1171_882"   --->   Operation 2904 'add' 'add_ln712_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2905 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1869 = add i14 %add_ln712_1868, i14 %sext_ln1171_785"   --->   Operation 2905 'add' 'add_ln712_1869' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1870 = add i14 %sext_ln1171_909, i14 1888"   --->   Operation 2906 'add' 'add_ln712_1870' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln712_654 = sext i8 %add_ln712_1871"   --->   Operation 2907 'sext' 'sext_ln712_654' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2908 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1872 = add i14 %sext_ln712_654, i14 %add_ln712_1870"   --->   Operation 2908 'add' 'add_ln712_1872' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2909 [1/1] (1.41ns)   --->   "%add_ln712_1875 = add i11 %sext_ln42_211, i11 %sext_ln1171_536"   --->   Operation 2909 'add' 'add_ln712_1875' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2910 [1/1] (0.00ns)   --->   "%sext_ln712_657 = sext i11 %add_ln712_1875"   --->   Operation 2910 'sext' 'sext_ln712_657' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2911 [1/1] (1.48ns)   --->   "%add_ln712_1876 = add i12 %sext_ln712_657, i12 %sext_ln717_254"   --->   Operation 2911 'add' 'add_ln712_1876' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2912 [1/1] (0.00ns)   --->   "%sext_ln712_661 = sext i11 %add_ln712_1880"   --->   Operation 2912 'sext' 'sext_ln712_661' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2913 [1/1] (1.54ns)   --->   "%add_ln712_1881 = add i13 %sext_ln712_661, i13 %sext_ln1171_724"   --->   Operation 2913 'add' 'add_ln712_1881' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2914 [1/1] (1.53ns)   --->   "%add_ln712_1882 = add i14 %sext_ln1171_910, i14 16320"   --->   Operation 2914 'add' 'add_ln712_1882' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2915 [1/1] (1.31ns)   --->   "%add_ln712_1883 = add i8 %sext_ln42_208, i8 %sext_ln42_284"   --->   Operation 2915 'add' 'add_ln712_1883' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2916 [1/1] (1.48ns)   --->   "%add_ln712_1890 = add i12 %sext_ln1171_623, i12 %sext_ln1171_690"   --->   Operation 2916 'add' 'add_ln712_1890' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln712_669 = sext i14 %add_ln712_1894"   --->   Operation 2917 'sext' 'sext_ln712_669' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln712_527 = sext i9 %add_ln712_1896"   --->   Operation 2918 'sext' 'sext_ln712_527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1897 = add i16 %sext_ln712_527, i16 %add_ln712_1895"   --->   Operation 2919 'add' 'add_ln712_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2920 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1898 = add i16 %add_ln712_1897, i16 %sext_ln712_669"   --->   Operation 2920 'add' 'add_ln712_1898' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2921 [1/1] (1.53ns)   --->   "%add_ln712_1903 = add i14 %sext_ln1171_624, i14 %sext_ln1171_691"   --->   Operation 2921 'add' 'add_ln712_1903' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln712_672 = sext i13 %add_ln712_1906"   --->   Operation 2922 'sext' 'sext_ln712_672' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln712_673 = sext i14 %add_ln712_1907"   --->   Operation 2923 'sext' 'sext_ln712_673' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2924 [1/1] (1.52ns)   --->   "%add_ln712_1908 = add i15 %sext_ln712_673, i15 %sext_ln712_672"   --->   Operation 2924 'add' 'add_ln712_1908' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2925 [1/1] (1.53ns)   --->   "%add_ln712_1909 = add i16 %sext_ln717_313, i16 %sext_ln717_323"   --->   Operation 2925 'add' 'add_ln712_1909' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2926 [1/1] (1.41ns)   --->   "%add_ln712_1910 = add i10 %sext_ln1171_912, i10 608"   --->   Operation 2926 'add' 'add_ln712_1910' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1914 = add i15 %sext_ln1171_375, i15 %sext_ln1171_502"   --->   Operation 2927 'add' 'add_ln712_1914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2928 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1915 = add i15 %add_ln712_1914, i15 %sext_ln1171_463"   --->   Operation 2928 'add' 'add_ln712_1915' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1916 = add i15 %sext_ln1171_572, i15 %sext_ln1171_625"   --->   Operation 2929 'add' 'add_ln712_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2930 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1917 = add i15 %add_ln712_1916, i15 %sext_ln1171_535"   --->   Operation 2930 'add' 'add_ln712_1917' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1919 = add i13 %sext_ln1171_692, i13 %sext_ln1171_728"   --->   Operation 2931 'add' 'add_ln712_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2932 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1920 = add i13 %add_ln712_1919, i13 %sext_ln1171_657"   --->   Operation 2932 'add' 'add_ln712_1920' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2933 [1/1] (1.53ns)   --->   "%add_ln712_1921 = add i14 %sext_ln1171_754, i14 %sext_ln1171_821"   --->   Operation 2933 'add' 'add_ln712_1921' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2934 [1/1] (1.52ns)   --->   "%add_ln712_1922 = add i15 %sext_ln1171_850, i15 %sext_ln1171_913"   --->   Operation 2934 'add' 'add_ln712_1922' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2935 [1/1] (1.53ns)   --->   "%add_ln712_1926 = add i14 %sext_ln1171_377, i14 %sext_ln1171_465"   --->   Operation 2935 'add' 'add_ln712_1926' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2936 [1/1] (1.53ns)   --->   "%add_ln712_1929 = add i14 %sext_ln1171_573, i14 %sext_ln42_231"   --->   Operation 2936 'add' 'add_ln712_1929' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2937 [1/1] (1.54ns)   --->   "%add_ln712_1930 = add i13 %sext_ln1171_622, i13 %sext_ln717_287"   --->   Operation 2937 'add' 'add_ln712_1930' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln712_684 = sext i14 %add_ln712_1933"   --->   Operation 2938 'sext' 'sext_ln712_684' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln712_685 = sext i12 %add_ln712_1934"   --->   Operation 2939 'sext' 'sext_ln712_685' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2940 [1/1] (1.52ns)   --->   "%add_ln712_1935 = add i15 %sext_ln712_685, i15 %sext_ln712_684"   --->   Operation 2940 'add' 'add_ln712_1935' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2941 [1/1] (1.53ns)   --->   "%add_ln712_1936 = add i14 %sext_ln1171_823, i14 %sext_ln1171_855"   --->   Operation 2941 'add' 'add_ln712_1936' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln712_688 = sext i15 %add_ln712_1937"   --->   Operation 2942 'sext' 'sext_ln712_688' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2943 [1/1] (1.53ns)   --->   "%add_ln712_1938 = add i16 %sext_ln712_688, i16 %sext_ln717_324"   --->   Operation 2943 'add' 'add_ln712_1938' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2944 [1/1] (1.53ns)   --->   "%add_ln712_1942 = add i14 %sext_ln1171_390, i14 %sext_ln1171_467"   --->   Operation 2944 'add' 'add_ln712_1942' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2945 [1/1] (1.53ns)   --->   "%add_ln712_1945 = add i14 %sext_ln1171_575, i14 %sext_ln1171_632"   --->   Operation 2945 'add' 'add_ln712_1945' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2946 [1/1] (1.52ns)   --->   "%add_ln712_1949 = add i15 %sext_ln717_292, i15 %sext_ln42_263"   --->   Operation 2946 'add' 'add_ln712_1949' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2947 [1/1] (1.52ns)   --->   "%add_ln712_1950 = add i15 %sext_ln1171_787, i15 %sext_ln1171_824"   --->   Operation 2947 'add' 'add_ln712_1950' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1952 = add i16 %sext_ln717_314, i16 %sext_ln717_325"   --->   Operation 2948 'add' 'add_ln712_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2949 [1/1] (0.00ns)   --->   "%sext_ln712_696 = sext i14 %add_ln712_1954"   --->   Operation 2949 'sext' 'sext_ln712_696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2950 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1955 = add i16 %sext_ln712_696, i16 %add_ln712_1952"   --->   Operation 2950 'add' 'add_ln712_1955' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2951 [1/1] (1.54ns)   --->   "%add_ln712_1958 = add i13 %sext_ln1171_430, i13 %sext_ln1171_469"   --->   Operation 2951 'add' 'add_ln712_1958' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2952 [1/1] (1.52ns)   --->   "%add_ln712_1961 = add i15 %sext_ln1171_576, i15 %sext_ln1171_602"   --->   Operation 2952 'add' 'add_ln712_1961' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2953 [1/1] (1.52ns)   --->   "%add_ln712_1962 = add i15 %sext_ln1171_633, i15 %sext_ln717_288"   --->   Operation 2953 'add' 'add_ln712_1962' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln712_701 = sext i14 %add_ln712_1965"   --->   Operation 2954 'sext' 'sext_ln712_701' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln712_702 = sext i14 %add_ln712_1966"   --->   Operation 2955 'sext' 'sext_ln712_702' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2956 [1/1] (1.52ns)   --->   "%add_ln712_1967 = add i15 %sext_ln712_702, i15 %sext_ln712_701"   --->   Operation 2956 'add' 'add_ln712_1967' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1968 = add i14 %sext_ln1171_885, i14 15520"   --->   Operation 2957 'add' 'add_ln712_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln712_704 = sext i8 %add_ln712_1969"   --->   Operation 2958 'sext' 'sext_ln712_704' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2959 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1970 = add i14 %sext_ln712_704, i14 %add_ln712_1968"   --->   Operation 2959 'add' 'add_ln712_1970' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2960 [1/1] (1.53ns)   --->   "%add_ln712_1975 = add i14 %sext_ln42_231, i14 %sext_ln1171_661"   --->   Operation 2960 'add' 'add_ln712_1975' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1980 = add i14 %sext_ln1171_826, i14 %sext_ln1171_886"   --->   Operation 2961 'add' 'add_ln712_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln712_710 = sext i12 %add_ln712_1981"   --->   Operation 2962 'sext' 'sext_ln712_710' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2963 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1982 = add i14 %sext_ln712_710, i14 %add_ln712_1980"   --->   Operation 2963 'add' 'add_ln712_1982' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2964 [1/1] (1.54ns)   --->   "%add_ln712_1985 = add i13 %sext_ln1171_472, i13 %sext_ln1171_505"   --->   Operation 2964 'add' 'add_ln712_1985' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2965 [1/1] (1.53ns)   --->   "%add_ln712_1987 = add i14 %sext_ln1171_542, i14 %sext_ln717_263"   --->   Operation 2965 'add' 'add_ln712_1987' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2966 [1/1] (1.53ns)   --->   "%add_ln712_1988 = add i14 %sext_ln1171_634, i14 %sext_ln1171_662"   --->   Operation 2966 'add' 'add_ln712_1988' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln712_718 = sext i14 %add_ln712_1991"   --->   Operation 2967 'sext' 'sext_ln712_718' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln712_719 = sext i13 %add_ln712_1992"   --->   Operation 2968 'sext' 'sext_ln712_719' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2969 [1/1] (1.52ns)   --->   "%add_ln712_1993 = add i15 %sext_ln712_719, i15 %sext_ln712_718"   --->   Operation 2969 'add' 'add_ln712_1993' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1994 = add i15 %sext_ln1171_858, i15 %sext_ln1171_887"   --->   Operation 2970 'add' 'add_ln712_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln712_721 = sext i13 %add_ln712_1995"   --->   Operation 2971 'sext' 'sext_ln712_721' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2972 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1996 = add i15 %sext_ln712_721, i15 %add_ln712_1994"   --->   Operation 2972 'add' 'add_ln712_1996' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2973 [1/1] (1.54ns)   --->   "%add_ln712_1999 = add i13 %sext_ln1171_474, i13 %sext_ln1171_507"   --->   Operation 2973 'add' 'add_ln712_1999' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2974 [1/1] (1.53ns)   --->   "%add_ln712_2000 = add i14 %sext_ln1171_543, i14 %sext_ln1171_577"   --->   Operation 2974 'add' 'add_ln712_2000' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2975 [1/1] (1.41ns)   --->   "%add_ln712_2002 = add i11 %sext_ln1171_603, i11 %sext_ln1171_663"   --->   Operation 2975 'add' 'add_ln712_2002' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2976 [1/1] (1.53ns)   --->   "%add_ln712_2003 = add i14 %sext_ln1171_699, i14 %sext_ln1171_732"   --->   Operation 2976 'add' 'add_ln712_2003' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2977 [1/1] (0.00ns)   --->   "%sext_ln712_729 = sext i14 %add_ln712_2006"   --->   Operation 2977 'sext' 'sext_ln712_729' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln712_730 = sext i14 %add_ln712_2007"   --->   Operation 2978 'sext' 'sext_ln712_730' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2979 [1/1] (1.52ns)   --->   "%add_ln712_2008 = add i15 %sext_ln712_730, i15 %sext_ln712_729"   --->   Operation 2979 'add' 'add_ln712_2008' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2009 = add i15 %sext_ln1171_888, i15 %sext_ln1171_918"   --->   Operation 2980 'add' 'add_ln712_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2981 [1/1] (0.00ns)   --->   "%zext_ln712_714 = zext i10 %add_ln712_2010"   --->   Operation 2981 'zext' 'zext_ln712_714' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2982 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2011 = add i15 %zext_ln712_714, i15 %add_ln712_2009"   --->   Operation 2982 'add' 'add_ln712_2011' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2983 [1/1] (1.52ns)   --->   "%add_ln712_2014 = add i15 %sext_ln1171_434, i15 %sext_ln1171_475"   --->   Operation 2983 'add' 'add_ln712_2014' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2984 [1/1] (1.52ns)   --->   "%add_ln712_2015 = add i15 %sext_ln1171_508, i15 %sext_ln1171_544"   --->   Operation 2984 'add' 'add_ln712_2015' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2985 [1/1] (1.53ns)   --->   "%add_ln712_2017 = add i14 %sext_ln1171_578, i14 %sext_ln1171_605"   --->   Operation 2985 'add' 'add_ln712_2017' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2986 [1/1] (1.54ns)   --->   "%add_ln712_2018 = add i13 %sext_ln1171_635, i13 %sext_ln717_289"   --->   Operation 2986 'add' 'add_ln712_2018' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln712_738 = sext i14 %add_ln712_2021"   --->   Operation 2987 'sext' 'sext_ln712_738' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2988 [1/1] (0.00ns)   --->   "%sext_ln712_739 = sext i12 %add_ln712_2022"   --->   Operation 2988 'sext' 'sext_ln712_739' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2989 [1/1] (1.52ns)   --->   "%add_ln712_2023 = add i15 %sext_ln712_739, i15 %sext_ln712_738"   --->   Operation 2989 'add' 'add_ln712_2023' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2990 [1/1] (1.53ns)   --->   "%add_ln712_2024 = add i14 %sext_ln1171_860, i14 %sext_ln1171_889"   --->   Operation 2990 'add' 'add_ln712_2024' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2991 [1/1] (1.52ns)   --->   "%add_ln712_2025 = add i15 %sext_ln1171_919, i15 32416"   --->   Operation 2991 'add' 'add_ln712_2025' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2992 [1/1] (1.53ns)   --->   "%add_ln712_2029 = add i14 %sext_ln1171_476, i14 %sext_ln1171_545"   --->   Operation 2992 'add' 'add_ln712_2029' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2993 [1/1] (1.54ns)   --->   "%add_ln712_2031 = add i13 %sext_ln1171_637, i13 %sext_ln1171_660"   --->   Operation 2993 'add' 'add_ln712_2031' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln712_747 = sext i12 %add_ln712_2034"   --->   Operation 2994 'sext' 'sext_ln712_747' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2995 [1/1] (1.54ns)   --->   "%add_ln712_2035 = add i13 %sext_ln712_747, i13 %sext_ln1171_309"   --->   Operation 2995 'add' 'add_ln712_2035' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2036 = add i14 %sext_ln1171_793, i14 %sext_ln1171_890"   --->   Operation 2996 'add' 'add_ln712_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2997 [1/1] (0.00ns)   --->   "%zext_ln712_715 = zext i12 %add_ln712_2037"   --->   Operation 2997 'zext' 'zext_ln712_715' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2998 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2038 = add i14 %zext_ln712_715, i14 %add_ln712_2036"   --->   Operation 2998 'add' 'add_ln712_2038' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2999 [1/1] (1.53ns)   --->   "%add_ln712_2041 = add i14 %sext_ln1171_361, i14 %sext_ln1171_477"   --->   Operation 2999 'add' 'add_ln712_2041' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3000 [1/1] (1.52ns)   --->   "%add_ln712_2042 = add i15 %sext_ln1171_509, i15 %sext_ln1171_534"   --->   Operation 3000 'add' 'add_ln712_2042' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3001 [1/1] (1.52ns)   --->   "%add_ln712_2044 = add i15 %sext_ln42_221, i15 %sext_ln1171_604"   --->   Operation 3001 'add' 'add_ln712_2044' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3002 [1/1] (1.52ns)   --->   "%add_ln712_2045 = add i15 %sext_ln1171_640, i15 %sext_ln1171_664"   --->   Operation 3002 'add' 'add_ln712_2045' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3003 [1/1] (0.00ns)   --->   "%sext_ln712_755 = sext i14 %add_ln712_2048"   --->   Operation 3003 'sext' 'sext_ln712_755' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3004 [1/1] (0.00ns)   --->   "%sext_ln712_756 = sext i14 %add_ln712_2049"   --->   Operation 3004 'sext' 'sext_ln712_756' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3005 [1/1] (1.52ns)   --->   "%add_ln712_2050 = add i15 %sext_ln712_756, i15 %sext_ln712_755"   --->   Operation 3005 'add' 'add_ln712_2050' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3006 [1/1] (1.52ns)   --->   "%add_ln712_2051 = add i15 %sext_ln1171_862, i15 %sext_ln1171_891"   --->   Operation 3006 'add' 'add_ln712_2051' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3007 [1/1] (1.52ns)   --->   "%add_ln712_2052 = add i15 %sext_ln1171_914, i15 192"   --->   Operation 3007 'add' 'add_ln712_2052' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3008 [1/1] (1.54ns)   --->   "%add_ln712_2058 = add i13 %sext_ln1171_643, i13 %sext_ln1171_665"   --->   Operation 3008 'add' 'add_ln712_2058' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3009 [1/1] (1.54ns)   --->   "%add_ln712_2059 = add i13 %sext_ln1171_704, i13 %sext_ln1171_765"   --->   Operation 3009 'add' 'add_ln712_2059' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2064 = add i14 %sext_ln1171_892, i14 %sext_ln1171_921"   --->   Operation 3010 'add' 'add_ln712_2064' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln712_765 = sext i9 %add_ln712_2065"   --->   Operation 3011 'sext' 'sext_ln712_765' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3012 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2066 = add i14 %sext_ln712_765, i14 %add_ln712_2064"   --->   Operation 3012 'add' 'add_ln712_2066' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3013 [1/1] (1.54ns)   --->   "%add_ln712_2069 = add i13 %sext_ln1171_440, i13 %sext_ln1171_478"   --->   Operation 3013 'add' 'add_ln712_2069' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3014 [1/1] (1.54ns)   --->   "%add_ln712_2073 = add i13 %sext_ln1171_643, i13 %sext_ln1171_667"   --->   Operation 3014 'add' 'add_ln712_2073' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3015 [1/1] (1.53ns)   --->   "%add_ln712_2076 = add i14 %sext_ln1171_705, i14 %sext_ln1171_730"   --->   Operation 3015 'add' 'add_ln712_2076' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3016 [1/1] (1.52ns)   --->   "%add_ln712_2077 = add i15 %sext_ln1171_766, i15 %sext_ln1171_830"   --->   Operation 3016 'add' 'add_ln712_2077' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2079 = add i15 %sext_ln1171_853, i15 %sext_ln1171_893"   --->   Operation 3017 'add' 'add_ln712_2079' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln712_775 = sext i13 %add_ln712_2081"   --->   Operation 3018 'sext' 'sext_ln712_775' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3019 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2082 = add i15 %sext_ln712_775, i15 %add_ln712_2079"   --->   Operation 3019 'add' 'add_ln712_2082' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3020 [1/1] (1.53ns)   --->   "%add_ln712_2085 = add i14 %sext_ln1171_441, i14 %sext_ln1171_462"   --->   Operation 3020 'add' 'add_ln712_2085' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3021 [1/1] (1.54ns)   --->   "%add_ln712_2089 = add i13 %sext_ln1171_644, i13 %sext_ln1171_668"   --->   Operation 3021 'add' 'add_ln712_2089' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3022 [1/1] (0.00ns)   --->   "%sext_ln712_781 = sext i13 %add_ln712_2092"   --->   Operation 3022 'sext' 'sext_ln712_781' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2093 = add i14 %sext_ln1171_795, i14 %sext_ln1171_832"   --->   Operation 3023 'add' 'add_ln712_2093' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3024 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2094 = add i14 %add_ln712_2093, i14 %sext_ln712_781"   --->   Operation 3024 'add' 'add_ln712_2094' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3025 [1/1] (1.53ns)   --->   "%add_ln712_2095 = add i16 %sext_ln717_315, i16 %sext_ln717_326"   --->   Operation 3025 'add' 'add_ln712_2095' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3026 [1/1] (1.36ns)   --->   "%add_ln712_2096 = add i10 %sext_ln1171_912, i10 224"   --->   Operation 3026 'add' 'add_ln712_2096' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3027 [1/1] (1.53ns)   --->   "%add_ln712_2100 = add i14 %sext_ln1171_442, i14 %sext_ln1171_476"   --->   Operation 3027 'add' 'add_ln712_2100' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3028 [1/1] (1.54ns)   --->   "%add_ln712_2101 = add i13 %sext_ln1171_515, i13 %sext_ln1171_549"   --->   Operation 3028 'add' 'add_ln712_2101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3029 [1/1] (1.54ns)   --->   "%add_ln712_2103 = add i13 %sext_ln42_222, i13 %sext_ln717_272"   --->   Operation 3029 'add' 'add_ln712_2103' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3030 [1/1] (0.00ns)   --->   "%sext_ln712_789 = sext i14 %add_ln712_2107"   --->   Operation 3030 'sext' 'sext_ln712_789' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln712_790 = sext i14 %add_ln712_2108"   --->   Operation 3031 'sext' 'sext_ln712_790' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3032 [1/1] (1.52ns)   --->   "%add_ln712_2109 = add i15 %sext_ln712_790, i15 %sext_ln712_789"   --->   Operation 3032 'add' 'add_ln712_2109' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2110 = add i15 %sext_ln1171_865, i15 %sext_ln1171_894"   --->   Operation 3033 'add' 'add_ln712_2110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3034 [1/1] (0.00ns)   --->   "%sext_ln712_792 = sext i14 %add_ln712_2111"   --->   Operation 3034 'sext' 'sext_ln712_792' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3035 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2112 = add i15 %sext_ln712_792, i15 %add_ln712_2110"   --->   Operation 3035 'add' 'add_ln712_2112' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3036 [1/1] (1.54ns)   --->   "%add_ln712_2117 = add i13 %sext_ln42_244, i13 %sext_ln1171_707"   --->   Operation 3036 'add' 'add_ln712_2117' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2120 = add i14 %sext_ln1171_764, i14 %sext_ln1171_798"   --->   Operation 3037 'add' 'add_ln712_2120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3038 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2121 = add i14 %add_ln712_2120, i14 %sext_ln1171_726"   --->   Operation 3038 'add' 'add_ln712_2121' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2122 = add i14 %sext_ln1171_867, i14 %sext_ln1171_895"   --->   Operation 3039 'add' 'add_ln712_2122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln712_798 = sext i12 %add_ln712_2123"   --->   Operation 3040 'sext' 'sext_ln712_798' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3041 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2124 = add i14 %sext_ln712_798, i14 %add_ln712_2122"   --->   Operation 3041 'add' 'add_ln712_2124' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2127 = add i15 %sext_ln1171_481, i15 %sext_ln1171_517"   --->   Operation 3042 'add' 'add_ln712_2127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3043 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2128 = add i15 %add_ln712_2127, i15 %sext_ln1171_443"   --->   Operation 3043 'add' 'add_ln712_2128' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3044 [1/1] (1.54ns)   --->   "%add_ln712_2129 = add i13 %sext_ln1171_606, i13 %sext_ln1171_626"   --->   Operation 3044 'add' 'add_ln712_2129' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3045 [1/1] (1.54ns)   --->   "%add_ln712_2130 = add i13 %sext_ln717_290, i13 %sext_ln717_293"   --->   Operation 3045 'add' 'add_ln712_2130' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln712_805 = sext i13 %add_ln712_2133"   --->   Operation 3046 'sext' 'sext_ln712_805' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2134 = add i15 %sext_ln1171_834, i15 %sext_ln1171_896"   --->   Operation 3047 'add' 'add_ln712_2134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3048 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2135 = add i15 %add_ln712_2134, i15 %sext_ln712_805"   --->   Operation 3048 'add' 'add_ln712_2135' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2136 = add i15 %sext_ln1171_925, i15 96"   --->   Operation 3049 'add' 'add_ln712_2136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln712_807 = sext i8 %add_ln712_2137"   --->   Operation 3050 'sext' 'sext_ln712_807' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3051 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2138 = add i15 %sext_ln712_807, i15 %add_ln712_2136"   --->   Operation 3051 'add' 'add_ln712_2138' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2141 = add i14 %sext_ln1171_444, i14 %sext_ln1171_482"   --->   Operation 3052 'add' 'add_ln712_2141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln712_809 = sext i11 %add_ln712_2142"   --->   Operation 3053 'sext' 'sext_ln712_809' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3054 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2143 = add i14 %sext_ln712_809, i14 %add_ln712_2141"   --->   Operation 3054 'add' 'add_ln712_2143' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln712_811 = sext i11 %add_ln712_2144"   --->   Operation 3055 'sext' 'sext_ln712_811' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln712_812 = sext i13 %add_ln712_2145"   --->   Operation 3056 'sext' 'sext_ln712_812' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3057 [1/1] (1.53ns)   --->   "%add_ln712_2146 = add i14 %sext_ln712_812, i14 %sext_ln712_811"   --->   Operation 3057 'add' 'add_ln712_2146' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3058 [1/1] (0.00ns)   --->   "%sext_ln712_815 = sext i14 %add_ln712_2148"   --->   Operation 3058 'sext' 'sext_ln712_815' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln712_816 = sext i14 %add_ln712_2149"   --->   Operation 3059 'sext' 'sext_ln712_816' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3060 [1/1] (1.52ns)   --->   "%add_ln712_2150 = add i15 %sext_ln712_816, i15 %sext_ln712_815"   --->   Operation 3060 'add' 'add_ln712_2150' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3061 [1/1] (1.53ns)   --->   "%add_ln712_2151 = add i14 %sext_ln1171_835, i14 %sext_ln1171_868"   --->   Operation 3061 'add' 'add_ln712_2151' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3062 [1/1] (1.52ns)   --->   "%add_ln712_2152 = add i15 %sext_ln1171_926, i15 192"   --->   Operation 3062 'add' 'add_ln712_2152' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3063 [1/1] (1.53ns)   --->   "%add_ln712_2157 = add i14 %sext_ln1171_445, i14 %sext_ln1171_468"   --->   Operation 3063 'add' 'add_ln712_2157' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3064 [1/1] (1.54ns)   --->   "%add_ln712_2160 = add i13 %sext_ln1171_607, i13 %sext_ln1171_645"   --->   Operation 3064 'add' 'add_ln712_2160' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3065 [1/1] (1.54ns)   --->   "%add_ln712_2161 = add i13 %sext_ln1171_670, i13 %sext_ln717_294"   --->   Operation 3065 'add' 'add_ln712_2161' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3066 [1/1] (1.52ns)   --->   "%add_ln712_2164 = add i15 %sext_ln1171_770, i15 %sext_ln1171_800"   --->   Operation 3066 'add' 'add_ln712_2164' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3067 [1/1] (1.52ns)   --->   "%add_ln712_2165 = add i15 %sext_ln42_280, i15 %sext_ln717_317"   --->   Operation 3067 'add' 'add_ln712_2165' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2167 = add i16 %sext_ln717_328, i16 %sext_ln717_341"   --->   Operation 3068 'add' 'add_ln712_2167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln712_711 = zext i10 %add_ln712_2168"   --->   Operation 3069 'zext' 'zext_ln712_711' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3070 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2169 = add i16 %zext_ln712_711, i16 %add_ln712_2167"   --->   Operation 3070 'add' 'add_ln712_2169' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3071 [1/1] (1.53ns)   --->   "%add_ln712_2172 = add i14 %sext_ln42_206, i14 %sext_ln1171_582"   --->   Operation 3071 'add' 'add_ln712_2172' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2173 = add i14 %sext_ln1171_671, i14 %sext_ln1171_703"   --->   Operation 3072 'add' 'add_ln712_2173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3073 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2174 = add i14 %add_ln712_2173, i14 %sext_ln1171_609"   --->   Operation 3073 'add' 'add_ln712_2174' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln712_830 = sext i12 %add_ln712_2176"   --->   Operation 3074 'sext' 'sext_ln712_830' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2178 = add i14 %add_ln712_2177, i14 %sext_ln42_286"   --->   Operation 3075 'add' 'add_ln712_2178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3076 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2179 = add i14 %add_ln712_2178, i14 %sext_ln712_830"   --->   Operation 3076 'add' 'add_ln712_2179' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3077 [1/1] (1.53ns)   --->   "%add_ln712_2183 = add i14 %sext_ln1171_611, i14 %sext_ln1171_646"   --->   Operation 3077 'add' 'add_ln712_2183' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3078 [1/1] (1.52ns)   --->   "%add_ln712_2184 = add i15 %sext_ln1171_672, i15 %sext_ln1171_708"   --->   Operation 3078 'add' 'add_ln712_2184' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3079 [1/1] (1.53ns)   --->   "%add_ln712_2189 = add i16 %sext_ln717_326, i16 %sext_ln717_342"   --->   Operation 3079 'add' 'add_ln712_2189' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3080 [1/1] (1.36ns)   --->   "%add_ln712_2190 = add i9 %sext_ln717_184, i9 224"   --->   Operation 3080 'add' 'add_ln712_2190' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3081 [1/1] (1.54ns)   --->   "%add_ln712_2194 = add i13 %sext_ln1171_431, i13 %sext_ln1171_484"   --->   Operation 3081 'add' 'add_ln712_2194' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3082 [1/1] (1.53ns)   --->   "%add_ln712_2198 = add i14 %sext_ln1171_647, i14 %sext_ln1171_673"   --->   Operation 3082 'add' 'add_ln712_2198' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3083 [1/1] (1.53ns)   --->   "%add_ln712_2201 = add i14 %sext_ln42_251, i14 %sext_ln1171_737"   --->   Operation 3083 'add' 'add_ln712_2201' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3084 [1/1] (1.52ns)   --->   "%add_ln712_2202 = add i15 %sext_ln717_297, i15 %sext_ln1171_801"   --->   Operation 3084 'add' 'add_ln712_2202' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2204 = add i15 %sext_ln1171_836, i15 %sext_ln1171_897"   --->   Operation 3085 'add' 'add_ln712_2204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3086 [1/1] (0.00ns)   --->   "%sext_ln712_839 = sext i13 %add_ln712_2205"   --->   Operation 3086 'sext' 'sext_ln712_839' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3087 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2206 = add i15 %sext_ln712_839, i15 %add_ln712_2204"   --->   Operation 3087 'add' 'add_ln712_2206' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2209 = add i15 %sext_ln1171_584, i15 %sext_ln1171_648"   --->   Operation 3088 'add' 'add_ln712_2209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3089 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2210 = add i15 %add_ln712_2209, i15 %sext_ln1171_506"   --->   Operation 3089 'add' 'add_ln712_2210' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3090 [1/1] (0.00ns)   --->   "%sext_ln712_842 = sext i13 %add_ln712_2211"   --->   Operation 3090 'sext' 'sext_ln712_842' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln712_843 = sext i13 %add_ln712_2212"   --->   Operation 3091 'sext' 'sext_ln712_843' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3092 [1/1] (1.53ns)   --->   "%add_ln712_2213 = add i14 %sext_ln712_843, i14 %sext_ln712_842"   --->   Operation 3092 'add' 'add_ln712_2213' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2216 = add i15 %add_ln712_2215, i15 %sext_ln1171_853"   --->   Operation 3093 'add' 'add_ln712_2216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln712_845 = sext i11 %add_ln712_2219"   --->   Operation 3094 'sext' 'sext_ln712_845' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3095 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2220 = add i15 %sext_ln712_845, i15 %add_ln712_2216"   --->   Operation 3095 'add' 'add_ln712_2220' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3096 [1/1] (1.52ns)   --->   "%add_ln712_2222 = add i15 %sext_ln1171_446, i15 %sext_ln1171_486"   --->   Operation 3096 'add' 'add_ln712_2222' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3097 [1/1] (1.52ns)   --->   "%add_ln712_2223 = add i15 %sext_ln1171_518, i15 %sext_ln1171_552"   --->   Operation 3097 'add' 'add_ln712_2223' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3098 [1/1] (1.48ns)   --->   "%add_ln712_2226 = add i12 %sext_ln1171_649, i12 %sext_ln1171_674"   --->   Operation 3098 'add' 'add_ln712_2226' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3099 [1/1] (1.53ns)   --->   "%add_ln712_2229 = add i14 %sext_ln42_253, i14 %sext_ln1171_738"   --->   Operation 3099 'add' 'add_ln712_2229' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3100 [1/1] (1.52ns)   --->   "%add_ln712_2230 = add i15 %sext_ln1171_772, i15 %sext_ln1171_838"   --->   Operation 3100 'add' 'add_ln712_2230' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2232 = add i16 %sext_ln717_318, i16 %sext_ln717_329"   --->   Operation 3101 'add' 'add_ln712_2232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln712_713 = zext i11 %add_ln712_2233"   --->   Operation 3102 'zext' 'zext_ln712_713' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3103 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2234 = add i16 %zext_ln712_713, i16 %add_ln712_2232"   --->   Operation 3103 'add' 'add_ln712_2234' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3104 [1/1] (1.53ns)   --->   "%add_ln712_2237 = add i14 %sext_ln1171_448, i14 %sext_ln1171_480"   --->   Operation 3104 'add' 'add_ln712_2237' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3105 [1/1] (1.52ns)   --->   "%add_ln712_2238 = add i15 %sext_ln1171_519, i15 %sext_ln1171_541"   --->   Operation 3105 'add' 'add_ln712_2238' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3106 [1/1] (1.41ns)   --->   "%add_ln712_2241 = add i11 %sext_ln1171_659, i11 %sext_ln1171_694"   --->   Operation 3106 'add' 'add_ln712_2241' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3107 [1/1] (1.52ns)   --->   "%add_ln712_2245 = add i15 %sext_ln1171_831, i15 %sext_ln1171_850"   --->   Operation 3107 'add' 'add_ln712_2245' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2247 = add i14 %sext_ln1171_899, i14 %sext_ln1171_929"   --->   Operation 3108 'add' 'add_ln712_2247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3109 [1/1] (0.00ns)   --->   "%zext_ln712_716 = zext i9 %add_ln712_2248"   --->   Operation 3109 'zext' 'zext_ln712_716' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3110 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2249 = add i14 %zext_ln712_716, i14 %add_ln712_2247"   --->   Operation 3110 'add' 'add_ln712_2249' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3111 [1/1] (1.53ns)   --->   "%add_ln712_2255 = add i14 %sext_ln1171_614, i14 %sext_ln1171_666"   --->   Operation 3111 'add' 'add_ln712_2255' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln712_861 = sext i14 %add_ln712_2258"   --->   Operation 3112 'sext' 'sext_ln712_861' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3113 [1/1] (1.52ns)   --->   "%add_ln712_2259 = add i15 %sext_ln712_861, i15 %sext_ln1171_739"   --->   Operation 3113 'add' 'add_ln712_2259' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3114 [1/1] (1.53ns)   --->   "%add_ln712_2260 = add i14 %sext_ln42_281, i14 %sext_ln1171_870"   --->   Operation 3114 'add' 'add_ln712_2260' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3115 [1/1] (1.52ns)   --->   "%add_ln712_2261 = add i15 %sext_ln42_287, i15 %sext_ln1171_915"   --->   Operation 3115 'add' 'add_ln712_2261' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2265 = add i13 %sext_ln1171_520, i13 %sext_ln1171_553"   --->   Operation 3116 'add' 'add_ln712_2265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3117 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2266 = add i13 %add_ln712_2265, i13 %sext_ln42_205"   --->   Operation 3117 'add' 'add_ln712_2266' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3118 [1/1] (1.53ns)   --->   "%add_ln712_2267 = add i14 %sext_ln717_267, i14 %sext_ln1171_615"   --->   Operation 3118 'add' 'add_ln712_2267' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3119 [1/1] (1.53ns)   --->   "%add_ln712_2268 = add i14 %sext_ln1171_271, i14 %sext_ln1171_675"   --->   Operation 3119 'add' 'add_ln712_2268' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3120 [1/1] (1.53ns)   --->   "%add_ln712_2271 = add i14 %sext_ln1171_726, i14 %sext_ln1171_775"   --->   Operation 3120 'add' 'add_ln712_2271' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3121 [1/1] (1.53ns)   --->   "%add_ln712_2272 = add i14 %sext_ln1171_807, i14 %sext_ln1171_871"   --->   Operation 3121 'add' 'add_ln712_2272' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2274 = add i16 %sext_ln717_326, i16 %sext_ln717_344"   --->   Operation 3122 'add' 'add_ln712_2274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln712_535 = sext i10 %add_ln712_2275"   --->   Operation 3123 'sext' 'sext_ln712_535' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3124 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2276 = add i16 %sext_ln712_535, i16 %add_ln712_2274"   --->   Operation 3124 'add' 'add_ln712_2276' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3125 [1/1] (1.54ns)   --->   "%add_ln712_2279 = add i13 %sext_ln1171_472, i13 %sext_ln42_214"   --->   Operation 3125 'add' 'add_ln712_2279' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3126 [1/1] (1.53ns)   --->   "%add_ln712_2281 = add i14 %sext_ln1171_554, i14 %sext_ln717_267"   --->   Operation 3126 'add' 'add_ln712_2281' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3127 [1/1] (1.54ns)   --->   "%add_ln712_2285 = add i13 %sext_ln1171_676, i13 %sext_ln1171_740"   --->   Operation 3127 'add' 'add_ln712_2285' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3128 [1/1] (1.52ns)   --->   "%add_ln712_2286 = add i15 %sext_ln1171_808, i15 %sext_ln1171_931"   --->   Operation 3128 'add' 'add_ln712_2286' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2288 = add i10 %sext_ln1171_365, i10 416"   --->   Operation 3129 'add' 'add_ln712_2288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln712_536 = sext i9 %add_ln712_2289"   --->   Operation 3130 'sext' 'sext_ln712_536' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3131 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_2290 = add i10 %sext_ln712_536, i10 %add_ln712_2288"   --->   Operation 3131 'add' 'add_ln712_2290' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2293 = add i12 %sext_ln1171_555, i12 %sext_ln42_225"   --->   Operation 3132 'add' 'add_ln712_2293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3133 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2294 = add i12 %add_ln712_2293, i12 %sext_ln1171_483"   --->   Operation 3133 'add' 'add_ln712_2294' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3134 [1/1] (1.54ns)   --->   "%add_ln712_2295 = add i13 %sext_ln1171_670, i13 %sext_ln1171_741"   --->   Operation 3134 'add' 'add_ln712_2295' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln712_881 = sext i11 %add_ln712_2298"   --->   Operation 3135 'sext' 'sext_ln712_881' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2299 = add i14 %sext_ln712_881, i14 %sext_ln1171_776"   --->   Operation 3136 'add' 'add_ln712_2299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3137 [1/1] (0.00ns)   --->   "%zext_ln712_720 = zext i12 %add_ln712_2301"   --->   Operation 3137 'zext' 'zext_ln712_720' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3138 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2302 = add i14 %zext_ln712_720, i14 %add_ln712_2299"   --->   Operation 3138 'add' 'add_ln712_2302' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3139 [1/1] (1.53ns)   --->   "%add_ln712_2304 = add i14 %sext_ln1171_521, i14 %sext_ln1171_473"   --->   Operation 3139 'add' 'add_ln712_2304' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3140 [1/1] (1.53ns)   --->   "%add_ln712_2305 = add i14 %sext_ln1171_617, i14 %sext_ln1171_677"   --->   Operation 3140 'add' 'add_ln712_2305' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2310 = add i16 %sext_ln717_326, i16 %sext_ln717_343"   --->   Operation 3141 'add' 'add_ln712_2310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3142 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2311 = add i16 %add_ln712_2310, i16 %sext_ln717_301"   --->   Operation 3142 'add' 'add_ln712_2311' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2314 = add i14 %sext_ln1171_556, i14 %sext_ln1171_586"   --->   Operation 3143 'add' 'add_ln712_2314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3144 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2315 = add i14 %add_ln712_2314, i14 %sext_ln1171_439"   --->   Operation 3144 'add' 'add_ln712_2315' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln712_890 = sext i14 %add_ln712_2316"   --->   Operation 3145 'sext' 'sext_ln712_890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3146 [1/1] (1.52ns)   --->   "%add_ln712_2317 = add i15 %sext_ln712_890, i15 %sext_ln1171_678"   --->   Operation 3146 'add' 'add_ln712_2317' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln712_892 = sext i13 %add_ln712_2319"   --->   Operation 3147 'sext' 'sext_ln712_892' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3148 [1/1] (1.53ns)   --->   "%add_ln712_2320 = add i14 %sext_ln712_892, i14 %sext_ln1171_777"   --->   Operation 3148 'add' 'add_ln712_2320' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3149 [1/1] (1.53ns)   --->   "%add_ln712_2321 = add i16 %sext_ln717_330, i16 %sext_ln717_345"   --->   Operation 3149 'add' 'add_ln712_2321' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3150 [1/1] (1.30ns)   --->   "%add_ln712_2322 = add i9 %sext_ln717_280, i9 448"   --->   Operation 3150 'add' 'add_ln712_2322' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3151 [1/1] (1.54ns)   --->   "%add_ln712_2328 = add i13 %sext_ln1171_639, i13 %sext_ln1171_679"   --->   Operation 3151 'add' 'add_ln712_2328' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln712_897 = sext i13 %add_ln712_2331"   --->   Operation 3152 'sext' 'sext_ln712_897' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3153 [1/1] (1.53ns)   --->   "%add_ln712_2332 = add i14 %sext_ln712_897, i14 %sext_ln717_291"   --->   Operation 3153 'add' 'add_ln712_2332' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3154 [1/1] (0.00ns)   --->   "%sext_ln712_899 = sext i14 %add_ln712_2333"   --->   Operation 3154 'sext' 'sext_ln712_899' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2334 = add i15 %sext_ln1171_900, i15 %sext_ln1171_934"   --->   Operation 3155 'add' 'add_ln712_2334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3156 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2335 = add i15 %add_ln712_2334, i15 %sext_ln712_899"   --->   Operation 3156 'add' 'add_ln712_2335' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2338 = add i12 %sext_ln1171_489, i12 %sext_ln1171_513"   --->   Operation 3157 'add' 'add_ln712_2338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3158 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2339 = add i12 %add_ln712_2338, i12 %sext_ln42_204"   --->   Operation 3158 'add' 'add_ln712_2339' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3159 [1/1] (1.52ns)   --->   "%add_ln712_2340 = add i15 %sext_ln1171_558, i15 %sext_ln1171_587"   --->   Operation 3159 'add' 'add_ln712_2340' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3160 [1/1] (1.53ns)   --->   "%add_ln712_2341 = add i14 %sext_ln1171_641, i14 %sext_ln1171_671"   --->   Operation 3160 'add' 'add_ln712_2341' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3161 [1/1] (0.00ns)   --->   "%sext_ln712_904 = sext i12 %add_ln712_2344"   --->   Operation 3161 'sext' 'sext_ln712_904' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2345 = add i15 %sext_ln1171_810, i15 %sext_ln1171_841"   --->   Operation 3162 'add' 'add_ln712_2345' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3163 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2346 = add i15 %add_ln712_2345, i15 %sext_ln712_904"   --->   Operation 3163 'add' 'add_ln712_2346' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3164 [1/1] (1.52ns)   --->   "%add_ln712_2347 = add i15 %sext_ln1171_872, i15 %sext_ln717_331"   --->   Operation 3164 'add' 'add_ln712_2347' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3165 [1/1] (1.52ns)   --->   "%add_ln712_2348 = add i15 %sext_ln1171_928, i15 992"   --->   Operation 3165 'add' 'add_ln712_2348' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3166 [1/1] (1.52ns)   --->   "%add_ln712_2352 = add i15 %sext_ln1171_434, i15 %sext_ln42_210"   --->   Operation 3166 'add' 'add_ln712_2352' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3167 [1/1] (1.52ns)   --->   "%add_ln712_2353 = add i15 %sext_ln1171_516, i15 %sext_ln42_218"   --->   Operation 3167 'add' 'add_ln712_2353' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3168 [1/1] (1.54ns)   --->   "%add_ln712_2356 = add i13 %sext_ln1171_272, i13 %sext_ln717_287"   --->   Operation 3168 'add' 'add_ln712_2356' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3169 [1/1] (1.52ns)   --->   "%add_ln712_2359 = add i15 %sext_ln1171_700, i15 %sext_ln1171_745"   --->   Operation 3169 'add' 'add_ln712_2359' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3170 [1/1] (1.53ns)   --->   "%add_ln712_2360 = add i14 %sext_ln1171_779, i14 %sext_ln1171_842"   --->   Operation 3170 'add' 'add_ln712_2360' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3171 [1/1] (0.00ns)   --->   "%sext_ln712_913 = sext i14 %add_ln712_2362"   --->   Operation 3171 'sext' 'sext_ln712_913' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln712_914 = sext i14 %add_ln712_2363"   --->   Operation 3172 'sext' 'sext_ln712_914' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3173 [1/1] (1.52ns)   --->   "%add_ln712_2364 = add i15 %sext_ln712_914, i15 %sext_ln712_913"   --->   Operation 3173 'add' 'add_ln712_2364' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3174 [1/1] (1.52ns)   --->   "%add_ln712_2368 = add i15 %sext_ln1171_535, i15 %sext_ln1171_588"   --->   Operation 3174 'add' 'add_ln712_2368' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln712_917 = sext i11 %add_ln712_2370"   --->   Operation 3175 'sext' 'sext_ln712_917' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2371 = add i13 %sext_ln1171_711, i13 %sext_ln1171_740"   --->   Operation 3176 'add' 'add_ln712_2371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3177 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2372 = add i13 %add_ln712_2371, i13 %sext_ln712_917"   --->   Operation 3177 'add' 'add_ln712_2372' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3178 [1/1] (0.00ns)   --->   "%sext_ln712_919 = sext i12 %add_ln712_2374"   --->   Operation 3178 'sext' 'sext_ln712_919' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2375 = add i14 %sext_ln1171_829, i14 %sext_ln1171_873"   --->   Operation 3179 'add' 'add_ln712_2375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3180 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2376 = add i14 %add_ln712_2375, i14 %sext_ln712_919"   --->   Operation 3180 'add' 'add_ln712_2376' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3181 [1/1] (1.53ns)   --->   "%add_ln712_2377 = add i16 %sext_ln717_332, i16 %sext_ln717_346"   --->   Operation 3181 'add' 'add_ln712_2377' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3182 [1/1] (1.41ns)   --->   "%add_ln712_2378 = add i10 %sext_ln42_207, i10 672"   --->   Operation 3182 'add' 'add_ln712_2378' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3183 [1/1] (1.54ns)   --->   "%add_ln712_2384 = add i13 %sext_ln1171_589, i13 %sext_ln1171_610"   --->   Operation 3183 'add' 'add_ln712_2384' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3184 [1/1] (1.48ns)   --->   "%add_ln712_2385 = add i12 %sext_ln1171_650, i12 %sext_ln1171_681"   --->   Operation 3184 'add' 'add_ln712_2385' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln712_925 = sext i13 %add_ln712_2388"   --->   Operation 3185 'sext' 'sext_ln712_925' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln712_926 = sext i13 %add_ln712_2389"   --->   Operation 3186 'sext' 'sext_ln712_926' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3187 [1/1] (1.53ns)   --->   "%add_ln712_2390 = add i14 %sext_ln712_926, i14 %sext_ln712_925"   --->   Operation 3187 'add' 'add_ln712_2390' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3188 [1/1] (1.52ns)   --->   "%add_ln712_2391 = add i15 %sext_ln1171_824, i15 %sext_ln717_317"   --->   Operation 3188 'add' 'add_ln712_2391' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3189 [1/1] (1.54ns)   --->   "%add_ln712_2392 = add i13 %sext_ln1171_933, i13 7744"   --->   Operation 3189 'add' 'add_ln712_2392' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2396 = add i15 %sext_ln1171_490, i15 %sext_ln1171_524"   --->   Operation 3190 'add' 'add_ln712_2396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3191 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2397 = add i15 %add_ln712_2396, i15 %sext_ln42_203"   --->   Operation 3191 'add' 'add_ln712_2397' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3192 [1/1] (1.53ns)   --->   "%add_ln712_2398 = add i14 %sext_ln1171_682, i14 %sext_ln1171_689"   --->   Operation 3192 'add' 'add_ln712_2398' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2401 = add i15 %sext_ln1171_875, i15 %sext_ln42_288"   --->   Operation 3193 'add' 'add_ln712_2401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3194 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2402 = add i15 %add_ln712_2401, i15 %sext_ln1171_813"   --->   Operation 3194 'add' 'add_ln712_2402' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3195 [1/1] (1.53ns)   --->   "%add_ln712_2407 = add i14 %sext_ln1171_451, i14 %sext_ln1171_491"   --->   Operation 3195 'add' 'add_ln712_2407' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln712_936 = sext i14 %add_ln712_2410"   --->   Operation 3196 'sext' 'sext_ln712_936' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2411 = add i15 %sext_ln717_285, i15 %sext_ln42_245"   --->   Operation 3197 'add' 'add_ln712_2411' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3198 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2412 = add i15 %add_ln712_2411, i15 %sext_ln712_936"   --->   Operation 3198 'add' 'add_ln712_2412' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2414 = add i15 %sext_ln42_254, i15 %sext_ln1171_747"   --->   Operation 3199 'add' 'add_ln712_2414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln712_938 = sext i13 %add_ln712_2415"   --->   Operation 3200 'sext' 'sext_ln712_938' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3201 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2416 = add i15 %sext_ln712_938, i15 %add_ln712_2414"   --->   Operation 3201 'add' 'add_ln712_2416' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3202 [1/1] (1.53ns)   --->   "%add_ln712_2417 = add i16 %sext_ln717_319, i16 %sext_ln717_322"   --->   Operation 3202 'add' 'add_ln712_2417' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3203 [1/1] (0.00ns)   --->   "%zext_ln712_725 = zext i11 %add_ln712_2418"   --->   Operation 3203 'zext' 'zext_ln712_725' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3204 [1/1] (1.54ns)   --->   "%add_ln712_2419 = add i13 %zext_ln712_725, i13 %sext_ln1171_932"   --->   Operation 3204 'add' 'add_ln712_2419' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3205 [1/1] (1.52ns)   --->   "%add_ln712_2423 = add i15 %sext_ln1171_492, i15 %sext_ln1171_525"   --->   Operation 3205 'add' 'add_ln712_2423' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3206 [1/1] (1.53ns)   --->   "%add_ln712_2425 = add i14 %sext_ln1171_559, i14 %sext_ln717_269"   --->   Operation 3206 'add' 'add_ln712_2425' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3207 [1/1] (1.53ns)   --->   "%add_ln712_2426 = add i14 %sext_ln42_233, i14 %sext_ln1171_636"   --->   Operation 3207 'add' 'add_ln712_2426' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3208 [1/1] (0.00ns)   --->   "%sext_ln712_945 = sext i14 %add_ln712_2429"   --->   Operation 3208 'sext' 'sext_ln712_945' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2430 = add i15 %sext_ln717_302, i15 %sext_ln1171_876"   --->   Operation 3209 'add' 'add_ln712_2430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3210 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2431 = add i15 %add_ln712_2430, i15 %sext_ln712_945"   --->   Operation 3210 'add' 'add_ln712_2431' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2432 = add i15 %sext_ln1171_901, i15 %sext_ln1171_937"   --->   Operation 3211 'add' 'add_ln712_2432' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln712_947 = sext i9 %add_ln712_2433"   --->   Operation 3212 'sext' 'sext_ln712_947' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3213 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2434 = add i15 %sext_ln712_947, i15 %add_ln712_2432"   --->   Operation 3213 'add' 'add_ln712_2434' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2437 = add i15 %sext_ln1171_526, i15 %sext_ln1171_591"   --->   Operation 3214 'add' 'add_ln712_2437' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3215 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2438 = add i15 %add_ln712_2437, i15 %sext_ln1171_493"   --->   Operation 3215 'add' 'add_ln712_2438' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3216 [1/1] (1.54ns)   --->   "%add_ln712_2439 = add i13 %sext_ln1171_651, i13 %sext_ln1171_713"   --->   Operation 3216 'add' 'add_ln712_2439' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3217 [1/1] (1.52ns)   --->   "%add_ln712_2443 = add i15 %sext_ln1171_790, i15 %sext_ln717_306"   --->   Operation 3217 'add' 'add_ln712_2443' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3218 [1/1] (1.52ns)   --->   "%add_ln712_2444 = add i15 %sext_ln1171_877, i15 %sext_ln1171_897"   --->   Operation 3218 'add' 'add_ln712_2444' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2446 = add i12 %sext_ln1171_924, i12 3680"   --->   Operation 3219 'add' 'add_ln712_2446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3220 [1/1] (0.00ns)   --->   "%sext_ln712_954 = sext i9 %add_ln712_2447"   --->   Operation 3220 'sext' 'sext_ln712_954' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3221 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2448 = add i12 %sext_ln712_954, i12 %add_ln712_2446"   --->   Operation 3221 'add' 'add_ln712_2448' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2451 = add i14 %sext_ln1171_527, i14 %sext_ln1171_556"   --->   Operation 3222 'add' 'add_ln712_2451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3223 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2452 = add i14 %add_ln712_2451, i14 %sext_ln1171_494"   --->   Operation 3223 'add' 'add_ln712_2452' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2453 = add i13 %sext_ln1171_715, i13 %sext_ln1171_878"   --->   Operation 3224 'add' 'add_ln712_2453' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln712_957 = sext i11 %add_ln712_2454"   --->   Operation 3225 'sext' 'sext_ln712_957' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3226 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2455 = add i13 %sext_ln712_957, i13 %add_ln712_2453"   --->   Operation 3226 'add' 'add_ln712_2455' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln712_540 = sext i9 %add_ln712_2457"   --->   Operation 3227 'sext' 'sext_ln712_540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2458 = add i11 %sext_ln712_540, i11 1376"   --->   Operation 3228 'add' 'add_ln712_2458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln712_543 = sext i9 %add_ln712_2461"   --->   Operation 3229 'sext' 'sext_ln712_543' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3230 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2462 = add i11 %sext_ln712_543, i11 %add_ln712_2458"   --->   Operation 3230 'add' 'add_ln712_2462' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3231 [1/1] (1.54ns)   --->   "%add_ln712_2464 = add i13 %sext_ln1171_436, i13 %sext_ln1171_495"   --->   Operation 3231 'add' 'add_ln712_2464' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3232 [1/1] (1.52ns)   --->   "%add_ln712_2467 = add i15 %sext_ln1171_592, i15 %sext_ln1171_619"   --->   Operation 3232 'add' 'add_ln712_2467' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3233 [1/1] (1.53ns)   --->   "%add_ln712_2468 = add i14 %sext_ln1171_652, i14 %sext_ln1171_716"   --->   Operation 3233 'add' 'add_ln712_2468' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln712_963 = sext i14 %add_ln712_2471"   --->   Operation 3234 'sext' 'sext_ln712_963' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln712_964 = sext i14 %add_ln712_2472"   --->   Operation 3235 'sext' 'sext_ln712_964' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3236 [1/1] (1.52ns)   --->   "%add_ln712_2473 = add i15 %sext_ln712_964, i15 %sext_ln712_963"   --->   Operation 3236 'add' 'add_ln712_2473' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3237 [1/1] (1.53ns)   --->   "%add_ln712_2474 = add i16 %sext_ln717_333, i16 %sext_ln717_340"   --->   Operation 3237 'add' 'add_ln712_2474' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3238 [1/1] (1.48ns)   --->   "%add_ln712_2479 = add i12 %sext_ln42_204, i12 %sext_ln1171_471"   --->   Operation 3238 'add' 'add_ln712_2479' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3239 [1/1] (1.53ns)   --->   "%add_ln712_2482 = add i14 %sext_ln1171_593, i14 %sext_ln1171_620"   --->   Operation 3239 'add' 'add_ln712_2482' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3240 [1/1] (1.53ns)   --->   "%add_ln712_2483 = add i14 %sext_ln1171_653, i14 %sext_ln1171_683"   --->   Operation 3240 'add' 'add_ln712_2483' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2486 = add i15 %sext_ln1171_717, i15 %sext_ln42_262"   --->   Operation 3241 'add' 'add_ln712_2486' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3242 [1/1] (0.00ns)   --->   "%sext_ln712_970 = sext i14 %add_ln712_2487"   --->   Operation 3242 'sext' 'sext_ln712_970' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3243 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2488 = add i15 %sext_ln712_970, i15 %add_ln712_2486"   --->   Operation 3243 'add' 'add_ln712_2488' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln712_972 = sext i13 %add_ln712_2489"   --->   Operation 3244 'sext' 'sext_ln712_972' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln712_973 = sext i14 %add_ln712_2490"   --->   Operation 3245 'sext' 'sext_ln712_973' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3246 [1/1] (1.52ns)   --->   "%add_ln712_2491 = add i15 %sext_ln712_973, i15 %sext_ln712_972"   --->   Operation 3246 'add' 'add_ln712_2491' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3247 [1/1] (0.00ns)   --->   "%sext_ln712_975 = sext i13 %add_ln712_2494"   --->   Operation 3247 'sext' 'sext_ln712_975' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3248 [1/1] (1.53ns)   --->   "%add_ln712_2495 = add i14 %sext_ln712_975, i14 %sext_ln1171_496"   --->   Operation 3248 'add' 'add_ln712_2495' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2496 = add i14 %sext_ln717_284, i14 %sext_ln42_246"   --->   Operation 3249 'add' 'add_ln712_2496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3250 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2497 = add i14 %add_ln712_2496, i14 %sext_ln1171_560"   --->   Operation 3250 'add' 'add_ln712_2497' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2499 = add i13 %sext_ln1171_811, i13 %sext_ln1171_845"   --->   Operation 3251 'add' 'add_ln712_2499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3252 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2500 = add i13 %add_ln712_2499, i13 %sext_ln1171_718"   --->   Operation 3252 'add' 'add_ln712_2500' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2501 = add i14 %sext_ln1171_874, i14 %sext_ln717_334"   --->   Operation 3253 'add' 'add_ln712_2501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3254 [1/1] (0.00ns)   --->   "%sext_ln712_980 = sext i11 %add_ln712_2502"   --->   Operation 3254 'sext' 'sext_ln712_980' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3255 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2503 = add i14 %sext_ln712_980, i14 %add_ln712_2501"   --->   Operation 3255 'add' 'add_ln712_2503' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3256 [1/1] (1.54ns)   --->   "%add_ln712_2506 = add i13 %sext_ln1171_485, i13 %sext_ln1171_522"   --->   Operation 3256 'add' 'add_ln712_2506' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3257 [1/1] (1.54ns)   --->   "%add_ln712_2509 = add i13 %sext_ln717_277, i13 %sext_ln1171_637"   --->   Operation 3257 'add' 'add_ln712_2509' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln712_987 = sext i13 %add_ln712_2512"   --->   Operation 3258 'sext' 'sext_ln712_987' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln712_988 = sext i10 %add_ln712_2513"   --->   Operation 3259 'sext' 'sext_ln712_988' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3260 [1/1] (1.53ns)   --->   "%add_ln712_2514 = add i14 %sext_ln712_988, i14 %sext_ln712_987"   --->   Operation 3260 'add' 'add_ln712_2514' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2515 = add i15 %sext_ln1171_881, i15 %sext_ln1171_939"   --->   Operation 3261 'add' 'add_ln712_2515' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln712_990 = sext i11 %add_ln712_2516"   --->   Operation 3262 'sext' 'sext_ln712_990' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3263 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2517 = add i15 %sext_ln712_990, i15 %add_ln712_2515"   --->   Operation 3263 'add' 'add_ln712_2517' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2520 = add i15 %sext_ln1171_497, i15 %sext_ln1171_608"   --->   Operation 3264 'add' 'add_ln712_2520' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3265 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2521 = add i15 %add_ln712_2520, i15 %sext_ln1171_456"   --->   Operation 3265 'add' 'add_ln712_2521' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2522 = add i12 %sext_ln1171_685, i12 %sext_ln42_256"   --->   Operation 3266 'add' 'add_ln712_2522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3267 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2523 = add i12 %add_ln712_2522, i12 %sext_ln1171_631"   --->   Operation 3267 'add' 'add_ln712_2523' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3268 [1/1] (0.00ns)   --->   "%sext_ln712_993 = sext i13 %add_ln712_2526"   --->   Operation 3268 'sext' 'sext_ln712_993' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln712_994 = sext i11 %add_ln712_2528"   --->   Operation 3269 'sext' 'sext_ln712_994' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3270 [1/1] (1.53ns)   --->   "%add_ln712_2529 = add i14 %sext_ln712_994, i14 %sext_ln712_993"   --->   Operation 3270 'add' 'add_ln712_2529' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2531 = add i15 %sext_ln1171_498, i15 %sext_ln1171_574"   --->   Operation 3271 'add' 'add_ln712_2531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3272 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2532 = add i15 %add_ln712_2531, i15 %sext_ln1171_452"   --->   Operation 3272 'add' 'add_ln712_2532' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2533 = add i14 %sext_ln1171_684, i14 %sext_ln1171_750"   --->   Operation 3273 'add' 'add_ln712_2533' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3274 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2534 = add i14 %add_ln712_2533, i14 %sext_ln42_237"   --->   Operation 3274 'add' 'add_ln712_2534' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln712_999 = sext i13 %add_ln712_2536"   --->   Operation 3275 'sext' 'sext_ln712_999' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3276 [1/1] (1.53ns)   --->   "%add_ln712_2537 = add i14 %sext_ln712_999, i14 %sext_ln1171_820"   --->   Operation 3276 'add' 'add_ln712_2537' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2543 = add i13 %sext_ln1171_529, i13 %sext_ln1171_261"   --->   Operation 3277 'add' 'add_ln712_2543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3278 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2544 = add i13 %add_ln712_2543, i13 %sext_ln1171_488"   --->   Operation 3278 'add' 'add_ln712_2544' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3279 [1/1] (0.00ns)   --->   "%sext_ln712_1003 = sext i13 %add_ln712_2545"   --->   Operation 3279 'sext' 'sext_ln712_1003' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3280 [1/1] (1.53ns)   --->   "%add_ln712_2546 = add i14 %sext_ln712_1003, i14 %sext_ln1171_654"   --->   Operation 3280 'add' 'add_ln712_2546' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3281 [1/1] (1.41ns)   --->   "%add_ln712_2548 = add i11 %sext_ln1171_815, i11 %sext_ln1171_846"   --->   Operation 3281 'add' 'add_ln712_2548' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln712_1006 = sext i11 %add_ln712_2548"   --->   Operation 3282 'sext' 'sext_ln712_1006' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3283 [1/1] (1.48ns)   --->   "%add_ln712_2549 = add i12 %sext_ln712_1006, i12 %sext_ln42_268"   --->   Operation 3283 'add' 'add_ln712_2549' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3284 [1/1] (1.41ns)   --->   "%add_ln712_2551 = add i10 %sext_ln1171_241, i10 704"   --->   Operation 3284 'add' 'add_ln712_2551' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3285 [1/1] (1.48ns)   --->   "%add_ln712_2555 = add i12 %sext_ln1171_457, i12 %sext_ln1171_471"   --->   Operation 3285 'add' 'add_ln712_2555' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3286 [1/1] (1.52ns)   --->   "%add_ln712_2556 = add i15 %sext_ln1171_530, i15 %sext_ln1171_562"   --->   Operation 3286 'add' 'add_ln712_2556' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln712_1012 = sext i12 %add_ln712_2558"   --->   Operation 3287 'sext' 'sext_ln712_1012' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2559 = add i13 %sext_ln1171_630, i13 %sext_ln1171_686"   --->   Operation 3288 'add' 'add_ln712_2559' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3289 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2560 = add i13 %add_ln712_2559, i13 %sext_ln712_1012"   --->   Operation 3289 'add' 'add_ln712_2560' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2562 = add i15 %sext_ln42_255, i15 %sext_ln717_292"   --->   Operation 3290 'add' 'add_ln712_2562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln712_1014 = sext i13 %add_ln712_2563"   --->   Operation 3291 'sext' 'sext_ln712_1014' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3292 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2564 = add i15 %sext_ln712_1014, i15 %add_ln712_2562"   --->   Operation 3292 'add' 'add_ln712_2564' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3293 [1/1] (0.00ns)   --->   "%zext_ln712_723 = zext i11 %add_ln712_2566"   --->   Operation 3293 'zext' 'zext_ln712_723' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3294 [1/1] (1.53ns)   --->   "%add_ln712_2567 = add i16 %zext_ln712_723, i16 %sext_ln717_335"   --->   Operation 3294 'add' 'add_ln712_2567' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3295 [1/1] (1.53ns)   --->   "%add_ln712_2571 = add i14 %sext_ln1171_499, i14 %sext_ln1171_531"   --->   Operation 3295 'add' 'add_ln712_2571' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln712_1018 = sext i13 %add_ln712_2572"   --->   Operation 3296 'sext' 'sext_ln712_1018' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3297 [1/1] (1.53ns)   --->   "%add_ln712_2573 = add i14 %sext_ln712_1018, i14 %sext_ln1171_595"   --->   Operation 3297 'add' 'add_ln712_2573' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2575 = add i15 %sext_ln1171_816, i15 %sext_ln1171_847"   --->   Operation 3298 'add' 'add_ln712_2575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3299 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2576 = add i15 %add_ln712_2575, i15 %sext_ln1171_782"   --->   Operation 3299 'add' 'add_ln712_2576' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln712_1022 = sext i13 %add_ln712_2577"   --->   Operation 3300 'sext' 'sext_ln712_1022' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3301 [1/1] (1.53ns)   --->   "%add_ln712_2578 = add i14 %sext_ln712_1022, i14 %sext_ln1171_864"   --->   Operation 3301 'add' 'add_ln712_2578' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3302 [1/1] (1.53ns)   --->   "%add_ln712_2581 = add i14 %sext_ln1171_496, i14 %sext_ln1171_512"   --->   Operation 3302 'add' 'add_ln712_2581' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3303 [1/1] (1.52ns)   --->   "%add_ln712_2583 = add i15 %sext_ln1171_563, i15 %sext_ln42_228"   --->   Operation 3303 'add' 'add_ln712_2583' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3304 [1/1] (1.52ns)   --->   "%add_ln712_2584 = add i15 %sext_ln1171_621, i15 %sext_ln42_239"   --->   Operation 3304 'add' 'add_ln712_2584' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2587 = add i12 %sext_ln1171_681, i12 %sext_ln42_252"   --->   Operation 3305 'add' 'add_ln712_2587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln712_1028 = sext i9 %add_ln712_2588"   --->   Operation 3306 'sext' 'sext_ln712_1028' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3307 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2589 = add i12 %sext_ln712_1028, i12 %add_ln712_2587"   --->   Operation 3307 'add' 'add_ln712_2589' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3308 [1/1] (1.52ns)   --->   "%add_ln712_2590 = add i15 %sext_ln1171_796, i15 %sext_ln1171_906"   --->   Operation 3308 'add' 'add_ln712_2590' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3309 [1/1] (1.48ns)   --->   "%add_ln712_2591 = add i11 %sext_ln1171_940, i11 1440"   --->   Operation 3309 'add' 'add_ln712_2591' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3310 [1/1] (1.52ns)   --->   "%add_ln712_2597 = add i15 %sext_ln1171_564, i15 %sext_ln1171_596"   --->   Operation 3310 'add' 'add_ln712_2597' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln712_1033 = sext i14 %add_ln712_2601"   --->   Operation 3311 'sext' 'sext_ln712_1033' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3312 [1/1] (0.00ns)   --->   "%sext_ln712_1034 = sext i14 %add_ln712_2602"   --->   Operation 3312 'sext' 'sext_ln712_1034' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3313 [1/1] (1.52ns)   --->   "%add_ln712_2603 = add i15 %sext_ln712_1034, i15 %sext_ln712_1033"   --->   Operation 3313 'add' 'add_ln712_2603' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3314 [1/1] (1.53ns)   --->   "%add_ln712_2604 = add i16 %sext_ln717_320, i16 %sext_ln717_336"   --->   Operation 3314 'add' 'add_ln712_2604' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3315 [1/1] (1.48ns)   --->   "%add_ln712_2605 = add i12 %sext_ln1171_941, i12 3552"   --->   Operation 3315 'add' 'add_ln712_2605' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3316 [1/1] (1.54ns)   --->   "%add_ln712_2609 = add i13 %sext_ln1171_430, i13 %sext_ln1171_466"   --->   Operation 3316 'add' 'add_ln712_2609' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3317 [1/1] (1.54ns)   --->   "%add_ln712_2610 = add i13 %sext_ln1171_565, i13 %sext_ln42_227"   --->   Operation 3317 'add' 'add_ln712_2610' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3318 [1/1] (1.54ns)   --->   "%add_ln712_2612 = add i13 %sext_ln38_5, i13 %sext_ln1171_635"   --->   Operation 3318 'add' 'add_ln712_2612' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3319 [1/1] (1.53ns)   --->   "%add_ln712_2613 = add i14 %sext_ln1171_687, i14 %sext_ln1171_751"   --->   Operation 3319 'add' 'add_ln712_2613' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln712_1043 = sext i13 %add_ln712_2616"   --->   Operation 3320 'sext' 'sext_ln712_1043' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2617 = add i15 %sext_ln1171_824, i15 %sext_ln1171_851"   --->   Operation 3321 'add' 'add_ln712_2617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3322 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2618 = add i15 %add_ln712_2617, i15 %sext_ln712_1043"   --->   Operation 3322 'add' 'add_ln712_2618' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3323 [1/1] (1.53ns)   --->   "%add_ln712_2619 = add i16 %sext_ln717_322, i16 %sext_ln717_347"   --->   Operation 3323 'add' 'add_ln712_2619' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3324 [1/1] (1.36ns)   --->   "%add_ln712_2620 = add i10 %sext_ln1171_297, i10 832"   --->   Operation 3324 'add' 'add_ln712_2620' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3325 [1/1] (1.48ns)   --->   "%add_ln712_2624 = add i12 %sext_ln1171_461, i12 %sext_ln1171_500"   --->   Operation 3325 'add' 'add_ln712_2624' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3326 [1/1] (1.48ns)   --->   "%add_ln712_2625 = add i12 %sext_ln42_229, i12 %sext_ln1171_655"   --->   Operation 3326 'add' 'add_ln712_2625' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3327 [1/1] (1.48ns)   --->   "%add_ln712_2627 = add i12 %sext_ln1171_702, i12 %sext_ln1171_723"   --->   Operation 3327 'add' 'add_ln712_2627' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2628 = add i15 %sext_ln1171_913, i15 480"   --->   Operation 3328 'add' 'add_ln712_2628' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3329 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2629 = add i15 %add_ln712_2628, i15 %sext_ln1171_907"   --->   Operation 3329 'add' 'add_ln712_2629' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3330 [1/1] (1.53ns)   --->   "%add_ln712_2632 = add i14 %sext_ln38_1, i14 %sext_ln1171_532"   --->   Operation 3330 'add' 'add_ln712_2632' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3331 [1/1] (1.53ns)   --->   "%add_ln712_2634 = add i14 %sext_ln1171_566, i14 %sext_ln1171_656"   --->   Operation 3331 'add' 'add_ln712_2634' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3332 [1/1] (0.00ns)   --->   "%sext_ln712_1054 = sext i14 %add_ln712_2638"   --->   Operation 3332 'sext' 'sext_ln712_1054' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3333 [1/1] (0.00ns)   --->   "%sext_ln712_1055 = sext i10 %add_ln712_2639"   --->   Operation 3333 'sext' 'sext_ln712_1055' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3334 [1/1] (1.52ns)   --->   "%add_ln712_2640 = add i15 %sext_ln712_1055, i15 %sext_ln712_1054"   --->   Operation 3334 'add' 'add_ln712_2640' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2641 = add i15 %sext_ln1171_891, i15 %sext_ln1171_942"   --->   Operation 3335 'add' 'add_ln712_2641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln712_1057 = sext i9 %add_ln712_2642"   --->   Operation 3336 'sext' 'sext_ln712_1057' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3337 [1/1] (0.00ns)   --->   "%zext_ln712_729 = zext i10 %sext_ln712_1057"   --->   Operation 3337 'zext' 'zext_ln712_729' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3338 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2643 = add i15 %zext_ln712_729, i15 %add_ln712_2641"   --->   Operation 3338 'add' 'add_ln712_2643' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3339 [1/1] (1.52ns)   --->   "%add_ln712_2646 = add i15 %sext_ln1171_533, i15 %sext_ln1171_567"   --->   Operation 3339 'add' 'add_ln712_2646' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3340 [1/1] (1.54ns)   --->   "%add_ln712_2648 = add i13 %sext_ln38_4, i13 %sext_ln1171_635"   --->   Operation 3340 'add' 'add_ln712_2648' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3341 [1/1] (1.54ns)   --->   "%add_ln712_2649 = add i13 %sext_ln1171_720, i13 %sext_ln717_293"   --->   Operation 3341 'add' 'add_ln712_2649' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3342 [1/1] (1.52ns)   --->   "%add_ln712_2654 = add i15 %sext_ln1171_908, i15 %sext_ln712_625"   --->   Operation 3342 'add' 'add_ln712_2654' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3343 [1/1] (1.36ns)   --->   "%add_ln712_2655 = add i10 %sext_ln42_265, i10 800"   --->   Operation 3343 'add' 'add_ln712_2655' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3344 [1/1] (1.48ns)   --->   "%add_ln712_2659 = add i12 %sext_ln38, i12 %sext_ln1171_471"   --->   Operation 3344 'add' 'add_ln712_2659' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3345 [1/1] (1.53ns)   --->   "%add_ln712_2662 = add i14 %sext_ln1171_583, i14 %sext_ln1171_601"   --->   Operation 3345 'add' 'add_ln712_2662' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3346 [1/1] (1.53ns)   --->   "%add_ln712_2663 = add i14 %sext_ln38_6, i14 %sext_ln38_7"   --->   Operation 3346 'add' 'add_ln712_2663' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3347 [1/1] (1.53ns)   --->   "%add_ln712_2666 = add i14 %sext_ln38_8, i14 %sext_ln38_9"   --->   Operation 3347 'add' 'add_ln712_2666' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3348 [1/1] (1.52ns)   --->   "%add_ln712_2667 = add i15 %sext_ln38_10, i15 %sext_ln1171_834"   --->   Operation 3348 'add' 'add_ln712_2667' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2669 = add i16 %sext_ln717_321, i16 %sext_ln717_337"   --->   Operation 3349 'add' 'add_ln712_2669' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln712_1072 = sext i14 %add_ln712_2670"   --->   Operation 3350 'sext' 'sext_ln712_1072' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3351 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2671 = add i16 %sext_ln712_1072, i16 %add_ln712_2669"   --->   Operation 3351 'add' 'add_ln712_2671' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.18>
ST_6 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i14 %trunc_ln"   --->   Operation 3352 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3353 [1/1] (0.00ns)   --->   "%sext_ln1171_376 = sext i13 %trunc_ln717_869"   --->   Operation 3353 'sext' 'sext_ln1171_376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3354 [1/1] (0.00ns)   --->   "%sext_ln717_115 = sext i13 %trunc_ln717_870"   --->   Operation 3354 'sext' 'sext_ln717_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3355 [1/1] (0.00ns)   --->   "%sext_ln1171_432 = sext i12 %trunc_ln717_873"   --->   Operation 3355 'sext' 'sext_ln1171_432' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln42_202 = sext i12 %trunc_ln717_874" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3356 'sext' 'sext_ln42_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln1171_435 = sext i13 %trunc_ln717_876"   --->   Operation 3357 'sext' 'sext_ln1171_435' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3358 [1/1] (0.00ns)   --->   "%sext_ln717_122 = sext i12 %trunc_ln717_877"   --->   Operation 3358 'sext' 'sext_ln717_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln1171_438 = sext i12 %trunc_ln717_877"   --->   Operation 3359 'sext' 'sext_ln1171_438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3360 [1/1] (0.00ns)   --->   "%sext_ln717_132 = sext i12 %trunc_ln717_887"   --->   Operation 3360 'sext' 'sext_ln717_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln717_255 = sext i12 %trunc_ln717_887"   --->   Operation 3361 'sext' 'sext_ln717_255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln1171_449 = sext i14 %trunc_ln717_888"   --->   Operation 3362 'sext' 'sext_ln1171_449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln717_134 = sext i11 %trunc_ln717_889"   --->   Operation 3363 'sext' 'sext_ln717_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln1171_450 = sext i13 %trunc_ln717_890"   --->   Operation 3364 'sext' 'sext_ln1171_450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln717_137 = sext i14 %trunc_ln717_892"   --->   Operation 3365 'sext' 'sext_ln717_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln1171_455 = sext i14 %trunc_ln717_894"   --->   Operation 3366 'sext' 'sext_ln1171_455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln1171_459 = sext i14 %trunc_ln717_897"   --->   Operation 3367 'sext' 'sext_ln1171_459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln717_145 = sext i15 %mult_V_64"   --->   Operation 3368 'sext' 'sext_ln717_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln717_146 = sext i11 %trunc_ln717_900"   --->   Operation 3369 'sext' 'sext_ln717_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln1171_470 = sext i13 %trunc_ln717_906"   --->   Operation 3370 'sext' 'sext_ln1171_470' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln1171_479 = sext i13 %trunc_ln717_913"   --->   Operation 3371 'sext' 'sext_ln1171_479' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln717_161 = sext i10 %trunc_ln717_915"   --->   Operation 3372 'sext' 'sext_ln717_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln1171_487 = sext i13 %trunc_ln717_918"   --->   Operation 3373 'sext' 'sext_ln1171_487' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3374 [1/1] (0.00ns)   --->   "%sext_ln717_177 = sext i15 %mult_V_122"   --->   Operation 3374 'sext' 'sext_ln717_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln1171_501 = sext i9 %trunc_ln717_932"   --->   Operation 3375 'sext' 'sext_ln1171_501' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln717_187 = sext i15 %mult_V_131"   --->   Operation 3376 'sext' 'sext_ln717_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3377 [1/1] (0.00ns)   --->   "%sext_ln717_190 = sext i12 %trunc_ln717_935"   --->   Operation 3377 'sext' 'sext_ln717_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln42_213 = sext i11 %mult_V_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3378 'sext' 'sext_ln42_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln1171_503 = sext i14 %trunc_ln717_936"   --->   Operation 3379 'sext' 'sext_ln1171_503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln1171_504 = sext i14 %trunc_ln717_937"   --->   Operation 3380 'sext' 'sext_ln1171_504' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3381 [1/1] (0.00ns)   --->   "%sext_ln1171_510 = sext i10 %trunc_ln717_942"   --->   Operation 3381 'sext' 'sext_ln1171_510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln1171_511 = sext i14 %trunc_ln717_943"   --->   Operation 3382 'sext' 'sext_ln1171_511' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln1171_514 = sext i10 %trunc_ln717_944"   --->   Operation 3383 'sext' 'sext_ln1171_514' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln42_215 = sext i12 %trunc_ln717_949" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3384 'sext' 'sext_ln42_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln717_206 = sext i15 %mult_V_155"   --->   Operation 3385 'sext' 'sext_ln717_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3386 [1/1] (0.00ns)   --->   "%sext_ln717_209 = sext i15 %mult_V_159"   --->   Operation 3386 'sext' 'sext_ln717_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln717_212 = sext i15 %mult_V_168"   --->   Operation 3387 'sext' 'sext_ln717_212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln1171_523 = sext i12 %trunc_ln717_954"   --->   Operation 3388 'sext' 'sext_ln1171_523' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln717_215 = sext i14 %trunc_ln717_956"   --->   Operation 3389 'sext' 'sext_ln717_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln717_218 = sext i13 %trunc_ln717_959"   --->   Operation 3390 'sext' 'sext_ln717_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln717_219 = sext i13 %trunc_ln717_960"   --->   Operation 3391 'sext' 'sext_ln717_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln717_220 = sext i14 %trunc_ln717_961"   --->   Operation 3392 'sext' 'sext_ln717_220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3393 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i11 %trunc_ln717_968" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3393 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln717_228 = sext i13 %trunc_ln717_969"   --->   Operation 3394 'sext' 'sext_ln717_228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln1171_537 = sext i14 %trunc_ln717_971"   --->   Operation 3395 'sext' 'sext_ln1171_537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3396 [1/1] (0.00ns)   --->   "%sext_ln717_231 = sext i15 %mult_V_195"   --->   Operation 3396 'sext' 'sext_ln717_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3397 [1/1] (0.00ns)   --->   "%sext_ln717_233 = sext i15 %mult_V_199"   --->   Operation 3397 'sext' 'sext_ln717_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln1171_539 = sext i14 %trunc_ln717_973"   --->   Operation 3398 'sext' 'sext_ln1171_539' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln1171_540 = sext i12 %trunc_ln717_974"   --->   Operation 3399 'sext' 'sext_ln1171_540' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3400 [1/1] (0.00ns)   --->   "%sext_ln1171_546 = sext i14 %trunc_ln717_980"   --->   Operation 3400 'sext' 'sext_ln1171_546' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln1171_547 = sext i11 %trunc_ln717_981"   --->   Operation 3401 'sext' 'sext_ln1171_547' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln1171_548 = sext i14 %trunc_ln717_982"   --->   Operation 3402 'sext' 'sext_ln1171_548' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln1171_550 = sext i13 %trunc_ln717_984"   --->   Operation 3403 'sext' 'sext_ln1171_550' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln717_258 = sext i14 %trunc_ln717_986"   --->   Operation 3404 'sext' 'sext_ln717_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln717_249 = sext i15 %mult_V_218"   --->   Operation 3405 'sext' 'sext_ln717_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3406 [1/1] (0.00ns)   --->   "%sext_ln717_250 = sext i15 %mult_V_219"   --->   Operation 3406 'sext' 'sext_ln717_250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln717_252 = sext i15 %mult_V_223"   --->   Operation 3407 'sext' 'sext_ln717_252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln1171_557 = sext i12 %trunc_ln717_992"   --->   Operation 3408 'sext' 'sext_ln1171_557' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln717_259 = sext i15 %mult_V_235"   --->   Operation 3409 'sext' 'sext_ln717_259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln717_260 = sext i15 %mult_V_240"   --->   Operation 3410 'sext' 'sext_ln717_260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln717_261 = sext i15 %mult_V_241"   --->   Operation 3411 'sext' 'sext_ln717_261' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln1171_561 = sext i14 %trunc_ln717_997"   --->   Operation 3412 'sext' 'sext_ln1171_561' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3413 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i13 %trunc_ln717_1004" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3413 'sext' 'sext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3414 [1/1] (0.00ns)   --->   "%sext_ln1171_568 = sext i12 %trunc_ln717_1005"   --->   Operation 3414 'sext' 'sext_ln1171_568' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln1171_569 = sext i12 %trunc_ln717_1006"   --->   Operation 3415 'sext' 'sext_ln1171_569' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln1171_570 = sext i11 %trunc_ln717_1007"   --->   Operation 3416 'sext' 'sext_ln1171_570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln1171_571 = sext i12 %trunc_ln717_1008"   --->   Operation 3417 'sext' 'sext_ln1171_571' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3418 [1/1] (0.00ns)   --->   "%sext_ln1171_579 = sext i14 %trunc_ln717_1017"   --->   Operation 3418 'sext' 'sext_ln1171_579' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln1171_580 = sext i14 %trunc_ln717_1019"   --->   Operation 3419 'sext' 'sext_ln1171_580' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln1171_581 = sext i13 %trunc_ln717_1020"   --->   Operation 3420 'sext' 'sext_ln1171_581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln717_264 = sext i12 %trunc_ln717_1023"   --->   Operation 3421 'sext' 'sext_ln717_264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln717_265 = sext i15 %mult_V_283"   --->   Operation 3422 'sext' 'sext_ln717_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln42_224 = sext i14 %trunc_ln717_1025" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3423 'sext' 'sext_ln42_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln717_266 = sext i15 %mult_V_287"   --->   Operation 3424 'sext' 'sext_ln717_266' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3425 [1/1] (0.00ns)   --->   "%sext_ln1171_585 = sext i13 %trunc_ln717_1027"   --->   Operation 3425 'sext' 'sext_ln1171_585' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln717_268 = sext i15 %mult_V_295"   --->   Operation 3426 'sext' 'sext_ln717_268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3427 [1/1] (0.00ns)   --->   "%sext_ln1171_590 = sext i14 %trunc_ln717_1032"   --->   Operation 3427 'sext' 'sext_ln1171_590' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln42_226 = sext i14 %trunc_ln717_1035" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3428 'sext' 'sext_ln42_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln1171_598 = sext i13 %trunc_ln717_1045"   --->   Operation 3429 'sext' 'sext_ln1171_598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln717_270 = sext i14 %trunc_ln717_1046"   --->   Operation 3430 'sext' 'sext_ln717_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln717_271 = sext i11 %trunc_ln717_1052"   --->   Operation 3431 'sext' 'sext_ln717_271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln42_232 = sext i10 %mult_V_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3432 'sext' 'sext_ln42_232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln717_275 = sext i14 %trunc_ln717_1059"   --->   Operation 3433 'sext' 'sext_ln717_275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln1171_612 = sext i13 %trunc_ln717_1060"   --->   Operation 3434 'sext' 'sext_ln1171_612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln717_276 = sext i13 %trunc_ln717_1061"   --->   Operation 3435 'sext' 'sext_ln717_276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3436 [1/1] (0.00ns)   --->   "%sext_ln1171_613 = sext i13 %trunc_ln717_1061"   --->   Operation 3436 'sext' 'sext_ln1171_613' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln1171_616 = sext i14 %trunc_ln717_1064"   --->   Operation 3437 'sext' 'sext_ln1171_616' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3438 [1/1] (0.00ns)   --->   "%sext_ln1171_618 = sext i12 %trunc_ln717_1066"   --->   Operation 3438 'sext' 'sext_ln1171_618' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln1171_628 = sext i12 %trunc_ln717_1077"   --->   Operation 3439 'sext' 'sext_ln1171_628' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln1171_642 = sext i12 %trunc_ln717_1084"   --->   Operation 3440 'sext' 'sext_ln1171_642' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln42_236 = sext i12 %trunc_ln717_1092" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3441 'sext' 'sext_ln42_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln1171_669 = sext i14 %trunc_ln717_1116"   --->   Operation 3442 'sext' 'sext_ln1171_669' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln1171_688 = sext i12 %trunc_ln717_1137"   --->   Operation 3443 'sext' 'sext_ln1171_688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3444 [1/1] (0.00ns)   --->   "%sext_ln1171_709 = sext i13 %trunc_ln717_1159"   --->   Operation 3444 'sext' 'sext_ln1171_709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln1171_731 = sext i13 %trunc_ln717_1184"   --->   Operation 3445 'sext' 'sext_ln1171_731' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln1171_749 = sext i13 %trunc_ln717_1203"   --->   Operation 3446 'sext' 'sext_ln1171_749' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3447 [1/1] (0.00ns)   --->   "%sext_ln717_295 = sext i14 %trunc_ln717_1208"   --->   Operation 3447 'sext' 'sext_ln717_295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln42_269 = sext i10 %trunc_ln717_1239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3448 'sext' 'sext_ln42_269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln717_327 = sext i14 %trunc_ln717_1361"   --->   Operation 3449 'sext' 'sext_ln717_327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3450 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i10 %xor_ln712"   --->   Operation 3450 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln712_626 = sext i12 %add_ln712_1823"   --->   Operation 3451 'sext' 'sext_ln712_626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3452 [1/1] (1.53ns)   --->   "%add_ln712_1824 = add i14 %sext_ln712_626, i14 %sext_ln1171_376"   --->   Operation 3452 'add' 'add_ln712_1824' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln712_632 = sext i15 %add_ln712_1831"   --->   Operation 3453 'sext' 'sext_ln712_632' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln712_634 = sext i15 %add_ln712_1834"   --->   Operation 3454 'sext' 'sext_ln712_634' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3455 [1/1] (1.53ns)   --->   "%add_ln712_1835 = add i16 %sext_ln712_634, i16 %sext_ln712_632"   --->   Operation 3455 'add' 'add_ln712_1835' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln712_636 = sext i14 %add_ln712_1838"   --->   Operation 3456 'sext' 'sext_ln712_636' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln712_637 = sext i13 %add_ln712_1840"   --->   Operation 3457 'sext' 'sext_ln712_637' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3458 [1/1] (1.52ns)   --->   "%add_ln712_1841 = add i15 %sext_ln712_637, i15 %sext_ln712_636"   --->   Operation 3458 'add' 'add_ln712_1841' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln712_639 = sext i13 %add_ln712_1842"   --->   Operation 3459 'sext' 'sext_ln712_639' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1843 = add i14 %sext_ln712_639, i14 %sext_ln1171_756"   --->   Operation 3460 'add' 'add_ln712_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln712_640 = sext i9 %add_ln712_1845"   --->   Operation 3461 'sext' 'sext_ln712_640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3462 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1846 = add i14 %sext_ln712_640, i14 %add_ln712_1843"   --->   Operation 3462 'add' 'add_ln712_1846' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln712_642 = sext i14 %add_ln712_1848"   --->   Operation 3463 'sext' 'sext_ln712_642' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln712_643 = sext i14 %add_ln712_1849"   --->   Operation 3464 'sext' 'sext_ln712_643' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3465 [1/1] (1.52ns)   --->   "%add_ln712_1850 = add i15 %sext_ln712_643, i15 %sext_ln712_642"   --->   Operation 3465 'add' 'add_ln712_1850' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1851 = add i15 %sext_ln42_226, i15 %sext_ln42_232"   --->   Operation 3466 'add' 'add_ln712_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln712_645 = sext i13 %add_ln712_1852"   --->   Operation 3467 'sext' 'sext_ln712_645' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3468 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1853 = add i15 %sext_ln712_645, i15 %add_ln712_1851"   --->   Operation 3468 'add' 'add_ln712_1853' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln712_649 = sext i15 %add_ln712_1857"   --->   Operation 3469 'sext' 'sext_ln712_649' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln712_650 = sext i14 %add_ln712_1860"   --->   Operation 3470 'sext' 'sext_ln712_650' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3471 [1/1] (1.53ns)   --->   "%add_ln712_1861 = add i16 %sext_ln712_650, i16 %sext_ln712_649"   --->   Operation 3471 'add' 'add_ln712_1861' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1863 = add i16 %sext_ln717_145, i16 %sext_ln717_228"   --->   Operation 3472 'add' 'add_ln712_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3473 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1864 = add i16 %add_ln712_1863, i16 %sext_ln717"   --->   Operation 3473 'add' 'add_ln712_1864' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3474 [1/1] (0.00ns)   --->   "%sext_ln712_651 = sext i12 %add_ln712_1865"   --->   Operation 3474 'sext' 'sext_ln712_651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3475 [1/1] (1.54ns)   --->   "%add_ln712_1866 = add i13 %sext_ln712_651, i13 %sext_ln1171_568"   --->   Operation 3475 'add' 'add_ln712_1866' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln712_653 = sext i14 %add_ln712_1869"   --->   Operation 3476 'sext' 'sext_ln712_653' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3477 [1/1] (0.00ns)   --->   "%sext_ln712_655 = sext i14 %add_ln712_1872"   --->   Operation 3477 'sext' 'sext_ln712_655' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3478 [1/1] (1.52ns)   --->   "%add_ln712_1873 = add i15 %sext_ln712_655, i15 %sext_ln712_653"   --->   Operation 3478 'add' 'add_ln712_1873' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln712_658 = sext i12 %add_ln712_1876"   --->   Operation 3479 'sext' 'sext_ln712_658' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln712_659 = sext i13 %add_ln712_1877"   --->   Operation 3480 'sext' 'sext_ln712_659' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1878 = add i14 %sext_ln712_659, i14 %sext_ln1171_569"   --->   Operation 3481 'add' 'add_ln712_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3482 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1879 = add i14 %add_ln712_1878, i14 %sext_ln712_658"   --->   Operation 3482 'add' 'add_ln712_1879' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln712_662 = sext i13 %add_ln712_1881"   --->   Operation 3483 'sext' 'sext_ln712_662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln712_663 = sext i8 %add_ln712_1883"   --->   Operation 3484 'sext' 'sext_ln712_663' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1884 = add i14 %sext_ln712_663, i14 %add_ln712_1882"   --->   Operation 3485 'add' 'add_ln712_1884' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3486 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1885 = add i14 %add_ln712_1884, i14 %sext_ln712_662"   --->   Operation 3486 'add' 'add_ln712_1885' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1887 = add i15 %sext_ln1171_501, i15 %sext_ln1171_537"   --->   Operation 3487 'add' 'add_ln712_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3488 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1888 = add i15 %add_ln712_1887, i15 %zext_ln712"   --->   Operation 3488 'add' 'add_ln712_1888' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1889 = add i14 %sext_ln1171_570, i14 %sext_ln1171_598"   --->   Operation 3489 'add' 'add_ln712_1889' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3490 [1/1] (0.00ns)   --->   "%sext_ln712_667 = sext i12 %add_ln712_1890"   --->   Operation 3490 'sext' 'sext_ln712_667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3491 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1891 = add i14 %sext_ln712_667, i14 %add_ln712_1889"   --->   Operation 3491 'add' 'add_ln712_1891' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1900 = add i16 %sext_ln717_187, i16 %sext_ln717_231"   --->   Operation 3492 'add' 'add_ln712_1900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3493 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1901 = add i16 %add_ln712_1900, i16 %sext_ln717_146"   --->   Operation 3493 'add' 'add_ln712_1901' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1902 = add i15 %sext_ln1171_571, i15 %sext_ln717_270"   --->   Operation 3494 'add' 'add_ln712_1902' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln712_670 = sext i14 %add_ln712_1903"   --->   Operation 3495 'sext' 'sext_ln712_670' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3496 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1904 = add i15 %sext_ln712_670, i15 %add_ln712_1902"   --->   Operation 3496 'add' 'add_ln712_1904' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln712_674 = sext i15 %add_ln712_1908"   --->   Operation 3497 'sext' 'sext_ln712_674' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3498 [1/1] (0.00ns)   --->   "%zext_ln712_709 = zext i10 %add_ln712_1910"   --->   Operation 3498 'zext' 'zext_ln712_709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1911 = add i16 %zext_ln712_709, i16 %add_ln712_1909"   --->   Operation 3499 'add' 'add_ln712_1911' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3500 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1912 = add i16 %add_ln712_1911, i16 %sext_ln712_674"   --->   Operation 3500 'add' 'add_ln712_1912' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln712_677 = sext i13 %add_ln712_1920"   --->   Operation 3501 'sext' 'sext_ln712_677' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln712_678 = sext i14 %add_ln712_1921"   --->   Operation 3502 'sext' 'sext_ln712_678' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln712_679 = sext i15 %add_ln712_1922"   --->   Operation 3503 'sext' 'sext_ln712_679' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1923 = add i16 %sext_ln712_679, i16 %sext_ln712_678"   --->   Operation 3504 'add' 'add_ln712_1923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3505 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1924 = add i16 %add_ln712_1923, i16 %sext_ln712_677"   --->   Operation 3505 'add' 'add_ln712_1924' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln712_680 = sext i14 %add_ln712_1926"   --->   Operation 3506 'sext' 'sext_ln712_680' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1927 = add i16 %sext_ln717_190, i16 %sext_ln717_233"   --->   Operation 3507 'add' 'add_ln712_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3508 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1928 = add i16 %add_ln712_1927, i16 %sext_ln712_680"   --->   Operation 3508 'add' 'add_ln712_1928' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln712_681 = sext i14 %add_ln712_1929"   --->   Operation 3509 'sext' 'sext_ln712_681' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln712_682 = sext i13 %add_ln712_1930"   --->   Operation 3510 'sext' 'sext_ln712_682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3511 [1/1] (1.52ns)   --->   "%add_ln712_1931 = add i15 %sext_ln712_682, i15 %sext_ln712_681"   --->   Operation 3511 'add' 'add_ln712_1931' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln712_686 = sext i15 %add_ln712_1935"   --->   Operation 3512 'sext' 'sext_ln712_686' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3513 [1/1] (0.00ns)   --->   "%sext_ln712_687 = sext i14 %add_ln712_1936"   --->   Operation 3513 'sext' 'sext_ln712_687' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1939 = add i16 %add_ln712_1938, i16 %sext_ln712_687"   --->   Operation 3514 'add' 'add_ln712_1939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3515 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1940 = add i16 %add_ln712_1939, i16 %sext_ln712_686"   --->   Operation 3515 'add' 'add_ln712_1940' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln712_689 = sext i14 %add_ln712_1942"   --->   Operation 3516 'sext' 'sext_ln712_689' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1943 = add i15 %sext_ln42_213, i15 %sext_ln1171_539"   --->   Operation 3517 'add' 'add_ln712_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3518 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1944 = add i15 %add_ln712_1943, i15 %sext_ln712_689"   --->   Operation 3518 'add' 'add_ln712_1944' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3519 [1/1] (0.00ns)   --->   "%sext_ln712_691 = sext i14 %add_ln712_1945"   --->   Operation 3519 'sext' 'sext_ln712_691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln712_692 = sext i14 %add_ln712_1946"   --->   Operation 3520 'sext' 'sext_ln712_692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3521 [1/1] (1.52ns)   --->   "%add_ln712_1947 = add i15 %sext_ln712_692, i15 %sext_ln712_691"   --->   Operation 3521 'add' 'add_ln712_1947' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln712_694 = sext i15 %add_ln712_1949"   --->   Operation 3522 'sext' 'sext_ln712_694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln712_695 = sext i15 %add_ln712_1950"   --->   Operation 3523 'sext' 'sext_ln712_695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1951 = add i16 %sext_ln712_695, i16 %sext_ln712_694"   --->   Operation 3524 'add' 'add_ln712_1951' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3525 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1956 = add i16 %add_ln712_1955, i16 %add_ln712_1951"   --->   Operation 3525 'add' 'add_ln712_1956' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln712_697 = sext i13 %add_ln712_1958"   --->   Operation 3526 'sext' 'sext_ln712_697' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1959 = add i15 %sext_ln1171_503, i15 %sext_ln1171_540"   --->   Operation 3527 'add' 'add_ln712_1959' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3528 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1960 = add i15 %add_ln712_1959, i15 %sext_ln712_697"   --->   Operation 3528 'add' 'add_ln712_1960' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln712_699 = sext i15 %add_ln712_1961"   --->   Operation 3529 'sext' 'sext_ln712_699' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln712_700 = sext i15 %add_ln712_1962"   --->   Operation 3530 'sext' 'sext_ln712_700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3531 [1/1] (1.53ns)   --->   "%add_ln712_1963 = add i16 %sext_ln712_700, i16 %sext_ln712_699"   --->   Operation 3531 'add' 'add_ln712_1963' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln712_703 = sext i15 %add_ln712_1967"   --->   Operation 3532 'sext' 'sext_ln712_703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln712_705 = sext i14 %add_ln712_1970"   --->   Operation 3533 'sext' 'sext_ln712_705' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3534 [1/1] (1.53ns)   --->   "%add_ln712_1971 = add i16 %sext_ln712_705, i16 %sext_ln712_703"   --->   Operation 3534 'add' 'add_ln712_1971' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1973 = add i15 %sext_ln1171_470, i15 %sext_ln1171_504"   --->   Operation 3535 'add' 'add_ln712_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3536 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1974 = add i15 %add_ln712_1973, i15 %sext_ln1171_432"   --->   Operation 3536 'add' 'add_ln712_1974' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln712_707 = sext i14 %add_ln712_1975"   --->   Operation 3537 'sext' 'sext_ln712_707' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3538 [1/1] (1.52ns)   --->   "%add_ln712_1976 = add i15 %sext_ln712_707, i15 %sext_ln1171_541"   --->   Operation 3538 'add' 'add_ln712_1976' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln712_709 = sext i14 %add_ln712_1978"   --->   Operation 3539 'sext' 'sext_ln712_709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1979 = add i15 %sext_ln712_709, i15 %sext_ln1171_731"   --->   Operation 3540 'add' 'add_ln712_1979' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln712_711 = sext i14 %add_ln712_1982"   --->   Operation 3541 'sext' 'sext_ln712_711' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3542 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1983 = add i15 %sext_ln712_711, i15 %add_ln712_1979"   --->   Operation 3542 'add' 'add_ln712_1983' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln712_713 = sext i13 %add_ln712_1985"   --->   Operation 3543 'sext' 'sext_ln712_713' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3544 [1/1] (1.53ns)   --->   "%add_ln712_1986 = add i14 %sext_ln712_713, i14 %sext_ln42_202"   --->   Operation 3544 'add' 'add_ln712_1986' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln712_715 = sext i14 %add_ln712_1987"   --->   Operation 3545 'sext' 'sext_ln712_715' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln712_716 = sext i14 %add_ln712_1988"   --->   Operation 3546 'sext' 'sext_ln712_716' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3547 [1/1] (1.52ns)   --->   "%add_ln712_1989 = add i15 %sext_ln712_716, i15 %sext_ln712_715"   --->   Operation 3547 'add' 'add_ln712_1989' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln712_720 = sext i15 %add_ln712_1993"   --->   Operation 3548 'sext' 'sext_ln712_720' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3549 [1/1] (0.00ns)   --->   "%sext_ln712_722 = sext i15 %add_ln712_1996"   --->   Operation 3549 'sext' 'sext_ln712_722' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3550 [1/1] (1.53ns)   --->   "%add_ln712_1997 = add i16 %sext_ln712_722, i16 %sext_ln712_720"   --->   Operation 3550 'add' 'add_ln712_1997' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3551 [1/1] (0.00ns)   --->   "%sext_ln712_723 = sext i13 %add_ln712_1999"   --->   Operation 3551 'sext' 'sext_ln712_723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln712_724 = sext i14 %add_ln712_2000"   --->   Operation 3552 'sext' 'sext_ln712_724' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3553 [1/1] (1.52ns)   --->   "%add_ln712_2001 = add i15 %sext_ln712_724, i15 %sext_ln712_723"   --->   Operation 3553 'add' 'add_ln712_2001' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3554 [1/1] (0.00ns)   --->   "%sext_ln712_726 = sext i11 %add_ln712_2002"   --->   Operation 3554 'sext' 'sext_ln712_726' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3555 [1/1] (0.00ns)   --->   "%sext_ln712_727 = sext i14 %add_ln712_2003"   --->   Operation 3555 'sext' 'sext_ln712_727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3556 [1/1] (1.52ns)   --->   "%add_ln712_2004 = add i15 %sext_ln712_727, i15 %sext_ln712_726"   --->   Operation 3556 'add' 'add_ln712_2004' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln712_731 = sext i15 %add_ln712_2008"   --->   Operation 3557 'sext' 'sext_ln712_731' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3558 [1/1] (0.00ns)   --->   "%sext_ln712_732 = sext i15 %add_ln712_2011"   --->   Operation 3558 'sext' 'sext_ln712_732' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3559 [1/1] (1.53ns)   --->   "%add_ln712_2012 = add i16 %sext_ln712_732, i16 %sext_ln712_731"   --->   Operation 3559 'add' 'add_ln712_2012' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln712_733 = sext i15 %add_ln712_2014"   --->   Operation 3560 'sext' 'sext_ln712_733' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln712_734 = sext i15 %add_ln712_2015"   --->   Operation 3561 'sext' 'sext_ln712_734' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3562 [1/1] (1.53ns)   --->   "%add_ln712_2016 = add i16 %sext_ln712_734, i16 %sext_ln712_733"   --->   Operation 3562 'add' 'add_ln712_2016' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln712_735 = sext i14 %add_ln712_2017"   --->   Operation 3563 'sext' 'sext_ln712_735' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3564 [1/1] (0.00ns)   --->   "%sext_ln712_736 = sext i13 %add_ln712_2018"   --->   Operation 3564 'sext' 'sext_ln712_736' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3565 [1/1] (1.52ns)   --->   "%add_ln712_2019 = add i15 %sext_ln712_736, i15 %sext_ln712_735"   --->   Operation 3565 'add' 'add_ln712_2019' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln712_740 = sext i15 %add_ln712_2023"   --->   Operation 3566 'sext' 'sext_ln712_740' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln712_741 = sext i14 %add_ln712_2024"   --->   Operation 3567 'sext' 'sext_ln712_741' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3568 [1/1] (0.00ns)   --->   "%sext_ln712_742 = sext i15 %add_ln712_2025"   --->   Operation 3568 'sext' 'sext_ln712_742' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2026 = add i16 %sext_ln712_742, i16 %sext_ln712_741"   --->   Operation 3569 'add' 'add_ln712_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3570 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2027 = add i16 %add_ln712_2026, i16 %sext_ln712_740"   --->   Operation 3570 'add' 'add_ln712_2027' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3571 [1/1] (0.00ns)   --->   "%sext_ln712_743 = sext i14 %add_ln712_2029"   --->   Operation 3571 'sext' 'sext_ln712_743' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3572 [1/1] (1.52ns)   --->   "%add_ln712_2030 = add i15 %sext_ln712_743, i15 %sext_ln1171_435"   --->   Operation 3572 'add' 'add_ln712_2030' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln712_745 = sext i13 %add_ln712_2031"   --->   Operation 3573 'sext' 'sext_ln712_745' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3574 [1/1] (1.52ns)   --->   "%add_ln712_2032 = add i15 %sext_ln712_745, i15 %sext_ln1171_579"   --->   Operation 3574 'add' 'add_ln712_2032' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln712_748 = sext i13 %add_ln712_2035"   --->   Operation 3575 'sext' 'sext_ln712_748' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln712_749 = sext i14 %add_ln712_2038"   --->   Operation 3576 'sext' 'sext_ln712_749' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3577 [1/1] (1.52ns)   --->   "%add_ln712_2039 = add i15 %sext_ln712_749, i15 %sext_ln712_748"   --->   Operation 3577 'add' 'add_ln712_2039' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln712_751 = sext i14 %add_ln712_2041"   --->   Operation 3578 'sext' 'sext_ln712_751' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3579 [1/1] (0.00ns)   --->   "%sext_ln712_752 = sext i15 %add_ln712_2042"   --->   Operation 3579 'sext' 'sext_ln712_752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3580 [1/1] (1.53ns)   --->   "%add_ln712_2043 = add i16 %sext_ln712_752, i16 %sext_ln712_751"   --->   Operation 3580 'add' 'add_ln712_2043' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln712_753 = sext i15 %add_ln712_2044"   --->   Operation 3581 'sext' 'sext_ln712_753' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln712_754 = sext i15 %add_ln712_2045"   --->   Operation 3582 'sext' 'sext_ln712_754' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3583 [1/1] (1.53ns)   --->   "%add_ln712_2046 = add i16 %sext_ln712_754, i16 %sext_ln712_753"   --->   Operation 3583 'add' 'add_ln712_2046' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln712_757 = sext i15 %add_ln712_2050"   --->   Operation 3584 'sext' 'sext_ln712_757' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3585 [1/1] (0.00ns)   --->   "%sext_ln712_758 = sext i15 %add_ln712_2051"   --->   Operation 3585 'sext' 'sext_ln712_758' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln712_759 = sext i15 %add_ln712_2052"   --->   Operation 3586 'sext' 'sext_ln712_759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2053 = add i16 %sext_ln712_759, i16 %sext_ln712_758"   --->   Operation 3587 'add' 'add_ln712_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3588 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2054 = add i16 %add_ln712_2053, i16 %sext_ln712_757"   --->   Operation 3588 'add' 'add_ln712_2054' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2056 = add i15 %sext_ln1171_510, i15 %sext_ln1171_546"   --->   Operation 3589 'add' 'add_ln712_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3590 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2057 = add i15 %add_ln712_2056, i15 %sext_ln1171_438"   --->   Operation 3590 'add' 'add_ln712_2057' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln712_761 = sext i13 %add_ln712_2058"   --->   Operation 3591 'sext' 'sext_ln712_761' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln712_762 = sext i13 %add_ln712_2059"   --->   Operation 3592 'sext' 'sext_ln712_762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3593 [1/1] (1.53ns)   --->   "%add_ln712_2060 = add i14 %sext_ln712_762, i14 %sext_ln712_761"   --->   Operation 3593 'add' 'add_ln712_2060' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln712_764 = sext i14 %add_ln712_2063"   --->   Operation 3594 'sext' 'sext_ln712_764' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln712_766 = sext i14 %add_ln712_2066"   --->   Operation 3595 'sext' 'sext_ln712_766' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3596 [1/1] (1.52ns)   --->   "%add_ln712_2067 = add i15 %sext_ln712_766, i15 %sext_ln712_764"   --->   Operation 3596 'add' 'add_ln712_2067' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln712_768 = sext i13 %add_ln712_2069"   --->   Operation 3597 'sext' 'sext_ln712_768' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2070 = add i15 %sext_ln1171_511, i15 %sext_ln1171_547"   --->   Operation 3598 'add' 'add_ln712_2070' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3599 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2071 = add i15 %add_ln712_2070, i15 %sext_ln712_768"   --->   Operation 3599 'add' 'add_ln712_2071' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2072 = add i15 %sext_ln1171_580, i15 %sext_ln717_271"   --->   Operation 3600 'add' 'add_ln712_2072' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3601 [1/1] (0.00ns)   --->   "%sext_ln712_770 = sext i13 %add_ln712_2073"   --->   Operation 3601 'sext' 'sext_ln712_770' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3602 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2074 = add i15 %sext_ln712_770, i15 %add_ln712_2072"   --->   Operation 3602 'add' 'add_ln712_2074' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln712_772 = sext i14 %add_ln712_2076"   --->   Operation 3603 'sext' 'sext_ln712_772' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln712_773 = sext i15 %add_ln712_2077"   --->   Operation 3604 'sext' 'sext_ln712_773' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2078 = add i16 %sext_ln712_773, i16 %sext_ln712_772"   --->   Operation 3605 'add' 'add_ln712_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln712_776 = sext i15 %add_ln712_2082"   --->   Operation 3606 'sext' 'sext_ln712_776' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3607 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2083 = add i16 %sext_ln712_776, i16 %add_ln712_2078"   --->   Operation 3607 'add' 'add_ln712_2083' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln712_777 = sext i14 %add_ln712_2085"   --->   Operation 3608 'sext' 'sext_ln712_777' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2086 = add i15 %sext_ln1171_514, i15 %sext_ln1171_548"   --->   Operation 3609 'add' 'add_ln712_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3610 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2087 = add i15 %add_ln712_2086, i15 %sext_ln712_777"   --->   Operation 3610 'add' 'add_ln712_2087' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2088 = add i14 %sext_ln1171_581, i14 %sext_ln1171_265"   --->   Operation 3611 'add' 'add_ln712_2088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln712_779 = sext i13 %add_ln712_2089"   --->   Operation 3612 'sext' 'sext_ln712_779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3613 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2090 = add i14 %sext_ln712_779, i14 %add_ln712_2088"   --->   Operation 3613 'add' 'add_ln712_2090' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln712_782 = sext i14 %add_ln712_2094"   --->   Operation 3614 'sext' 'sext_ln712_782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln712_783 = sext i10 %add_ln712_2096"   --->   Operation 3615 'sext' 'sext_ln712_783' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2097 = add i16 %sext_ln712_783, i16 %add_ln712_2095"   --->   Operation 3616 'add' 'add_ln712_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3617 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2098 = add i16 %add_ln712_2097, i16 %sext_ln712_782"   --->   Operation 3617 'add' 'add_ln712_2098' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln712_784 = sext i14 %add_ln712_2100"   --->   Operation 3618 'sext' 'sext_ln712_784' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3619 [1/1] (0.00ns)   --->   "%sext_ln712_785 = sext i13 %add_ln712_2101"   --->   Operation 3619 'sext' 'sext_ln712_785' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3620 [1/1] (1.52ns)   --->   "%add_ln712_2102 = add i15 %sext_ln712_785, i15 %sext_ln712_784"   --->   Operation 3620 'add' 'add_ln712_2102' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln712_787 = sext i13 %add_ln712_2103"   --->   Operation 3621 'sext' 'sext_ln712_787' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2104 = add i15 %sext_ln1171_642, i15 %sext_ln1171_669"   --->   Operation 3622 'add' 'add_ln712_2104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3623 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2105 = add i15 %add_ln712_2104, i15 %sext_ln712_787"   --->   Operation 3623 'add' 'add_ln712_2105' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln712_791 = sext i15 %add_ln712_2109"   --->   Operation 3624 'sext' 'sext_ln712_791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln712_793 = sext i15 %add_ln712_2112"   --->   Operation 3625 'sext' 'sext_ln712_793' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3626 [1/1] (1.53ns)   --->   "%add_ln712_2113 = add i16 %sext_ln712_793, i16 %sext_ln712_791"   --->   Operation 3626 'add' 'add_ln712_2113' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2115 = add i15 %sext_ln1171_479, i15 %sext_ln1171_516"   --->   Operation 3627 'add' 'add_ln712_2115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3628 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2116 = add i15 %add_ln712_2115, i15 %sext_ln1171_438"   --->   Operation 3628 'add' 'add_ln712_2116' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln712_795 = sext i13 %add_ln712_2117"   --->   Operation 3629 'sext' 'sext_ln712_795' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3630 [1/1] (1.53ns)   --->   "%add_ln712_2118 = add i14 %sext_ln712_795, i14 %sext_ln1171_550"   --->   Operation 3630 'add' 'add_ln712_2118' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln712_797 = sext i14 %add_ln712_2121"   --->   Operation 3631 'sext' 'sext_ln712_797' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln712_799 = sext i14 %add_ln712_2124"   --->   Operation 3632 'sext' 'sext_ln712_799' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3633 [1/1] (1.52ns)   --->   "%add_ln712_2125 = add i15 %sext_ln712_799, i15 %sext_ln712_797"   --->   Operation 3633 'add' 'add_ln712_2125' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln712_802 = sext i13 %add_ln712_2129"   --->   Operation 3634 'sext' 'sext_ln712_802' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln712_803 = sext i13 %add_ln712_2130"   --->   Operation 3635 'sext' 'sext_ln712_803' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3636 [1/1] (1.53ns)   --->   "%add_ln712_2131 = add i14 %sext_ln712_803, i14 %sext_ln712_802"   --->   Operation 3636 'add' 'add_ln712_2131' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3637 [1/1] (0.00ns)   --->   "%sext_ln712_806 = sext i15 %add_ln712_2135"   --->   Operation 3637 'sext' 'sext_ln712_806' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln712_808 = sext i15 %add_ln712_2138"   --->   Operation 3638 'sext' 'sext_ln712_808' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3639 [1/1] (1.53ns)   --->   "%add_ln712_2139 = add i16 %sext_ln712_808, i16 %sext_ln712_806"   --->   Operation 3639 'add' 'add_ln712_2139' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln712_810 = sext i14 %add_ln712_2143"   --->   Operation 3640 'sext' 'sext_ln712_810' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln712_813 = sext i14 %add_ln712_2146"   --->   Operation 3641 'sext' 'sext_ln712_813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3642 [1/1] (1.52ns)   --->   "%add_ln712_2147 = add i15 %sext_ln712_813, i15 %sext_ln712_810"   --->   Operation 3642 'add' 'add_ln712_2147' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln712_818 = sext i14 %add_ln712_2151"   --->   Operation 3643 'sext' 'sext_ln712_818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3644 [1/1] (0.00ns)   --->   "%sext_ln712_819 = sext i15 %add_ln712_2152"   --->   Operation 3644 'sext' 'sext_ln712_819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2153 = add i16 %sext_ln712_819, i16 %sext_ln717_327"   --->   Operation 3645 'add' 'add_ln712_2153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3646 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2154 = add i16 %add_ln712_2153, i16 %sext_ln712_818"   --->   Operation 3646 'add' 'add_ln712_2154' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln712_820 = sext i14 %add_ln712_2157"   --->   Operation 3647 'sext' 'sext_ln712_820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2158 = add i15 %sext_ln42_215, i15 %sext_ln717_258"   --->   Operation 3648 'add' 'add_ln712_2158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3649 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2159 = add i15 %add_ln712_2158, i15 %sext_ln712_820"   --->   Operation 3649 'add' 'add_ln712_2159' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln712_822 = sext i13 %add_ln712_2160"   --->   Operation 3650 'sext' 'sext_ln712_822' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3651 [1/1] (0.00ns)   --->   "%sext_ln712_823 = sext i13 %add_ln712_2161"   --->   Operation 3651 'sext' 'sext_ln712_823' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3652 [1/1] (1.53ns)   --->   "%add_ln712_2162 = add i14 %sext_ln712_823, i14 %sext_ln712_822"   --->   Operation 3652 'add' 'add_ln712_2162' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln712_825 = sext i15 %add_ln712_2164"   --->   Operation 3653 'sext' 'sext_ln712_825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln712_826 = sext i15 %add_ln712_2165"   --->   Operation 3654 'sext' 'sext_ln712_826' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2166 = add i16 %sext_ln712_826, i16 %sext_ln712_825"   --->   Operation 3655 'add' 'add_ln712_2166' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3656 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2170 = add i16 %add_ln712_2169, i16 %add_ln712_2166"   --->   Operation 3656 'add' 'add_ln712_2170' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln712_827 = sext i14 %add_ln712_2172"   --->   Operation 3657 'sext' 'sext_ln712_827' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln712_828 = sext i14 %add_ln712_2174"   --->   Operation 3658 'sext' 'sext_ln712_828' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3659 [1/1] (1.52ns)   --->   "%add_ln712_2175 = add i15 %sext_ln712_828, i15 %sext_ln712_827"   --->   Operation 3659 'add' 'add_ln712_2175' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2181 = add i16 %sext_ln717_249, i16 %sext_ln717_264"   --->   Operation 3660 'add' 'add_ln712_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3661 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2182 = add i16 %add_ln712_2181, i16 %sext_ln717_122"   --->   Operation 3661 'add' 'add_ln712_2182' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln712_832 = sext i14 %add_ln712_2183"   --->   Operation 3662 'sext' 'sext_ln712_832' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln712_833 = sext i15 %add_ln712_2184"   --->   Operation 3663 'sext' 'sext_ln712_833' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3664 [1/1] (1.53ns)   --->   "%add_ln712_2185 = add i16 %sext_ln712_833, i16 %sext_ln712_832"   --->   Operation 3664 'add' 'add_ln712_2185' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln712_834 = sext i13 %add_ln712_2188"   --->   Operation 3665 'sext' 'sext_ln712_834' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3666 [1/1] (0.00ns)   --->   "%zext_ln712_712 = zext i9 %add_ln712_2190"   --->   Operation 3666 'zext' 'zext_ln712_712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2191 = add i16 %zext_ln712_712, i16 %add_ln712_2189"   --->   Operation 3667 'add' 'add_ln712_2191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3668 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2192 = add i16 %add_ln712_2191, i16 %sext_ln712_834"   --->   Operation 3668 'add' 'add_ln712_2192' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3669 [1/1] (0.00ns)   --->   "%sext_ln712_835 = sext i13 %add_ln712_2194"   --->   Operation 3669 'sext' 'sext_ln712_835' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2195 = add i16 %sext_ln717_206, i16 %sext_ln717_250"   --->   Operation 3670 'add' 'add_ln712_2195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3671 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2196 = add i16 %add_ln712_2195, i16 %sext_ln712_835"   --->   Operation 3671 'add' 'add_ln712_2196' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2197 = add i16 %sext_ln717_265, i16 %sext_ln717_275"   --->   Operation 3672 'add' 'add_ln712_2197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln712_836 = sext i14 %add_ln712_2198"   --->   Operation 3673 'sext' 'sext_ln712_836' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3674 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2199 = add i16 %sext_ln712_836, i16 %add_ln712_2197"   --->   Operation 3674 'add' 'add_ln712_2199' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln712_837 = sext i14 %add_ln712_2201"   --->   Operation 3675 'sext' 'sext_ln712_837' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3676 [1/1] (0.00ns)   --->   "%sext_ln712_838 = sext i15 %add_ln712_2202"   --->   Operation 3676 'sext' 'sext_ln712_838' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2203 = add i16 %sext_ln712_838, i16 %sext_ln712_837"   --->   Operation 3677 'add' 'add_ln712_2203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3678 [1/1] (0.00ns)   --->   "%sext_ln712_840 = sext i15 %add_ln712_2206"   --->   Operation 3678 'sext' 'sext_ln712_840' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3679 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2207 = add i16 %sext_ln712_840, i16 %add_ln712_2203"   --->   Operation 3679 'add' 'add_ln712_2207' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln712_841 = sext i15 %add_ln712_2210"   --->   Operation 3680 'sext' 'sext_ln712_841' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3681 [1/1] (0.00ns)   --->   "%sext_ln712_844 = sext i14 %add_ln712_2213"   --->   Operation 3681 'sext' 'sext_ln712_844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2214 = add i16 %sext_ln712_844, i16 %sext_ln712_841"   --->   Operation 3682 'add' 'add_ln712_2214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln712_846 = sext i15 %add_ln712_2220"   --->   Operation 3683 'sext' 'sext_ln712_846' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3684 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2221 = add i16 %sext_ln712_846, i16 %add_ln712_2214"   --->   Operation 3684 'add' 'add_ln712_2221' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln712_847 = sext i15 %add_ln712_2222"   --->   Operation 3685 'sext' 'sext_ln712_847' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3686 [1/1] (0.00ns)   --->   "%sext_ln712_848 = sext i15 %add_ln712_2223"   --->   Operation 3686 'sext' 'sext_ln712_848' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3687 [1/1] (1.53ns)   --->   "%add_ln712_2224 = add i16 %sext_ln712_848, i16 %sext_ln712_847"   --->   Operation 3687 'add' 'add_ln712_2224' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2225 = add i15 %sext_ln42_224, i15 %sext_ln1171_612"   --->   Operation 3688 'add' 'add_ln712_2225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3689 [1/1] (0.00ns)   --->   "%sext_ln712_849 = sext i12 %add_ln712_2226"   --->   Operation 3689 'sext' 'sext_ln712_849' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3690 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2227 = add i15 %sext_ln712_849, i15 %add_ln712_2225"   --->   Operation 3690 'add' 'add_ln712_2227' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3691 [1/1] (0.00ns)   --->   "%sext_ln712_851 = sext i14 %add_ln712_2229"   --->   Operation 3691 'sext' 'sext_ln712_851' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3692 [1/1] (0.00ns)   --->   "%sext_ln712_852 = sext i15 %add_ln712_2230"   --->   Operation 3692 'sext' 'sext_ln712_852' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2231 = add i16 %sext_ln712_852, i16 %sext_ln712_851"   --->   Operation 3693 'add' 'add_ln712_2231' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3694 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2235 = add i16 %add_ln712_2234, i16 %add_ln712_2231"   --->   Operation 3694 'add' 'add_ln712_2235' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln712_853 = sext i14 %add_ln712_2237"   --->   Operation 3695 'sext' 'sext_ln712_853' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln712_854 = sext i15 %add_ln712_2238"   --->   Operation 3696 'sext' 'sext_ln712_854' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3697 [1/1] (1.53ns)   --->   "%add_ln712_2239 = add i16 %sext_ln712_854, i16 %sext_ln712_853"   --->   Operation 3697 'add' 'add_ln712_2239' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2240 = add i14 %sext_ln1171_613, i14 %sext_ln717_284"   --->   Operation 3698 'add' 'add_ln712_2240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3699 [1/1] (0.00ns)   --->   "%sext_ln712_855 = sext i11 %add_ln712_2241"   --->   Operation 3699 'sext' 'sext_ln712_855' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3700 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2242 = add i14 %sext_ln712_855, i14 %add_ln712_2240"   --->   Operation 3700 'add' 'add_ln712_2242' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3701 [1/1] (0.00ns)   --->   "%sext_ln712_857 = sext i13 %add_ln712_2244"   --->   Operation 3701 'sext' 'sext_ln712_857' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2246 = add i15 %add_ln712_2245, i15 %sext_ln712_857"   --->   Operation 3702 'add' 'add_ln712_2246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln712_858 = sext i14 %add_ln712_2249"   --->   Operation 3703 'sext' 'sext_ln712_858' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3704 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2250 = add i15 %sext_ln712_858, i15 %add_ln712_2246"   --->   Operation 3704 'add' 'add_ln712_2250' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2252 = add i16 %sext_ln717_132, i16 %sext_ln717_209"   --->   Operation 3705 'add' 'add_ln712_2252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3706 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2253 = add i16 %add_ln712_2252, i16 %sext_ln717_161"   --->   Operation 3706 'add' 'add_ln712_2253' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2254 = add i16 %sext_ln717_252, i16 %sext_ln717_266"   --->   Operation 3707 'add' 'add_ln712_2254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln712_860 = sext i14 %add_ln712_2255"   --->   Operation 3708 'sext' 'sext_ln712_860' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3709 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2256 = add i16 %sext_ln712_860, i16 %add_ln712_2254"   --->   Operation 3709 'add' 'add_ln712_2256' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln712_862 = sext i15 %add_ln712_2259"   --->   Operation 3710 'sext' 'sext_ln712_862' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3711 [1/1] (0.00ns)   --->   "%sext_ln712_863 = sext i14 %add_ln712_2260"   --->   Operation 3711 'sext' 'sext_ln712_863' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln712_864 = sext i15 %add_ln712_2261"   --->   Operation 3712 'sext' 'sext_ln712_864' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2262 = add i16 %sext_ln712_864, i16 %sext_ln712_863"   --->   Operation 3713 'add' 'add_ln712_2262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3714 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2263 = add i16 %add_ln712_2262, i16 %sext_ln712_862"   --->   Operation 3714 'add' 'add_ln712_2263' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3715 [1/1] (0.00ns)   --->   "%sext_ln712_865 = sext i13 %add_ln712_2266"   --->   Operation 3715 'sext' 'sext_ln712_865' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln712_866 = sext i14 %add_ln712_2267"   --->   Operation 3716 'sext' 'sext_ln712_866' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln712_867 = sext i14 %add_ln712_2268"   --->   Operation 3717 'sext' 'sext_ln712_867' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2269 = add i15 %sext_ln712_867, i15 %sext_ln712_866"   --->   Operation 3718 'add' 'add_ln712_2269' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3719 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2270 = add i15 %add_ln712_2269, i15 %sext_ln712_865"   --->   Operation 3719 'add' 'add_ln712_2270' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln712_869 = sext i14 %add_ln712_2271"   --->   Operation 3720 'sext' 'sext_ln712_869' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln712_870 = sext i14 %add_ln712_2272"   --->   Operation 3721 'sext' 'sext_ln712_870' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3722 [1/1] (1.52ns)   --->   "%add_ln712_2273 = add i15 %sext_ln712_870, i15 %sext_ln712_869"   --->   Operation 3722 'add' 'add_ln712_2273' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln712_872 = sext i13 %add_ln712_2279"   --->   Operation 3723 'sext' 'sext_ln712_872' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3724 [1/1] (1.53ns)   --->   "%add_ln712_2280 = add i14 %sext_ln712_872, i14 %sext_ln717_255"   --->   Operation 3724 'add' 'add_ln712_2280' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln712_874 = sext i14 %add_ln712_2281"   --->   Operation 3725 'sext' 'sext_ln712_874' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2282 = add i15 %sext_ln1171_616, i15 %sext_ln1171_628"   --->   Operation 3726 'add' 'add_ln712_2282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3727 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2283 = add i15 %add_ln712_2282, i15 %sext_ln712_874"   --->   Operation 3727 'add' 'add_ln712_2283' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln712_876 = sext i13 %add_ln712_2285"   --->   Operation 3728 'sext' 'sext_ln712_876' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2287 = add i15 %add_ln712_2286, i15 %sext_ln712_876"   --->   Operation 3729 'add' 'add_ln712_2287' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3730 [1/1] (0.00ns)   --->   "%zext_ln712_718 = zext i10 %add_ln712_2290"   --->   Operation 3730 'zext' 'zext_ln712_718' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3731 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2291 = add i15 %zext_ln712_718, i15 %add_ln712_2287"   --->   Operation 3731 'add' 'add_ln712_2291' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln712_878 = sext i12 %add_ln712_2294"   --->   Operation 3732 'sext' 'sext_ln712_878' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln712_879 = sext i13 %add_ln712_2295"   --->   Operation 3733 'sext' 'sext_ln712_879' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2296 = add i14 %sext_ln712_879, i14 %sext_ln42_236"   --->   Operation 3734 'add' 'add_ln712_2296' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3735 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2297 = add i14 %add_ln712_2296, i14 %sext_ln712_878"   --->   Operation 3735 'add' 'add_ln712_2297' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln712_884 = sext i14 %add_ln712_2304"   --->   Operation 3736 'sext' 'sext_ln712_884' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3737 [1/1] (0.00ns)   --->   "%sext_ln712_885 = sext i14 %add_ln712_2305"   --->   Operation 3737 'sext' 'sext_ln712_885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2306 = add i15 %sext_ln712_885, i15 %sext_ln1171_585"   --->   Operation 3738 'add' 'add_ln712_2306' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3739 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2307 = add i15 %add_ln712_2306, i15 %sext_ln712_884"   --->   Operation 3739 'add' 'add_ln712_2307' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3740 [1/1] (0.00ns)   --->   "%sext_ln712_887 = sext i13 %add_ln712_2308"   --->   Operation 3740 'sext' 'sext_ln712_887' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3741 [1/1] (1.53ns)   --->   "%add_ln712_2309 = add i14 %sext_ln712_887, i14 %sext_ln1171_709"   --->   Operation 3741 'add' 'add_ln712_2309' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln712_893 = sext i14 %add_ln712_2320"   --->   Operation 3742 'sext' 'sext_ln712_893' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln712_537 = sext i9 %add_ln712_2322"   --->   Operation 3743 'sext' 'sext_ln712_537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2323 = add i16 %sext_ln712_537, i16 %add_ln712_2321"   --->   Operation 3744 'add' 'add_ln712_2323' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3745 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2324 = add i16 %add_ln712_2323, i16 %sext_ln712_893"   --->   Operation 3745 'add' 'add_ln712_2324' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2326 = add i15 %sext_ln1171_449, i15 %sext_ln1171_557"   --->   Operation 3746 'add' 'add_ln712_2326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3747 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2327 = add i15 %add_ln712_2326, i15 %sext_ln1171_487"   --->   Operation 3747 'add' 'add_ln712_2327' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3748 [1/1] (0.00ns)   --->   "%sext_ln712_895 = sext i13 %add_ln712_2328"   --->   Operation 3748 'sext' 'sext_ln712_895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3749 [1/1] (1.53ns)   --->   "%add_ln712_2329 = add i14 %sext_ln712_895, i14 %sext_ln1171_618"   --->   Operation 3749 'add' 'add_ln712_2329' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3750 [1/1] (0.00ns)   --->   "%sext_ln712_898 = sext i14 %add_ln712_2332"   --->   Operation 3750 'sext' 'sext_ln712_898' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3751 [1/1] (0.00ns)   --->   "%sext_ln712_900 = sext i15 %add_ln712_2335"   --->   Operation 3751 'sext' 'sext_ln712_900' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3752 [1/1] (1.53ns)   --->   "%add_ln712_2336 = add i16 %sext_ln712_900, i16 %sext_ln712_898"   --->   Operation 3752 'add' 'add_ln712_2336' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln712_902 = sext i15 %add_ln712_2340"   --->   Operation 3753 'sext' 'sext_ln712_902' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln712_903 = sext i14 %add_ln712_2341"   --->   Operation 3754 'sext' 'sext_ln712_903' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3755 [1/1] (1.53ns)   --->   "%add_ln712_2342 = add i16 %sext_ln712_903, i16 %sext_ln712_902"   --->   Operation 3755 'add' 'add_ln712_2342' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln712_905 = sext i15 %add_ln712_2346"   --->   Operation 3756 'sext' 'sext_ln712_905' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3757 [1/1] (0.00ns)   --->   "%sext_ln712_906 = sext i15 %add_ln712_2347"   --->   Operation 3757 'sext' 'sext_ln712_906' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3758 [1/1] (0.00ns)   --->   "%sext_ln712_907 = sext i15 %add_ln712_2348"   --->   Operation 3758 'sext' 'sext_ln712_907' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2349 = add i16 %sext_ln712_907, i16 %sext_ln712_906"   --->   Operation 3759 'add' 'add_ln712_2349' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3760 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2350 = add i16 %add_ln712_2349, i16 %sext_ln712_905"   --->   Operation 3760 'add' 'add_ln712_2350' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3761 [1/1] (0.00ns)   --->   "%sext_ln712_908 = sext i15 %add_ln712_2352"   --->   Operation 3761 'sext' 'sext_ln712_908' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln712_909 = sext i15 %add_ln712_2353"   --->   Operation 3762 'sext' 'sext_ln712_909' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3763 [1/1] (1.53ns)   --->   "%add_ln712_2354 = add i16 %sext_ln712_909, i16 %sext_ln712_908"   --->   Operation 3763 'add' 'add_ln712_2354' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2355 = add i16 %sext_ln717_268, i16 %sext_ln717_276"   --->   Operation 3764 'add' 'add_ln712_2355' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln712_910 = sext i13 %add_ln712_2356"   --->   Operation 3765 'sext' 'sext_ln712_910' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3766 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2357 = add i16 %sext_ln712_910, i16 %add_ln712_2355"   --->   Operation 3766 'add' 'add_ln712_2357' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3767 [1/1] (0.00ns)   --->   "%sext_ln712_911 = sext i15 %add_ln712_2359"   --->   Operation 3767 'sext' 'sext_ln712_911' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3768 [1/1] (0.00ns)   --->   "%sext_ln712_912 = sext i14 %add_ln712_2360"   --->   Operation 3768 'sext' 'sext_ln712_912' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2361 = add i16 %sext_ln712_912, i16 %sext_ln712_911"   --->   Operation 3769 'add' 'add_ln712_2361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3770 [1/1] (0.00ns)   --->   "%sext_ln712_915 = sext i15 %add_ln712_2364"   --->   Operation 3770 'sext' 'sext_ln712_915' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3771 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2365 = add i16 %sext_ln712_915, i16 %add_ln712_2361"   --->   Operation 3771 'add' 'add_ln712_2365' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2367 = add i16 %sext_ln717_134, i16 %sext_ln717_212"   --->   Operation 3772 'add' 'add_ln712_2367' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3773 [1/1] (0.00ns)   --->   "%sext_ln712_916 = sext i15 %add_ln712_2368"   --->   Operation 3773 'sext' 'sext_ln712_916' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3774 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2369 = add i16 %sext_ln712_916, i16 %add_ln712_2367"   --->   Operation 3774 'add' 'add_ln712_2369' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3775 [1/1] (0.00ns)   --->   "%sext_ln712_920 = sext i14 %add_ln712_2376"   --->   Operation 3775 'sext' 'sext_ln712_920' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3776 [1/1] (0.00ns)   --->   "%zext_ln712_717 = zext i10 %add_ln712_2378"   --->   Operation 3776 'zext' 'zext_ln712_717' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2379 = add i16 %zext_ln712_717, i16 %add_ln712_2377"   --->   Operation 3777 'add' 'add_ln712_2379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3778 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2380 = add i16 %add_ln712_2379, i16 %sext_ln712_920"   --->   Operation 3778 'add' 'add_ln712_2380' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2382 = add i15 %sext_ln1171_523, i15 %sext_ln1171_546"   --->   Operation 3779 'add' 'add_ln712_2382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3780 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2383 = add i15 %add_ln712_2382, i15 %sext_ln1171_450"   --->   Operation 3780 'add' 'add_ln712_2383' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3781 [1/1] (0.00ns)   --->   "%sext_ln712_922 = sext i13 %add_ln712_2384"   --->   Operation 3781 'sext' 'sext_ln712_922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3782 [1/1] (0.00ns)   --->   "%sext_ln712_923 = sext i12 %add_ln712_2385"   --->   Operation 3782 'sext' 'sext_ln712_923' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3783 [1/1] (1.53ns)   --->   "%add_ln712_2386 = add i14 %sext_ln712_923, i14 %sext_ln712_922"   --->   Operation 3783 'add' 'add_ln712_2386' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3784 [1/1] (0.00ns)   --->   "%sext_ln712_927 = sext i14 %add_ln712_2390"   --->   Operation 3784 'sext' 'sext_ln712_927' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3785 [1/1] (0.00ns)   --->   "%sext_ln712_928 = sext i13 %add_ln712_2392"   --->   Operation 3785 'sext' 'sext_ln712_928' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2393 = add i15 %sext_ln712_928, i15 %add_ln712_2391"   --->   Operation 3786 'add' 'add_ln712_2393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3787 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2394 = add i15 %add_ln712_2393, i15 %sext_ln712_927"   --->   Operation 3787 'add' 'add_ln712_2394' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3788 [1/1] (0.00ns)   --->   "%sext_ln712_931 = sext i14 %add_ln712_2398"   --->   Operation 3788 'sext' 'sext_ln712_931' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3789 [1/1] (1.52ns)   --->   "%add_ln712_2399 = add i15 %sext_ln712_931, i15 %sext_ln1171_590"   --->   Operation 3789 'add' 'add_ln712_2399' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln712_933 = sext i15 %add_ln712_2402"   --->   Operation 3790 'sext' 'sext_ln712_933' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln712_934 = sext i14 %add_ln712_2404"   --->   Operation 3791 'sext' 'sext_ln712_934' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3792 [1/1] (1.53ns)   --->   "%add_ln712_2405 = add i16 %sext_ln712_934, i16 %sext_ln712_933"   --->   Operation 3792 'add' 'add_ln712_2405' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln712_935 = sext i14 %add_ln712_2407"   --->   Operation 3793 'sext' 'sext_ln712_935' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2408 = add i16 %sext_ln717_215, i16 %sext_ln717_259"   --->   Operation 3794 'add' 'add_ln712_2408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3795 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2409 = add i16 %add_ln712_2408, i16 %sext_ln712_935"   --->   Operation 3795 'add' 'add_ln712_2409' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3796 [1/1] (0.00ns)   --->   "%sext_ln712_939 = sext i15 %add_ln712_2416"   --->   Operation 3796 'sext' 'sext_ln712_939' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln712_940 = sext i13 %add_ln712_2419"   --->   Operation 3797 'sext' 'sext_ln712_940' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2420 = add i16 %sext_ln712_940, i16 %add_ln712_2417"   --->   Operation 3798 'add' 'add_ln712_2420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3799 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2421 = add i16 %add_ln712_2420, i16 %sext_ln712_939"   --->   Operation 3799 'add' 'add_ln712_2421' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln712_941 = sext i15 %add_ln712_2423"   --->   Operation 3800 'sext' 'sext_ln712_941' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3801 [1/1] (1.53ns)   --->   "%add_ln712_2424 = add i16 %sext_ln712_941, i16 %sext_ln717_137"   --->   Operation 3801 'add' 'add_ln712_2424' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3802 [1/1] (0.00ns)   --->   "%sext_ln712_942 = sext i14 %add_ln712_2425"   --->   Operation 3802 'sext' 'sext_ln712_942' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln712_943 = sext i14 %add_ln712_2426"   --->   Operation 3803 'sext' 'sext_ln712_943' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3804 [1/1] (1.52ns)   --->   "%add_ln712_2427 = add i15 %sext_ln712_943, i15 %sext_ln712_942"   --->   Operation 3804 'add' 'add_ln712_2427' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln712_946 = sext i15 %add_ln712_2431"   --->   Operation 3805 'sext' 'sext_ln712_946' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3806 [1/1] (0.00ns)   --->   "%sext_ln712_948 = sext i15 %add_ln712_2434"   --->   Operation 3806 'sext' 'sext_ln712_948' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3807 [1/1] (1.53ns)   --->   "%add_ln712_2435 = add i16 %sext_ln712_948, i16 %sext_ln712_946"   --->   Operation 3807 'add' 'add_ln712_2435' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3808 [1/1] (0.00ns)   --->   "%sext_ln712_950 = sext i13 %add_ln712_2439"   --->   Operation 3808 'sext' 'sext_ln712_950' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2440 = add i14 %sext_ln1171_749, i14 %sext_ln42_269"   --->   Operation 3809 'add' 'add_ln712_2440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3810 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2441 = add i14 %add_ln712_2440, i14 %sext_ln712_950"   --->   Operation 3810 'add' 'add_ln712_2441' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3811 [1/1] (0.00ns)   --->   "%sext_ln712_952 = sext i15 %add_ln712_2443"   --->   Operation 3811 'sext' 'sext_ln712_952' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3812 [1/1] (0.00ns)   --->   "%sext_ln712_953 = sext i15 %add_ln712_2444"   --->   Operation 3812 'sext' 'sext_ln712_953' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2445 = add i16 %sext_ln712_953, i16 %sext_ln712_952"   --->   Operation 3813 'add' 'add_ln712_2445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3814 [1/1] (0.00ns)   --->   "%sext_ln712_955 = sext i12 %add_ln712_2448"   --->   Operation 3814 'sext' 'sext_ln712_955' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3815 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2449 = add i16 %sext_ln712_955, i16 %add_ln712_2445"   --->   Operation 3815 'add' 'add_ln712_2449' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3816 [1/1] (0.00ns)   --->   "%sext_ln712_956 = sext i14 %add_ln712_2452"   --->   Operation 3816 'sext' 'sext_ln712_956' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln712_958 = sext i13 %add_ln712_2455"   --->   Operation 3817 'sext' 'sext_ln712_958' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2456 = add i15 %sext_ln712_958, i15 %sext_ln712_956"   --->   Operation 3818 'add' 'add_ln712_2456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3819 [1/1] (0.00ns)   --->   "%zext_ln712_726 = zext i11 %add_ln712_2462"   --->   Operation 3819 'zext' 'zext_ln712_726' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3820 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2463 = add i15 %zext_ln712_726, i15 %add_ln712_2456"   --->   Operation 3820 'add' 'add_ln712_2463' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3821 [1/1] (0.00ns)   --->   "%sext_ln712_960 = sext i13 %add_ln712_2464"   --->   Operation 3821 'sext' 'sext_ln712_960' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2465 = add i16 %sext_ln717_219, i16 %sext_ln717_260"   --->   Operation 3822 'add' 'add_ln712_2465' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3823 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2466 = add i16 %add_ln712_2465, i16 %sext_ln712_960"   --->   Operation 3823 'add' 'add_ln712_2466' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3824 [1/1] (0.00ns)   --->   "%sext_ln712_961 = sext i15 %add_ln712_2467"   --->   Operation 3824 'sext' 'sext_ln712_961' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln712_962 = sext i14 %add_ln712_2468"   --->   Operation 3825 'sext' 'sext_ln712_962' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3826 [1/1] (1.53ns)   --->   "%add_ln712_2469 = add i16 %sext_ln712_962, i16 %sext_ln712_961"   --->   Operation 3826 'add' 'add_ln712_2469' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3827 [1/1] (0.00ns)   --->   "%sext_ln712_965 = sext i15 %add_ln712_2473"   --->   Operation 3827 'sext' 'sext_ln712_965' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3828 [1/1] (0.00ns)   --->   "%zext_ln712_721 = zext i11 %add_ln712_2475"   --->   Operation 3828 'zext' 'zext_ln712_721' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2476 = add i16 %zext_ln712_721, i16 %add_ln712_2474"   --->   Operation 3829 'add' 'add_ln712_2476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3830 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2477 = add i16 %add_ln712_2476, i16 %sext_ln712_965"   --->   Operation 3830 'add' 'add_ln712_2477' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3831 [1/1] (0.00ns)   --->   "%sext_ln712_966 = sext i12 %add_ln712_2479"   --->   Operation 3831 'sext' 'sext_ln712_966' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2480 = add i16 %sext_ln717_220, i16 %sext_ln717_261"   --->   Operation 3832 'add' 'add_ln712_2480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3833 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2481 = add i16 %add_ln712_2480, i16 %sext_ln712_966"   --->   Operation 3833 'add' 'add_ln712_2481' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3834 [1/1] (0.00ns)   --->   "%sext_ln712_967 = sext i14 %add_ln712_2482"   --->   Operation 3834 'sext' 'sext_ln712_967' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln712_968 = sext i14 %add_ln712_2483"   --->   Operation 3835 'sext' 'sext_ln712_968' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3836 [1/1] (1.52ns)   --->   "%add_ln712_2484 = add i15 %sext_ln712_968, i15 %sext_ln712_967"   --->   Operation 3836 'add' 'add_ln712_2484' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln712_971 = sext i15 %add_ln712_2488"   --->   Operation 3837 'sext' 'sext_ln712_971' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3838 [1/1] (0.00ns)   --->   "%sext_ln712_974 = sext i15 %add_ln712_2491"   --->   Operation 3838 'sext' 'sext_ln712_974' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3839 [1/1] (1.53ns)   --->   "%add_ln712_2492 = add i16 %sext_ln712_974, i16 %sext_ln712_971"   --->   Operation 3839 'add' 'add_ln712_2492' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3840 [1/1] (0.00ns)   --->   "%sext_ln712_976 = sext i14 %add_ln712_2495"   --->   Operation 3840 'sext' 'sext_ln712_976' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3841 [1/1] (0.00ns)   --->   "%sext_ln712_977 = sext i14 %add_ln712_2497"   --->   Operation 3841 'sext' 'sext_ln712_977' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3842 [1/1] (1.52ns)   --->   "%add_ln712_2498 = add i15 %sext_ln712_977, i15 %sext_ln712_976"   --->   Operation 3842 'add' 'add_ln712_2498' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3843 [1/1] (0.00ns)   --->   "%sext_ln712_979 = sext i13 %add_ln712_2500"   --->   Operation 3843 'sext' 'sext_ln712_979' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln712_981 = sext i14 %add_ln712_2503"   --->   Operation 3844 'sext' 'sext_ln712_981' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3845 [1/1] (1.52ns)   --->   "%add_ln712_2504 = add i15 %sext_ln712_981, i15 %sext_ln712_979"   --->   Operation 3845 'add' 'add_ln712_2504' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln712_983 = sext i13 %add_ln712_2506"   --->   Operation 3846 'sext' 'sext_ln712_983' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3847 [1/1] (1.52ns)   --->   "%add_ln712_2507 = add i15 %sext_ln712_983, i15 %sext_ln1171_455"   --->   Operation 3847 'add' 'add_ln712_2507' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2508 = add i15 %sext_ln1171_561, i15 %sext_ln42_228"   --->   Operation 3848 'add' 'add_ln712_2508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3849 [1/1] (0.00ns)   --->   "%sext_ln712_985 = sext i13 %add_ln712_2509"   --->   Operation 3849 'sext' 'sext_ln712_985' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3850 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2510 = add i15 %sext_ln712_985, i15 %add_ln712_2508"   --->   Operation 3850 'add' 'add_ln712_2510' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3851 [1/1] (0.00ns)   --->   "%sext_ln712_989 = sext i14 %add_ln712_2514"   --->   Operation 3851 'sext' 'sext_ln712_989' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln712_991 = sext i15 %add_ln712_2517"   --->   Operation 3852 'sext' 'sext_ln712_991' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3853 [1/1] (1.53ns)   --->   "%add_ln712_2518 = add i16 %sext_ln712_991, i16 %sext_ln712_989"   --->   Operation 3853 'add' 'add_ln712_2518' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3854 [1/1] (0.00ns)   --->   "%sext_ln712_992 = sext i12 %add_ln712_2523"   --->   Operation 3854 'sext' 'sext_ln712_992' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2524 = add i15 %sext_ln712_992, i15 %add_ln712_2521"   --->   Operation 3855 'add' 'add_ln712_2524' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln712_995 = sext i14 %add_ln712_2529"   --->   Operation 3856 'sext' 'sext_ln712_995' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3857 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2530 = add i15 %sext_ln712_995, i15 %add_ln712_2524"   --->   Operation 3857 'add' 'add_ln712_2530' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln712_1000 = sext i14 %add_ln712_2537"   --->   Operation 3858 'sext' 'sext_ln712_1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3859 [1/1] (0.00ns)   --->   "%zext_ln712_727 = zext i11 %add_ln712_2540"   --->   Operation 3859 'zext' 'zext_ln712_727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3860 [1/1] (1.52ns)   --->   "%add_ln712_2541 = add i15 %zext_ln712_727, i15 %sext_ln712_1000"   --->   Operation 3860 'add' 'add_ln712_2541' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3861 [1/1] (0.00ns)   --->   "%sext_ln712_1002 = sext i13 %add_ln712_2544"   --->   Operation 3861 'sext' 'sext_ln712_1002' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3862 [1/1] (0.00ns)   --->   "%sext_ln712_1004 = sext i14 %add_ln712_2546"   --->   Operation 3862 'sext' 'sext_ln712_1004' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3863 [1/1] (1.52ns)   --->   "%add_ln712_2547 = add i15 %sext_ln712_1004, i15 %sext_ln712_1002"   --->   Operation 3863 'add' 'add_ln712_2547' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln712_1007 = sext i12 %add_ln712_2549"   --->   Operation 3864 'sext' 'sext_ln712_1007' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3865 [1/1] (0.00ns)   --->   "%sext_ln712_1008 = sext i10 %add_ln712_2551"   --->   Operation 3865 'sext' 'sext_ln712_1008' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2552 = add i15 %sext_ln712_1008, i15 %add_ln712_2550"   --->   Operation 3866 'add' 'add_ln712_2552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3867 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2553 = add i15 %add_ln712_2552, i15 %sext_ln712_1007"   --->   Operation 3867 'add' 'add_ln712_2553' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln712_1010 = sext i12 %add_ln712_2555"   --->   Operation 3868 'sext' 'sext_ln712_1010' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3869 [1/1] (0.00ns)   --->   "%sext_ln712_1011 = sext i15 %add_ln712_2556"   --->   Operation 3869 'sext' 'sext_ln712_1011' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3870 [1/1] (1.53ns)   --->   "%add_ln712_2557 = add i16 %sext_ln712_1011, i16 %sext_ln712_1010"   --->   Operation 3870 'add' 'add_ln712_2557' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3871 [1/1] (0.00ns)   --->   "%sext_ln712_1015 = sext i15 %add_ln712_2564"   --->   Operation 3871 'sext' 'sext_ln712_1015' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3872 [1/1] (0.00ns)   --->   "%sext_ln712_1016 = sext i14 %add_ln712_2565"   --->   Operation 3872 'sext' 'sext_ln712_1016' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2568 = add i16 %add_ln712_2567, i16 %sext_ln712_1016"   --->   Operation 3873 'add' 'add_ln712_2568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3874 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2569 = add i16 %add_ln712_2568, i16 %sext_ln712_1015"   --->   Operation 3874 'add' 'add_ln712_2569' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3875 [1/1] (0.00ns)   --->   "%sext_ln712_1017 = sext i14 %add_ln712_2571"   --->   Operation 3875 'sext' 'sext_ln712_1017' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3876 [1/1] (0.00ns)   --->   "%sext_ln712_1019 = sext i14 %add_ln712_2573"   --->   Operation 3876 'sext' 'sext_ln712_1019' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3877 [1/1] (1.52ns)   --->   "%add_ln712_2574 = add i15 %sext_ln712_1019, i15 %sext_ln712_1017"   --->   Operation 3877 'add' 'add_ln712_2574' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3878 [1/1] (0.00ns)   --->   "%sext_ln712_1024 = sext i14 %add_ln712_2581"   --->   Operation 3878 'sext' 'sext_ln712_1024' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3879 [1/1] (1.52ns)   --->   "%add_ln712_2582 = add i15 %sext_ln712_1024, i15 %sext_ln1171_459"   --->   Operation 3879 'add' 'add_ln712_2582' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3880 [1/1] (0.00ns)   --->   "%sext_ln712_1026 = sext i15 %add_ln712_2583"   --->   Operation 3880 'sext' 'sext_ln712_1026' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln712_1027 = sext i15 %add_ln712_2584"   --->   Operation 3881 'sext' 'sext_ln712_1027' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3882 [1/1] (1.53ns)   --->   "%add_ln712_2585 = add i16 %sext_ln712_1027, i16 %sext_ln712_1026"   --->   Operation 3882 'add' 'add_ln712_2585' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln712_1029 = sext i12 %add_ln712_2589"   --->   Operation 3883 'sext' 'sext_ln712_1029' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3884 [1/1] (0.00ns)   --->   "%zext_ln712_728 = zext i11 %add_ln712_2591"   --->   Operation 3884 'zext' 'zext_ln712_728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2592 = add i15 %zext_ln712_728, i15 %add_ln712_2590"   --->   Operation 3885 'add' 'add_ln712_2592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3886 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2593 = add i15 %add_ln712_2592, i15 %sext_ln712_1029"   --->   Operation 3886 'add' 'add_ln712_2593' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2595 = add i16 %sext_ln717_177, i16 %sext_ln717_218"   --->   Operation 3887 'add' 'add_ln712_2595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3888 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2596 = add i16 %add_ln712_2595, i16 %sext_ln717_137"   --->   Operation 3888 'add' 'add_ln712_2596' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln712_1031 = sext i15 %add_ln712_2597"   --->   Operation 3889 'sext' 'sext_ln712_1031' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln712_1032 = sext i11 %add_ln712_2598"   --->   Operation 3890 'sext' 'sext_ln712_1032' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3891 [1/1] (1.53ns)   --->   "%add_ln712_2599 = add i16 %sext_ln712_1032, i16 %sext_ln712_1031"   --->   Operation 3891 'add' 'add_ln712_2599' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3892 [1/1] (0.00ns)   --->   "%sext_ln712_1035 = sext i15 %add_ln712_2603"   --->   Operation 3892 'sext' 'sext_ln712_1035' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln712_1036 = sext i12 %add_ln712_2605"   --->   Operation 3893 'sext' 'sext_ln712_1036' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2606 = add i16 %sext_ln712_1036, i16 %add_ln712_2604"   --->   Operation 3894 'add' 'add_ln712_2606' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3895 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2607 = add i16 %add_ln712_2606, i16 %sext_ln712_1035"   --->   Operation 3895 'add' 'add_ln712_2607' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3896 [1/1] (0.00ns)   --->   "%sext_ln712_1037 = sext i13 %add_ln712_2609"   --->   Operation 3896 'sext' 'sext_ln712_1037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3897 [1/1] (0.00ns)   --->   "%sext_ln712_1038 = sext i13 %add_ln712_2610"   --->   Operation 3897 'sext' 'sext_ln712_1038' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3898 [1/1] (1.53ns)   --->   "%add_ln712_2611 = add i14 %sext_ln712_1038, i14 %sext_ln712_1037"   --->   Operation 3898 'add' 'add_ln712_2611' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln712_1040 = sext i13 %add_ln712_2612"   --->   Operation 3899 'sext' 'sext_ln712_1040' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3900 [1/1] (0.00ns)   --->   "%sext_ln712_1041 = sext i14 %add_ln712_2613"   --->   Operation 3900 'sext' 'sext_ln712_1041' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3901 [1/1] (1.52ns)   --->   "%add_ln712_2614 = add i15 %sext_ln712_1041, i15 %sext_ln712_1040"   --->   Operation 3901 'add' 'add_ln712_2614' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3902 [1/1] (0.00ns)   --->   "%sext_ln712_1044 = sext i15 %add_ln712_2618"   --->   Operation 3902 'sext' 'sext_ln712_1044' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3903 [1/1] (0.00ns)   --->   "%zext_ln712_724 = zext i10 %add_ln712_2620"   --->   Operation 3903 'zext' 'zext_ln712_724' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2621 = add i16 %zext_ln712_724, i16 %add_ln712_2619"   --->   Operation 3904 'add' 'add_ln712_2621' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3905 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2622 = add i16 %add_ln712_2621, i16 %sext_ln712_1044"   --->   Operation 3905 'add' 'add_ln712_2622' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3906 [1/1] (0.00ns)   --->   "%sext_ln712_1045 = sext i12 %add_ln712_2624"   --->   Operation 3906 'sext' 'sext_ln712_1045' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3907 [1/1] (0.00ns)   --->   "%sext_ln712_1046 = sext i12 %add_ln712_2625"   --->   Operation 3907 'sext' 'sext_ln712_1046' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3908 [1/1] (1.54ns)   --->   "%add_ln712_2626 = add i13 %sext_ln712_1046, i13 %sext_ln712_1045"   --->   Operation 3908 'add' 'add_ln712_2626' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3909 [1/1] (0.00ns)   --->   "%sext_ln712_1050 = sext i14 %add_ln712_2632"   --->   Operation 3909 'sext' 'sext_ln712_1050' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3910 [1/1] (1.52ns)   --->   "%add_ln712_2633 = add i15 %sext_ln712_1050, i15 %sext_ln1171_456"   --->   Operation 3910 'add' 'add_ln712_2633' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3911 [1/1] (0.00ns)   --->   "%sext_ln712_1052 = sext i14 %add_ln712_2634"   --->   Operation 3911 'sext' 'sext_ln712_1052' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2635 = add i15 %sext_ln1171_688, i15 %sext_ln717_295"   --->   Operation 3912 'add' 'add_ln712_2635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3913 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2636 = add i15 %add_ln712_2635, i15 %sext_ln712_1052"   --->   Operation 3913 'add' 'add_ln712_2636' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln712_1056 = sext i15 %add_ln712_2640"   --->   Operation 3914 'sext' 'sext_ln712_1056' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3915 [1/1] (0.00ns)   --->   "%sext_ln712_1058 = sext i15 %add_ln712_2643"   --->   Operation 3915 'sext' 'sext_ln712_1058' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3916 [1/1] (1.53ns)   --->   "%add_ln712_2644 = add i16 %sext_ln712_1058, i16 %sext_ln712_1056"   --->   Operation 3916 'add' 'add_ln712_2644' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3917 [1/1] (0.00ns)   --->   "%sext_ln712_1059 = sext i15 %add_ln712_2646"   --->   Operation 3917 'sext' 'sext_ln712_1059' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3918 [1/1] (1.53ns)   --->   "%add_ln712_2647 = add i16 %sext_ln712_1059, i16 %sext_ln717_115"   --->   Operation 3918 'add' 'add_ln712_2647' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3919 [1/1] (0.00ns)   --->   "%sext_ln712_1060 = sext i13 %add_ln712_2648"   --->   Operation 3919 'sext' 'sext_ln712_1060' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3920 [1/1] (0.00ns)   --->   "%sext_ln712_1061 = sext i13 %add_ln712_2649"   --->   Operation 3920 'sext' 'sext_ln712_1061' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3921 [1/1] (1.53ns)   --->   "%add_ln712_2650 = add i14 %sext_ln712_1061, i14 %sext_ln712_1060"   --->   Operation 3921 'add' 'add_ln712_2650' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln712_1063 = sext i13 %add_ln712_2653"   --->   Operation 3922 'sext' 'sext_ln712_1063' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3923 [1/1] (0.00ns)   --->   "%zext_ln712_730 = zext i10 %add_ln712_2655"   --->   Operation 3923 'zext' 'zext_ln712_730' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2656 = add i15 %zext_ln712_730, i15 %add_ln712_2654"   --->   Operation 3924 'add' 'add_ln712_2656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3925 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2657 = add i15 %add_ln712_2656, i15 %sext_ln712_1063"   --->   Operation 3925 'add' 'add_ln712_2657' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3926 [1/1] (0.00ns)   --->   "%sext_ln712_1065 = sext i12 %add_ln712_2659"   --->   Operation 3926 'sext' 'sext_ln712_1065' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2660 = add i14 %sext_ln38_2, i14 %sext_ln38_3"   --->   Operation 3927 'add' 'add_ln712_2660' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3928 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2661 = add i14 %add_ln712_2660, i14 %sext_ln712_1065"   --->   Operation 3928 'add' 'add_ln712_2661' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3929 [1/1] (0.00ns)   --->   "%sext_ln712_1067 = sext i14 %add_ln712_2662"   --->   Operation 3929 'sext' 'sext_ln712_1067' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln712_1068 = sext i14 %add_ln712_2663"   --->   Operation 3930 'sext' 'sext_ln712_1068' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3931 [1/1] (1.52ns)   --->   "%add_ln712_2664 = add i15 %sext_ln712_1068, i15 %sext_ln712_1067"   --->   Operation 3931 'add' 'add_ln712_2664' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln712_1070 = sext i14 %add_ln712_2666"   --->   Operation 3932 'sext' 'sext_ln712_1070' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3933 [1/1] (0.00ns)   --->   "%sext_ln712_1071 = sext i15 %add_ln712_2667"   --->   Operation 3933 'sext' 'sext_ln712_1071' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2668 = add i16 %sext_ln712_1071, i16 %sext_ln712_1070"   --->   Operation 3934 'add' 'add_ln712_2668' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3935 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2672 = add i16 %add_ln712_2671, i16 %add_ln712_2668"   --->   Operation 3935 'add' 'add_ln712_2672' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.18>
ST_7 : Operation 3936 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 3936 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3937 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 859, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 3937 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln712_627 = sext i14 %add_ln712_1824"   --->   Operation 3938 'sext' 'sext_ln712_627' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3939 [1/1] (0.00ns)   --->   "%sext_ln712_629 = sext i15 %add_ln712_1827"   --->   Operation 3939 'sext' 'sext_ln712_629' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1828 = add i16 %sext_ln712_629, i16 %sext_ln712_627"   --->   Operation 3940 'add' 'add_ln712_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3941 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1836 = add i16 %add_ln712_1835, i16 %add_ln712_1828"   --->   Operation 3941 'add' 'add_ln712_1836' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln712_638 = sext i15 %add_ln712_1841"   --->   Operation 3942 'sext' 'sext_ln712_638' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3943 [1/1] (0.00ns)   --->   "%sext_ln712_641 = sext i14 %add_ln712_1846"   --->   Operation 3943 'sext' 'sext_ln712_641' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3944 [1/1] (1.53ns)   --->   "%add_ln712_1847 = add i16 %sext_ln712_641, i16 %sext_ln712_638"   --->   Operation 3944 'add' 'add_ln712_1847' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3945 [1/1] (0.00ns)   --->   "%sext_ln712_644 = sext i15 %add_ln712_1850"   --->   Operation 3945 'sext' 'sext_ln712_644' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln712_646 = sext i15 %add_ln712_1853"   --->   Operation 3946 'sext' 'sext_ln712_646' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1854 = add i16 %sext_ln712_646, i16 %sext_ln712_644"   --->   Operation 3947 'add' 'add_ln712_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3948 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1862 = add i16 %add_ln712_1861, i16 %add_ln712_1854"   --->   Operation 3948 'add' 'add_ln712_1862' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3949 [1/1] (0.00ns)   --->   "%sext_ln712_652 = sext i13 %add_ln712_1866"   --->   Operation 3949 'sext' 'sext_ln712_652' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1867 = add i16 %sext_ln712_652, i16 %add_ln712_1864"   --->   Operation 3950 'add' 'add_ln712_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln712_656 = sext i15 %add_ln712_1873"   --->   Operation 3951 'sext' 'sext_ln712_656' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3952 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1874 = add i16 %sext_ln712_656, i16 %add_ln712_1867"   --->   Operation 3952 'add' 'add_ln712_1874' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3953 [1/1] (0.00ns)   --->   "%sext_ln712_660 = sext i14 %add_ln712_1879"   --->   Operation 3953 'sext' 'sext_ln712_660' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3954 [1/1] (0.00ns)   --->   "%sext_ln712_664 = sext i14 %add_ln712_1885"   --->   Operation 3954 'sext' 'sext_ln712_664' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3955 [1/1] (1.52ns)   --->   "%add_ln712_1886 = add i15 %sext_ln712_664, i15 %sext_ln712_660"   --->   Operation 3955 'add' 'add_ln712_1886' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3956 [1/1] (0.00ns)   --->   "%sext_ln712_665 = sext i15 %add_ln712_1886"   --->   Operation 3956 'sext' 'sext_ln712_665' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln712_666 = sext i15 %add_ln712_1888"   --->   Operation 3957 'sext' 'sext_ln712_666' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3958 [1/1] (0.00ns)   --->   "%sext_ln712_668 = sext i14 %add_ln712_1891"   --->   Operation 3958 'sext' 'sext_ln712_668' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1892 = add i16 %sext_ln712_668, i16 %sext_ln712_666"   --->   Operation 3959 'add' 'add_ln712_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3960 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1899 = add i16 %add_ln712_1898, i16 %add_ln712_1892"   --->   Operation 3960 'add' 'add_ln712_1899' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln712_671 = sext i15 %add_ln712_1904"   --->   Operation 3961 'sext' 'sext_ln712_671' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1905 = add i16 %sext_ln712_671, i16 %add_ln712_1901"   --->   Operation 3962 'add' 'add_ln712_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3963 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1913 = add i16 %add_ln712_1912, i16 %add_ln712_1905"   --->   Operation 3963 'add' 'add_ln712_1913' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3964 [1/1] (0.00ns)   --->   "%sext_ln712_675 = sext i15 %add_ln712_1915"   --->   Operation 3964 'sext' 'sext_ln712_675' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln712_676 = sext i15 %add_ln712_1917"   --->   Operation 3965 'sext' 'sext_ln712_676' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1918 = add i16 %sext_ln712_676, i16 %sext_ln712_675"   --->   Operation 3966 'add' 'add_ln712_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3967 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1925 = add i16 %add_ln712_1924, i16 %add_ln712_1918"   --->   Operation 3967 'add' 'add_ln712_1925' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3968 [1/1] (0.00ns)   --->   "%sext_ln712_683 = sext i15 %add_ln712_1931"   --->   Operation 3968 'sext' 'sext_ln712_683' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1932 = add i16 %sext_ln712_683, i16 %add_ln712_1928"   --->   Operation 3969 'add' 'add_ln712_1932' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3970 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1941 = add i16 %add_ln712_1940, i16 %add_ln712_1932"   --->   Operation 3970 'add' 'add_ln712_1941' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3971 [1/1] (0.00ns)   --->   "%sext_ln712_690 = sext i15 %add_ln712_1944"   --->   Operation 3971 'sext' 'sext_ln712_690' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln712_693 = sext i15 %add_ln712_1947"   --->   Operation 3972 'sext' 'sext_ln712_693' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1948 = add i16 %sext_ln712_693, i16 %sext_ln712_690"   --->   Operation 3973 'add' 'add_ln712_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3974 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1957 = add i16 %add_ln712_1956, i16 %add_ln712_1948"   --->   Operation 3974 'add' 'add_ln712_1957' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3975 [1/1] (0.00ns)   --->   "%sext_ln712_698 = sext i15 %add_ln712_1960"   --->   Operation 3975 'sext' 'sext_ln712_698' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1964 = add i16 %add_ln712_1963, i16 %sext_ln712_698"   --->   Operation 3976 'add' 'add_ln712_1964' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3977 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1972 = add i16 %add_ln712_1971, i16 %add_ln712_1964"   --->   Operation 3977 'add' 'add_ln712_1972' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln712_706 = sext i15 %add_ln712_1974"   --->   Operation 3978 'sext' 'sext_ln712_706' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3979 [1/1] (0.00ns)   --->   "%sext_ln712_708 = sext i15 %add_ln712_1976"   --->   Operation 3979 'sext' 'sext_ln712_708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1977 = add i16 %sext_ln712_708, i16 %sext_ln712_706"   --->   Operation 3980 'add' 'add_ln712_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3981 [1/1] (0.00ns)   --->   "%sext_ln712_712 = sext i15 %add_ln712_1983"   --->   Operation 3981 'sext' 'sext_ln712_712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3982 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1984 = add i16 %sext_ln712_712, i16 %add_ln712_1977"   --->   Operation 3982 'add' 'add_ln712_1984' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3983 [1/1] (0.00ns)   --->   "%sext_ln712_714 = sext i14 %add_ln712_1986"   --->   Operation 3983 'sext' 'sext_ln712_714' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3984 [1/1] (0.00ns)   --->   "%sext_ln712_717 = sext i15 %add_ln712_1989"   --->   Operation 3984 'sext' 'sext_ln712_717' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1990 = add i16 %sext_ln712_717, i16 %sext_ln712_714"   --->   Operation 3985 'add' 'add_ln712_1990' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3986 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1998 = add i16 %add_ln712_1997, i16 %add_ln712_1990"   --->   Operation 3986 'add' 'add_ln712_1998' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln712_725 = sext i15 %add_ln712_2001"   --->   Operation 3987 'sext' 'sext_ln712_725' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3988 [1/1] (0.00ns)   --->   "%sext_ln712_728 = sext i15 %add_ln712_2004"   --->   Operation 3988 'sext' 'sext_ln712_728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2005 = add i16 %sext_ln712_728, i16 %sext_ln712_725"   --->   Operation 3989 'add' 'add_ln712_2005' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3990 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2013 = add i16 %add_ln712_2012, i16 %add_ln712_2005"   --->   Operation 3990 'add' 'add_ln712_2013' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3991 [1/1] (0.00ns)   --->   "%sext_ln712_737 = sext i15 %add_ln712_2019"   --->   Operation 3991 'sext' 'sext_ln712_737' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2020 = add i16 %sext_ln712_737, i16 %add_ln712_2016"   --->   Operation 3992 'add' 'add_ln712_2020' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3993 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2028 = add i16 %add_ln712_2027, i16 %add_ln712_2020"   --->   Operation 3993 'add' 'add_ln712_2028' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln712_744 = sext i15 %add_ln712_2030"   --->   Operation 3994 'sext' 'sext_ln712_744' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3995 [1/1] (0.00ns)   --->   "%sext_ln712_746 = sext i15 %add_ln712_2032"   --->   Operation 3995 'sext' 'sext_ln712_746' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2033 = add i16 %sext_ln712_746, i16 %sext_ln712_744"   --->   Operation 3996 'add' 'add_ln712_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3997 [1/1] (0.00ns)   --->   "%sext_ln712_750 = sext i15 %add_ln712_2039"   --->   Operation 3997 'sext' 'sext_ln712_750' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3998 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2040 = add i16 %sext_ln712_750, i16 %add_ln712_2033"   --->   Operation 3998 'add' 'add_ln712_2040' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2047 = add i16 %add_ln712_2046, i16 %add_ln712_2043"   --->   Operation 3999 'add' 'add_ln712_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4000 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2055 = add i16 %add_ln712_2054, i16 %add_ln712_2047"   --->   Operation 4000 'add' 'add_ln712_2055' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln712_760 = sext i15 %add_ln712_2057"   --->   Operation 4001 'sext' 'sext_ln712_760' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln712_763 = sext i14 %add_ln712_2060"   --->   Operation 4002 'sext' 'sext_ln712_763' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2061 = add i16 %sext_ln712_763, i16 %sext_ln712_760"   --->   Operation 4003 'add' 'add_ln712_2061' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4004 [1/1] (0.00ns)   --->   "%sext_ln712_767 = sext i15 %add_ln712_2067"   --->   Operation 4004 'sext' 'sext_ln712_767' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4005 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2068 = add i16 %sext_ln712_767, i16 %add_ln712_2061"   --->   Operation 4005 'add' 'add_ln712_2068' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln712_769 = sext i15 %add_ln712_2071"   --->   Operation 4006 'sext' 'sext_ln712_769' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4007 [1/1] (0.00ns)   --->   "%sext_ln712_771 = sext i15 %add_ln712_2074"   --->   Operation 4007 'sext' 'sext_ln712_771' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2075 = add i16 %sext_ln712_771, i16 %sext_ln712_769"   --->   Operation 4008 'add' 'add_ln712_2075' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4009 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2084 = add i16 %add_ln712_2083, i16 %add_ln712_2075"   --->   Operation 4009 'add' 'add_ln712_2084' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4010 [1/1] (0.00ns)   --->   "%sext_ln712_778 = sext i15 %add_ln712_2087"   --->   Operation 4010 'sext' 'sext_ln712_778' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln712_780 = sext i14 %add_ln712_2090"   --->   Operation 4011 'sext' 'sext_ln712_780' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2091 = add i16 %sext_ln712_780, i16 %sext_ln712_778"   --->   Operation 4012 'add' 'add_ln712_2091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4013 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2099 = add i16 %add_ln712_2098, i16 %add_ln712_2091"   --->   Operation 4013 'add' 'add_ln712_2099' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln712_786 = sext i15 %add_ln712_2102"   --->   Operation 4014 'sext' 'sext_ln712_786' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4015 [1/1] (0.00ns)   --->   "%sext_ln712_788 = sext i15 %add_ln712_2105"   --->   Operation 4015 'sext' 'sext_ln712_788' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2106 = add i16 %sext_ln712_788, i16 %sext_ln712_786"   --->   Operation 4016 'add' 'add_ln712_2106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4017 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2114 = add i16 %add_ln712_2113, i16 %add_ln712_2106"   --->   Operation 4017 'add' 'add_ln712_2114' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4018 [1/1] (0.00ns)   --->   "%sext_ln712_794 = sext i15 %add_ln712_2116"   --->   Operation 4018 'sext' 'sext_ln712_794' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4019 [1/1] (0.00ns)   --->   "%sext_ln712_796 = sext i14 %add_ln712_2118"   --->   Operation 4019 'sext' 'sext_ln712_796' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2119 = add i16 %sext_ln712_796, i16 %sext_ln712_794"   --->   Operation 4020 'add' 'add_ln712_2119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4021 [1/1] (0.00ns)   --->   "%sext_ln712_800 = sext i15 %add_ln712_2125"   --->   Operation 4021 'sext' 'sext_ln712_800' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4022 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2126 = add i16 %sext_ln712_800, i16 %add_ln712_2119"   --->   Operation 4022 'add' 'add_ln712_2126' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4023 [1/1] (0.00ns)   --->   "%sext_ln712_801 = sext i15 %add_ln712_2128"   --->   Operation 4023 'sext' 'sext_ln712_801' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4024 [1/1] (0.00ns)   --->   "%sext_ln712_804 = sext i14 %add_ln712_2131"   --->   Operation 4024 'sext' 'sext_ln712_804' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2132 = add i16 %sext_ln712_804, i16 %sext_ln712_801"   --->   Operation 4025 'add' 'add_ln712_2132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4026 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2140 = add i16 %add_ln712_2139, i16 %add_ln712_2132"   --->   Operation 4026 'add' 'add_ln712_2140' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln712_814 = sext i15 %add_ln712_2147"   --->   Operation 4027 'sext' 'sext_ln712_814' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4028 [1/1] (0.00ns)   --->   "%sext_ln712_817 = sext i15 %add_ln712_2150"   --->   Operation 4028 'sext' 'sext_ln712_817' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2155 = add i16 %add_ln712_2154, i16 %sext_ln712_817"   --->   Operation 4029 'add' 'add_ln712_2155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4030 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2156 = add i16 %add_ln712_2155, i16 %sext_ln712_814"   --->   Operation 4030 'add' 'add_ln712_2156' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4031 [1/1] (0.00ns)   --->   "%sext_ln712_821 = sext i15 %add_ln712_2159"   --->   Operation 4031 'sext' 'sext_ln712_821' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4032 [1/1] (0.00ns)   --->   "%sext_ln712_824 = sext i14 %add_ln712_2162"   --->   Operation 4032 'sext' 'sext_ln712_824' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2163 = add i16 %sext_ln712_824, i16 %sext_ln712_821"   --->   Operation 4033 'add' 'add_ln712_2163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4034 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2171 = add i16 %add_ln712_2170, i16 %add_ln712_2163"   --->   Operation 4034 'add' 'add_ln712_2171' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4035 [1/1] (0.00ns)   --->   "%sext_ln712_829 = sext i15 %add_ln712_2175"   --->   Operation 4035 'sext' 'sext_ln712_829' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4036 [1/1] (0.00ns)   --->   "%sext_ln712_831 = sext i14 %add_ln712_2179"   --->   Operation 4036 'sext' 'sext_ln712_831' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4037 [1/1] (1.53ns)   --->   "%add_ln712_2180 = add i16 %sext_ln712_831, i16 %sext_ln712_829"   --->   Operation 4037 'add' 'add_ln712_2180' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2186 = add i16 %add_ln712_2185, i16 %add_ln712_2182"   --->   Operation 4038 'add' 'add_ln712_2186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4039 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2193 = add i16 %add_ln712_2192, i16 %add_ln712_2186"   --->   Operation 4039 'add' 'add_ln712_2193' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2200 = add i16 %add_ln712_2199, i16 %add_ln712_2196"   --->   Operation 4040 'add' 'add_ln712_2200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4041 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2208 = add i16 %add_ln712_2207, i16 %add_ln712_2200"   --->   Operation 4041 'add' 'add_ln712_2208' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4042 [1/1] (0.00ns)   --->   "%sext_ln712_850 = sext i15 %add_ln712_2227"   --->   Operation 4042 'sext' 'sext_ln712_850' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2228 = add i16 %sext_ln712_850, i16 %add_ln712_2224"   --->   Operation 4043 'add' 'add_ln712_2228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4044 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2236 = add i16 %add_ln712_2235, i16 %add_ln712_2228"   --->   Operation 4044 'add' 'add_ln712_2236' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4045 [1/1] (0.00ns)   --->   "%sext_ln712_856 = sext i14 %add_ln712_2242"   --->   Operation 4045 'sext' 'sext_ln712_856' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2243 = add i16 %sext_ln712_856, i16 %add_ln712_2239"   --->   Operation 4046 'add' 'add_ln712_2243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4047 [1/1] (0.00ns)   --->   "%sext_ln712_859 = sext i15 %add_ln712_2250"   --->   Operation 4047 'sext' 'sext_ln712_859' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4048 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2251 = add i16 %sext_ln712_859, i16 %add_ln712_2243"   --->   Operation 4048 'add' 'add_ln712_2251' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2257 = add i16 %add_ln712_2256, i16 %add_ln712_2253"   --->   Operation 4049 'add' 'add_ln712_2257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4050 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2264 = add i16 %add_ln712_2263, i16 %add_ln712_2257"   --->   Operation 4050 'add' 'add_ln712_2264' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln712_868 = sext i15 %add_ln712_2270"   --->   Operation 4051 'sext' 'sext_ln712_868' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4052 [1/1] (0.00ns)   --->   "%sext_ln712_871 = sext i15 %add_ln712_2273"   --->   Operation 4052 'sext' 'sext_ln712_871' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2277 = add i16 %add_ln712_2276, i16 %sext_ln712_871"   --->   Operation 4053 'add' 'add_ln712_2277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4054 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2278 = add i16 %add_ln712_2277, i16 %sext_ln712_868"   --->   Operation 4054 'add' 'add_ln712_2278' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4055 [1/1] (0.00ns)   --->   "%sext_ln712_873 = sext i14 %add_ln712_2280"   --->   Operation 4055 'sext' 'sext_ln712_873' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4056 [1/1] (0.00ns)   --->   "%sext_ln712_875 = sext i15 %add_ln712_2283"   --->   Operation 4056 'sext' 'sext_ln712_875' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2284 = add i16 %sext_ln712_875, i16 %sext_ln712_873"   --->   Operation 4057 'add' 'add_ln712_2284' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4058 [1/1] (0.00ns)   --->   "%sext_ln712_877 = sext i15 %add_ln712_2291"   --->   Operation 4058 'sext' 'sext_ln712_877' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4059 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2292 = add i16 %sext_ln712_877, i16 %add_ln712_2284"   --->   Operation 4059 'add' 'add_ln712_2292' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4060 [1/1] (0.00ns)   --->   "%sext_ln712_880 = sext i14 %add_ln712_2297"   --->   Operation 4060 'sext' 'sext_ln712_880' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4061 [1/1] (0.00ns)   --->   "%sext_ln712_882 = sext i14 %add_ln712_2302"   --->   Operation 4061 'sext' 'sext_ln712_882' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4062 [1/1] (1.52ns)   --->   "%add_ln712_2303 = add i15 %sext_ln712_882, i15 %sext_ln712_880"   --->   Operation 4062 'add' 'add_ln712_2303' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4063 [1/1] (0.00ns)   --->   "%sext_ln712_883 = sext i15 %add_ln712_2303"   --->   Operation 4063 'sext' 'sext_ln712_883' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln712_886 = sext i15 %add_ln712_2307"   --->   Operation 4064 'sext' 'sext_ln712_886' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4065 [1/1] (0.00ns)   --->   "%sext_ln712_888 = sext i14 %add_ln712_2309"   --->   Operation 4065 'sext' 'sext_ln712_888' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2312 = add i16 %add_ln712_2311, i16 %sext_ln712_888"   --->   Operation 4066 'add' 'add_ln712_2312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4067 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2313 = add i16 %add_ln712_2312, i16 %sext_ln712_886"   --->   Operation 4067 'add' 'add_ln712_2313' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln712_889 = sext i14 %add_ln712_2315"   --->   Operation 4068 'sext' 'sext_ln712_889' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4069 [1/1] (0.00ns)   --->   "%sext_ln712_891 = sext i15 %add_ln712_2317"   --->   Operation 4069 'sext' 'sext_ln712_891' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2318 = add i16 %sext_ln712_891, i16 %sext_ln712_889"   --->   Operation 4070 'add' 'add_ln712_2318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4071 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2325 = add i16 %add_ln712_2324, i16 %add_ln712_2318"   --->   Operation 4071 'add' 'add_ln712_2325' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln712_894 = sext i15 %add_ln712_2327"   --->   Operation 4072 'sext' 'sext_ln712_894' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln712_896 = sext i14 %add_ln712_2329"   --->   Operation 4073 'sext' 'sext_ln712_896' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2330 = add i16 %sext_ln712_896, i16 %sext_ln712_894"   --->   Operation 4074 'add' 'add_ln712_2330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4075 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2337 = add i16 %add_ln712_2336, i16 %add_ln712_2330"   --->   Operation 4075 'add' 'add_ln712_2337' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln712_901 = sext i12 %add_ln712_2339"   --->   Operation 4076 'sext' 'sext_ln712_901' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2343 = add i16 %add_ln712_2342, i16 %sext_ln712_901"   --->   Operation 4077 'add' 'add_ln712_2343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4078 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2351 = add i16 %add_ln712_2350, i16 %add_ln712_2343"   --->   Operation 4078 'add' 'add_ln712_2351' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2358 = add i16 %add_ln712_2357, i16 %add_ln712_2354"   --->   Operation 4079 'add' 'add_ln712_2358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4080 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2366 = add i16 %add_ln712_2365, i16 %add_ln712_2358"   --->   Operation 4080 'add' 'add_ln712_2366' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4081 [1/1] (0.00ns)   --->   "%sext_ln712_918 = sext i13 %add_ln712_2372"   --->   Operation 4081 'sext' 'sext_ln712_918' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2373 = add i16 %sext_ln712_918, i16 %add_ln712_2369"   --->   Operation 4082 'add' 'add_ln712_2373' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4083 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2381 = add i16 %add_ln712_2380, i16 %add_ln712_2373"   --->   Operation 4083 'add' 'add_ln712_2381' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln712_921 = sext i15 %add_ln712_2383"   --->   Operation 4084 'sext' 'sext_ln712_921' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4085 [1/1] (0.00ns)   --->   "%sext_ln712_924 = sext i14 %add_ln712_2386"   --->   Operation 4085 'sext' 'sext_ln712_924' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2387 = add i16 %sext_ln712_924, i16 %sext_ln712_921"   --->   Operation 4086 'add' 'add_ln712_2387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4087 [1/1] (0.00ns)   --->   "%sext_ln712_929 = sext i15 %add_ln712_2394"   --->   Operation 4087 'sext' 'sext_ln712_929' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4088 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2395 = add i16 %sext_ln712_929, i16 %add_ln712_2387"   --->   Operation 4088 'add' 'add_ln712_2395' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4089 [1/1] (0.00ns)   --->   "%sext_ln712_930 = sext i15 %add_ln712_2397"   --->   Operation 4089 'sext' 'sext_ln712_930' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4090 [1/1] (0.00ns)   --->   "%sext_ln712_932 = sext i15 %add_ln712_2399"   --->   Operation 4090 'sext' 'sext_ln712_932' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2400 = add i16 %sext_ln712_932, i16 %sext_ln712_930"   --->   Operation 4091 'add' 'add_ln712_2400' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4092 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2406 = add i16 %add_ln712_2405, i16 %add_ln712_2400"   --->   Operation 4092 'add' 'add_ln712_2406' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4093 [1/1] (0.00ns)   --->   "%sext_ln712_937 = sext i15 %add_ln712_2412"   --->   Operation 4093 'sext' 'sext_ln712_937' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2413 = add i16 %sext_ln712_937, i16 %add_ln712_2409"   --->   Operation 4094 'add' 'add_ln712_2413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4095 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2422 = add i16 %add_ln712_2421, i16 %add_ln712_2413"   --->   Operation 4095 'add' 'add_ln712_2422' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln712_944 = sext i15 %add_ln712_2427"   --->   Operation 4096 'sext' 'sext_ln712_944' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2428 = add i16 %sext_ln712_944, i16 %add_ln712_2424"   --->   Operation 4097 'add' 'add_ln712_2428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4098 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2436 = add i16 %add_ln712_2435, i16 %add_ln712_2428"   --->   Operation 4098 'add' 'add_ln712_2436' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln712_949 = sext i15 %add_ln712_2438"   --->   Operation 4099 'sext' 'sext_ln712_949' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln712_951 = sext i14 %add_ln712_2441"   --->   Operation 4100 'sext' 'sext_ln712_951' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2442 = add i16 %sext_ln712_951, i16 %sext_ln712_949"   --->   Operation 4101 'add' 'add_ln712_2442' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4102 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2450 = add i16 %add_ln712_2449, i16 %add_ln712_2442"   --->   Operation 4102 'add' 'add_ln712_2450' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4103 [1/1] (0.00ns)   --->   "%sext_ln712_959 = sext i15 %add_ln712_2463"   --->   Operation 4103 'sext' 'sext_ln712_959' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2470 = add i16 %add_ln712_2469, i16 %add_ln712_2466"   --->   Operation 4104 'add' 'add_ln712_2470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4105 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2478 = add i16 %add_ln712_2477, i16 %add_ln712_2470"   --->   Operation 4105 'add' 'add_ln712_2478' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln712_969 = sext i15 %add_ln712_2484"   --->   Operation 4106 'sext' 'sext_ln712_969' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2485 = add i16 %sext_ln712_969, i16 %add_ln712_2481"   --->   Operation 4107 'add' 'add_ln712_2485' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4108 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2493 = add i16 %add_ln712_2492, i16 %add_ln712_2485"   --->   Operation 4108 'add' 'add_ln712_2493' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln712_978 = sext i15 %add_ln712_2498"   --->   Operation 4109 'sext' 'sext_ln712_978' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln712_982 = sext i15 %add_ln712_2504"   --->   Operation 4110 'sext' 'sext_ln712_982' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4111 [1/1] (1.53ns)   --->   "%add_ln712_2505 = add i16 %sext_ln712_982, i16 %sext_ln712_978"   --->   Operation 4111 'add' 'add_ln712_2505' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4112 [1/1] (0.00ns)   --->   "%sext_ln712_984 = sext i15 %add_ln712_2507"   --->   Operation 4112 'sext' 'sext_ln712_984' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4113 [1/1] (0.00ns)   --->   "%sext_ln712_986 = sext i15 %add_ln712_2510"   --->   Operation 4113 'sext' 'sext_ln712_986' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2511 = add i16 %sext_ln712_986, i16 %sext_ln712_984"   --->   Operation 4114 'add' 'add_ln712_2511' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4115 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2519 = add i16 %add_ln712_2518, i16 %add_ln712_2511"   --->   Operation 4115 'add' 'add_ln712_2519' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4116 [1/1] (0.00ns)   --->   "%sext_ln712_996 = sext i15 %add_ln712_2530"   --->   Operation 4116 'sext' 'sext_ln712_996' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln712_997 = sext i15 %add_ln712_2532"   --->   Operation 4117 'sext' 'sext_ln712_997' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln712_998 = sext i14 %add_ln712_2534"   --->   Operation 4118 'sext' 'sext_ln712_998' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2535 = add i16 %sext_ln712_998, i16 %sext_ln712_997"   --->   Operation 4119 'add' 'add_ln712_2535' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln712_1001 = sext i15 %add_ln712_2541"   --->   Operation 4120 'sext' 'sext_ln712_1001' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4121 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2542 = add i16 %sext_ln712_1001, i16 %add_ln712_2535"   --->   Operation 4121 'add' 'add_ln712_2542' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4122 [1/1] (0.00ns)   --->   "%sext_ln712_1005 = sext i15 %add_ln712_2547"   --->   Operation 4122 'sext' 'sext_ln712_1005' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4123 [1/1] (0.00ns)   --->   "%sext_ln712_1009 = sext i15 %add_ln712_2553"   --->   Operation 4123 'sext' 'sext_ln712_1009' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4124 [1/1] (1.53ns)   --->   "%add_ln712_2554 = add i16 %sext_ln712_1009, i16 %sext_ln712_1005"   --->   Operation 4124 'add' 'add_ln712_2554' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln712_1013 = sext i13 %add_ln712_2560"   --->   Operation 4125 'sext' 'sext_ln712_1013' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2561 = add i16 %sext_ln712_1013, i16 %add_ln712_2557"   --->   Operation 4126 'add' 'add_ln712_2561' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4127 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2570 = add i16 %add_ln712_2569, i16 %add_ln712_2561"   --->   Operation 4127 'add' 'add_ln712_2570' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4128 [1/1] (0.00ns)   --->   "%sext_ln712_1020 = sext i15 %add_ln712_2574"   --->   Operation 4128 'sext' 'sext_ln712_1020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4129 [1/1] (0.00ns)   --->   "%sext_ln712_1021 = sext i15 %add_ln712_2576"   --->   Operation 4129 'sext' 'sext_ln712_1021' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln712_1023 = sext i14 %add_ln712_2578"   --->   Operation 4130 'sext' 'sext_ln712_1023' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2579 = add i16 %sext_ln712_1023, i16 %sext_ln712_1021"   --->   Operation 4131 'add' 'add_ln712_2579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4132 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2580 = add i16 %add_ln712_2579, i16 %sext_ln712_1020"   --->   Operation 4132 'add' 'add_ln712_2580' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4133 [1/1] (0.00ns)   --->   "%sext_ln712_1025 = sext i15 %add_ln712_2582"   --->   Operation 4133 'sext' 'sext_ln712_1025' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2586 = add i16 %add_ln712_2585, i16 %sext_ln712_1025"   --->   Operation 4134 'add' 'add_ln712_2586' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4135 [1/1] (0.00ns)   --->   "%sext_ln712_1030 = sext i15 %add_ln712_2593"   --->   Operation 4135 'sext' 'sext_ln712_1030' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4136 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2594 = add i16 %sext_ln712_1030, i16 %add_ln712_2586"   --->   Operation 4136 'add' 'add_ln712_2594' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2600 = add i16 %add_ln712_2599, i16 %add_ln712_2596"   --->   Operation 4137 'add' 'add_ln712_2600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4138 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2608 = add i16 %add_ln712_2607, i16 %add_ln712_2600"   --->   Operation 4138 'add' 'add_ln712_2608' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln712_1039 = sext i14 %add_ln712_2611"   --->   Operation 4139 'sext' 'sext_ln712_1039' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4140 [1/1] (0.00ns)   --->   "%sext_ln712_1042 = sext i15 %add_ln712_2614"   --->   Operation 4140 'sext' 'sext_ln712_1042' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2615 = add i16 %sext_ln712_1042, i16 %sext_ln712_1039"   --->   Operation 4141 'add' 'add_ln712_2615' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4142 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2623 = add i16 %add_ln712_2622, i16 %add_ln712_2615"   --->   Operation 4142 'add' 'add_ln712_2623' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4143 [1/1] (0.00ns)   --->   "%sext_ln712_1047 = sext i13 %add_ln712_2626"   --->   Operation 4143 'sext' 'sext_ln712_1047' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4144 [1/1] (0.00ns)   --->   "%sext_ln712_1048 = sext i12 %add_ln712_2627"   --->   Operation 4144 'sext' 'sext_ln712_1048' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2630 = add i15 %add_ln712_2629, i15 %sext_ln712_1048"   --->   Operation 4145 'add' 'add_ln712_2630' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4146 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2631 = add i15 %add_ln712_2630, i15 %sext_ln712_1047"   --->   Operation 4146 'add' 'add_ln712_2631' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4147 [1/1] (0.00ns)   --->   "%sext_ln712_1049 = sext i15 %add_ln712_2631"   --->   Operation 4147 'sext' 'sext_ln712_1049' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4148 [1/1] (0.00ns)   --->   "%sext_ln712_1051 = sext i15 %add_ln712_2633"   --->   Operation 4148 'sext' 'sext_ln712_1051' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4149 [1/1] (0.00ns)   --->   "%sext_ln712_1053 = sext i15 %add_ln712_2636"   --->   Operation 4149 'sext' 'sext_ln712_1053' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2637 = add i16 %sext_ln712_1053, i16 %sext_ln712_1051"   --->   Operation 4150 'add' 'add_ln712_2637' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4151 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2645 = add i16 %add_ln712_2644, i16 %add_ln712_2637"   --->   Operation 4151 'add' 'add_ln712_2645' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4152 [1/1] (0.00ns)   --->   "%sext_ln712_1062 = sext i14 %add_ln712_2650"   --->   Operation 4152 'sext' 'sext_ln712_1062' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2651 = add i16 %sext_ln712_1062, i16 %add_ln712_2647"   --->   Operation 4153 'add' 'add_ln712_2651' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln712_1064 = sext i15 %add_ln712_2657"   --->   Operation 4154 'sext' 'sext_ln712_1064' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4155 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2658 = add i16 %sext_ln712_1064, i16 %add_ln712_2651"   --->   Operation 4155 'add' 'add_ln712_2658' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4156 [1/1] (0.00ns)   --->   "%sext_ln712_1066 = sext i14 %add_ln712_2661"   --->   Operation 4156 'sext' 'sext_ln712_1066' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4157 [1/1] (0.00ns)   --->   "%sext_ln712_1069 = sext i15 %add_ln712_2664"   --->   Operation 4157 'sext' 'sext_ln712_1069' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2665 = add i16 %sext_ln712_1069, i16 %sext_ln712_1066"   --->   Operation 4158 'add' 'add_ln712_2665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4159 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2673 = add i16 %add_ln712_2672, i16 %add_ln712_2665"   --->   Operation 4159 'add' 'add_ln712_2673' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4160 [1/1] (0.00ns)   --->   "%newret = insertvalue i1008 <undef>, i16 %add_ln712_1874"   --->   Operation 4160 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4161 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i1008 %newret, i16 %sext_ln712_665"   --->   Operation 4161 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4162 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i1008 %newret2, i16 %add_ln712_1899"   --->   Operation 4162 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4163 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i1008 %newret4, i16 %add_ln712_1913"   --->   Operation 4163 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4164 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i1008 %newret6, i16 %add_ln712_1925"   --->   Operation 4164 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4165 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i1008 %newret8, i16 %add_ln712_1836"   --->   Operation 4165 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4166 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i1008 %newret10, i16 %add_ln712_1847"   --->   Operation 4166 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4167 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i1008 %newret12, i16 %add_ln712_1941"   --->   Operation 4167 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4168 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i1008 %newret14, i16 %add_ln712_1957"   --->   Operation 4168 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4169 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i1008 %newret16, i16 %add_ln712_1972"   --->   Operation 4169 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4170 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i1008 %newret18, i16 %add_ln712_1984"   --->   Operation 4170 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4171 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i1008 %newret20, i16 %add_ln712_1998"   --->   Operation 4171 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4172 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i1008 %newret22, i16 %add_ln712_2013"   --->   Operation 4172 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4173 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i1008 %newret24, i16 %add_ln712_2028"   --->   Operation 4173 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4174 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i1008 %newret26, i16 %add_ln712_2040"   --->   Operation 4174 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4175 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i1008 %newret28, i16 %add_ln712_2055"   --->   Operation 4175 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4176 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i1008 %newret30, i16 %add_ln712_2068"   --->   Operation 4176 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4177 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i1008 %newret32, i16 %add_ln712_2084"   --->   Operation 4177 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4178 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i1008 %newret34, i16 %add_ln712_2099"   --->   Operation 4178 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4179 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i1008 %newret36, i16 %add_ln712_2114"   --->   Operation 4179 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4180 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i1008 %newret38, i16 %add_ln712_2126"   --->   Operation 4180 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4181 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i1008 %newret40, i16 %add_ln712_2140"   --->   Operation 4181 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4182 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i1008 %newret42, i16 %add_ln712_2156"   --->   Operation 4182 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4183 [1/1] (0.00ns)   --->   "%newret46 = insertvalue i1008 %newret44, i16 %add_ln712_2171"   --->   Operation 4183 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4184 [1/1] (0.00ns)   --->   "%newret48 = insertvalue i1008 %newret46, i16 %add_ln712_2180"   --->   Operation 4184 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4185 [1/1] (0.00ns)   --->   "%newret50 = insertvalue i1008 %newret48, i16 %add_ln712_2193"   --->   Operation 4185 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4186 [1/1] (0.00ns)   --->   "%newret52 = insertvalue i1008 %newret50, i16 %add_ln712_2208"   --->   Operation 4186 'insertvalue' 'newret52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4187 [1/1] (0.00ns)   --->   "%newret54 = insertvalue i1008 %newret52, i16 %add_ln712_2221"   --->   Operation 4187 'insertvalue' 'newret54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4188 [1/1] (0.00ns)   --->   "%newret56 = insertvalue i1008 %newret54, i16 %add_ln712_2236"   --->   Operation 4188 'insertvalue' 'newret56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4189 [1/1] (0.00ns)   --->   "%newret57 = insertvalue i1008 %newret56, i16 %add_ln712_2251"   --->   Operation 4189 'insertvalue' 'newret57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4190 [1/1] (0.00ns)   --->   "%newret58 = insertvalue i1008 %newret57, i16 %add_ln712_2264"   --->   Operation 4190 'insertvalue' 'newret58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4191 [1/1] (0.00ns)   --->   "%newret59 = insertvalue i1008 %newret58, i16 %add_ln712_2278"   --->   Operation 4191 'insertvalue' 'newret59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4192 [1/1] (0.00ns)   --->   "%newret60 = insertvalue i1008 %newret59, i16 %add_ln712_2292"   --->   Operation 4192 'insertvalue' 'newret60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4193 [1/1] (0.00ns)   --->   "%newret61 = insertvalue i1008 %newret60, i16 %sext_ln712_883"   --->   Operation 4193 'insertvalue' 'newret61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4194 [1/1] (0.00ns)   --->   "%newret62 = insertvalue i1008 %newret61, i16 %add_ln712_2313"   --->   Operation 4194 'insertvalue' 'newret62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4195 [1/1] (0.00ns)   --->   "%newret63 = insertvalue i1008 %newret62, i16 %add_ln712_2325"   --->   Operation 4195 'insertvalue' 'newret63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4196 [1/1] (0.00ns)   --->   "%newret64 = insertvalue i1008 %newret63, i16 %add_ln712_2337"   --->   Operation 4196 'insertvalue' 'newret64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4197 [1/1] (0.00ns)   --->   "%newret65 = insertvalue i1008 %newret64, i16 %add_ln712_2351"   --->   Operation 4197 'insertvalue' 'newret65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4198 [1/1] (0.00ns)   --->   "%newret66 = insertvalue i1008 %newret65, i16 %add_ln712_2366"   --->   Operation 4198 'insertvalue' 'newret66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4199 [1/1] (0.00ns)   --->   "%newret67 = insertvalue i1008 %newret66, i16 %add_ln712_2381"   --->   Operation 4199 'insertvalue' 'newret67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4200 [1/1] (0.00ns)   --->   "%newret68 = insertvalue i1008 %newret67, i16 %add_ln712_2395"   --->   Operation 4200 'insertvalue' 'newret68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4201 [1/1] (0.00ns)   --->   "%newret69 = insertvalue i1008 %newret68, i16 %add_ln712_2406"   --->   Operation 4201 'insertvalue' 'newret69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4202 [1/1] (0.00ns)   --->   "%newret70 = insertvalue i1008 %newret69, i16 %add_ln712_2422"   --->   Operation 4202 'insertvalue' 'newret70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4203 [1/1] (0.00ns)   --->   "%newret71 = insertvalue i1008 %newret70, i16 %add_ln712_2436"   --->   Operation 4203 'insertvalue' 'newret71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4204 [1/1] (0.00ns)   --->   "%newret72 = insertvalue i1008 %newret71, i16 %add_ln712_2450"   --->   Operation 4204 'insertvalue' 'newret72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4205 [1/1] (0.00ns)   --->   "%newret73 = insertvalue i1008 %newret72, i16 %add_ln712_1862"   --->   Operation 4205 'insertvalue' 'newret73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4206 [1/1] (0.00ns)   --->   "%newret74 = insertvalue i1008 %newret73, i16 %sext_ln712_959"   --->   Operation 4206 'insertvalue' 'newret74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4207 [1/1] (0.00ns)   --->   "%newret75 = insertvalue i1008 %newret74, i16 %add_ln712_2478"   --->   Operation 4207 'insertvalue' 'newret75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4208 [1/1] (0.00ns)   --->   "%newret76 = insertvalue i1008 %newret75, i16 %add_ln712_2493"   --->   Operation 4208 'insertvalue' 'newret76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4209 [1/1] (0.00ns)   --->   "%newret77 = insertvalue i1008 %newret76, i16 %add_ln712_2505"   --->   Operation 4209 'insertvalue' 'newret77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4210 [1/1] (0.00ns)   --->   "%newret78 = insertvalue i1008 %newret77, i16 %add_ln712_2519"   --->   Operation 4210 'insertvalue' 'newret78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4211 [1/1] (0.00ns)   --->   "%newret79 = insertvalue i1008 %newret78, i16 %sext_ln712_996"   --->   Operation 4211 'insertvalue' 'newret79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4212 [1/1] (0.00ns)   --->   "%newret80 = insertvalue i1008 %newret79, i16 %add_ln712_2542"   --->   Operation 4212 'insertvalue' 'newret80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4213 [1/1] (0.00ns)   --->   "%newret81 = insertvalue i1008 %newret80, i16 %add_ln712_2554"   --->   Operation 4213 'insertvalue' 'newret81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4214 [1/1] (0.00ns)   --->   "%newret82 = insertvalue i1008 %newret81, i16 %add_ln712_2570"   --->   Operation 4214 'insertvalue' 'newret82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4215 [1/1] (0.00ns)   --->   "%newret83 = insertvalue i1008 %newret82, i16 %add_ln712_2580"   --->   Operation 4215 'insertvalue' 'newret83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4216 [1/1] (0.00ns)   --->   "%newret84 = insertvalue i1008 %newret83, i16 %add_ln712_2594"   --->   Operation 4216 'insertvalue' 'newret84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4217 [1/1] (0.00ns)   --->   "%newret85 = insertvalue i1008 %newret84, i16 %add_ln712_2608"   --->   Operation 4217 'insertvalue' 'newret85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4218 [1/1] (0.00ns)   --->   "%newret86 = insertvalue i1008 %newret85, i16 %add_ln712_2623"   --->   Operation 4218 'insertvalue' 'newret86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4219 [1/1] (0.00ns)   --->   "%newret87 = insertvalue i1008 %newret86, i16 %sext_ln712_1049"   --->   Operation 4219 'insertvalue' 'newret87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4220 [1/1] (0.00ns)   --->   "%newret88 = insertvalue i1008 %newret87, i16 %add_ln712_2645"   --->   Operation 4220 'insertvalue' 'newret88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4221 [1/1] (0.00ns)   --->   "%newret89 = insertvalue i1008 %newret88, i16 %add_ln712_2658"   --->   Operation 4221 'insertvalue' 'newret89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4222 [1/1] (0.00ns)   --->   "%newret90 = insertvalue i1008 %newret89, i16 %add_ln712_2673"   --->   Operation 4222 'insertvalue' 'newret90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4223 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i1008 %newret90"   --->   Operation 4223 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.46ns
The critical path consists of the following:
	wire read operation ('p_read_201', firmware/nnet_utils/nnet_dense_latency.h:38) on port 'p_read' (firmware/nnet_utils/nnet_dense_latency.h:38) [4]  (0 ns)
	'mul' operation ('mul_ln1171_485') [955]  (2.46 ns)

 <State 2>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_377') [40]  (2.46 ns)

 <State 3>: 3.13ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171_671') [1570]  (0 ns)
	'sub' operation ('sub_ln1171_672') [1571]  (3.13 ns)

 <State 4>: 3.16ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171_549') [572]  (0 ns)
	'sub' operation ('sub_ln1171_550') [573]  (3.16 ns)

 <State 5>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1898') [2448]  (3.19 ns)

 <State 6>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1864') [2394]  (3.19 ns)

 <State 7>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1828') [2333]  (0 ns)
	'add' operation ('add_ln712_1836') [2346]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
