Warning (10268): Verilog HDL information at mac.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mac.sv Line: 15
Warning (10268): Verilog HDL information at minilab1b.v(106): always construct contains both blocking and non-blocking assignments File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.v Line: 106
Info (10281): Verilog HDL Declaration information at minilab1b.v(34): object "DONE" differs only in case from object "done" in the same scope File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.v Line: 34
