Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 20:28:17 2025
| Host         : LAPTOP-SNCUKG72 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-16  Warning   Large setup violation                       7           
TIMING-18  Warning   Missing input or output delay               21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.033      -12.450                     10                  336        0.079        0.000                      0                  336        4.500        0.000                       0                   204  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         -2.033      -12.450                     10                  214        0.079        0.000                      0                  214        4.500        0.000                       0                   181  
  vga_clk_gen       14.920        0.000                      0                   63        0.201        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         0.947        0.000                      0                   90        0.548        0.000                      0                   90  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -2.033ns,  Total Violation      -12.450ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.033ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.019ns  (logic 7.553ns (62.842%)  route 4.466ns (37.158%))
  Logic Levels:           15  (CARRY4=12 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.518     5.707 r  cart_quantity_reg[8][1]/Q
                         net (fo=17, routed)          0.830     6.537    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.124     6.661 r  price_calc0/total_due[3]_i_43/O
                         net (fo=1, routed)           0.000     6.661    price_calc0/total_due[3]_i_43_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.062 r  price_calc0/total_due_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.062    price_calc0/total_due_reg[3]_i_33_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 r  price_calc0/total_due_reg[3]_i_37/O[1]
                         net (fo=2, routed)           0.534     7.930    price_calc0/total_due_reg[3]_i_37_n_6
    SLICE_X2Y44          LUT4 (Prop_lut4_I3_O)        0.303     8.233 r  price_calc0/total_due[3]_i_39/O
                         net (fo=1, routed)           0.000     8.233    price_calc0/total_due[3]_i_39_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.811 r  price_calc0/total_due_reg[3]_i_25/O[2]
                         net (fo=2, routed)           0.572     9.383    price_calc0/total_due_reg[3]_i_25_n_5
    SLICE_X1Y42          LUT4 (Prop_lut4_I3_O)        0.301     9.684 r  price_calc0/total_due[3]_i_28/O
                         net (fo=1, routed)           0.000     9.684    price_calc0/total_due[3]_i_28_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.264 r  price_calc0/total_due_reg[3]_i_17/O[2]
                         net (fo=1, routed)           0.307    10.571    price_calc0/total_due_reg[3]_i_17_n_5
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    11.274 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.274    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.496 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.450    11.946    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    12.621 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.621    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.944 r  price_calc0/total_due_reg[14]_i_4/O[1]
                         net (fo=1, routed)           0.595    13.539    price_calc0/total_due_reg[14]_i_4_n_6
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.269 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.597    14.866    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    15.570 r  price_calc0/total_due_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.570    price_calc0/total_due_reg[11]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.792 r  price_calc0/total_due_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.581    16.373    price_calc0/C__0[12]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.835    17.208 r  price_calc0/total_due_reg[14]_i_1/CO[2]
                         net (fo=1, routed)           0.000    17.208    price_calc0/total_due0[14]
    SLICE_X5Y43          FDCE                                         r  price_calc0/total_due_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.520    14.892    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  price_calc0/total_due_reg[14]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.046    15.174    price_calc0/total_due_reg[14]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -17.208    
  -------------------------------------------------------------------
                         slack                                 -2.033    

Slack (VIOLATED) :        -1.905ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.907ns  (logic 7.441ns (62.492%)  route 4.466ns (37.508%))
  Logic Levels:           15  (CARRY4=12 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.518     5.707 r  cart_quantity_reg[8][1]/Q
                         net (fo=17, routed)          0.830     6.537    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.124     6.661 r  price_calc0/total_due[3]_i_43/O
                         net (fo=1, routed)           0.000     6.661    price_calc0/total_due[3]_i_43_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.062 r  price_calc0/total_due_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.062    price_calc0/total_due_reg[3]_i_33_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 r  price_calc0/total_due_reg[3]_i_37/O[1]
                         net (fo=2, routed)           0.534     7.930    price_calc0/total_due_reg[3]_i_37_n_6
    SLICE_X2Y44          LUT4 (Prop_lut4_I3_O)        0.303     8.233 r  price_calc0/total_due[3]_i_39/O
                         net (fo=1, routed)           0.000     8.233    price_calc0/total_due[3]_i_39_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.811 r  price_calc0/total_due_reg[3]_i_25/O[2]
                         net (fo=2, routed)           0.572     9.383    price_calc0/total_due_reg[3]_i_25_n_5
    SLICE_X1Y42          LUT4 (Prop_lut4_I3_O)        0.301     9.684 r  price_calc0/total_due[3]_i_28/O
                         net (fo=1, routed)           0.000     9.684    price_calc0/total_due[3]_i_28_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.264 r  price_calc0/total_due_reg[3]_i_17/O[2]
                         net (fo=1, routed)           0.307    10.571    price_calc0/total_due_reg[3]_i_17_n_5
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    11.274 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.274    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.496 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.450    11.946    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    12.621 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.621    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.944 r  price_calc0/total_due_reg[14]_i_4/O[1]
                         net (fo=1, routed)           0.595    13.539    price_calc0/total_due_reg[14]_i_4_n_6
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.269 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.597    14.866    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    15.570 r  price_calc0/total_due_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.570    price_calc0/total_due_reg[11]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.792 r  price_calc0/total_due_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.581    16.373    price_calc0/C__0[12]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    17.096 r  price_calc0/total_due_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.096    price_calc0/total_due0[13]
    SLICE_X5Y43          FDCE                                         r  price_calc0/total_due_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.520    14.892    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  price_calc0/total_due_reg[13]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.062    15.190    price_calc0/total_due_reg[13]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                 -1.905    

Slack (VIOLATED) :        -1.748ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.749ns  (logic 7.273ns (61.902%)  route 4.476ns (38.098%))
  Logic Levels:           15  (CARRY4=12 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.518     5.707 r  cart_quantity_reg[8][1]/Q
                         net (fo=17, routed)          0.830     6.537    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.124     6.661 r  price_calc0/total_due[3]_i_43/O
                         net (fo=1, routed)           0.000     6.661    price_calc0/total_due[3]_i_43_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.062 r  price_calc0/total_due_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.062    price_calc0/total_due_reg[3]_i_33_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 r  price_calc0/total_due_reg[3]_i_37/O[1]
                         net (fo=2, routed)           0.534     7.930    price_calc0/total_due_reg[3]_i_37_n_6
    SLICE_X2Y44          LUT4 (Prop_lut4_I3_O)        0.303     8.233 r  price_calc0/total_due[3]_i_39/O
                         net (fo=1, routed)           0.000     8.233    price_calc0/total_due[3]_i_39_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.811 r  price_calc0/total_due_reg[3]_i_25/O[2]
                         net (fo=2, routed)           0.572     9.383    price_calc0/total_due_reg[3]_i_25_n_5
    SLICE_X1Y42          LUT4 (Prop_lut4_I3_O)        0.301     9.684 r  price_calc0/total_due[3]_i_28/O
                         net (fo=1, routed)           0.000     9.684    price_calc0/total_due[3]_i_28_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.264 r  price_calc0/total_due_reg[3]_i_17/O[2]
                         net (fo=1, routed)           0.307    10.571    price_calc0/total_due_reg[3]_i_17_n_5
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    11.274 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.274    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.496 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.450    11.946    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    12.621 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.621    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.944 r  price_calc0/total_due_reg[14]_i_4/O[1]
                         net (fo=1, routed)           0.595    13.539    price_calc0/total_due_reg[14]_i_4_n_6
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.269 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.597    14.866    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.551    15.417 r  price_calc0/total_due_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.591    16.008    price_calc0/C__0[11]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    16.715 r  price_calc0/total_due_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.715    price_calc0/total_due_reg[11]_i_1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.938 r  price_calc0/total_due_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.938    price_calc0/total_due0[12]
    SLICE_X5Y43          FDCE                                         r  price_calc0/total_due_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.520    14.892    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  price_calc0/total_due_reg[12]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.062    15.190    price_calc0/total_due_reg[12]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                 -1.748    

Slack (VIOLATED) :        -1.494ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.495ns  (logic 7.306ns (63.558%)  route 4.189ns (36.442%))
  Logic Levels:           16  (CARRY4=12 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.222    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.770 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.523     7.293    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.303     7.596 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.596    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.174 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.557     8.731    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301     9.032 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     9.032    price_calc0/total_due[3]_i_32_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.612 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.537    10.148    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563    10.711 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.711    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.933 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.465    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.074 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.074    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.293 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.346    12.639    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.295    12.934 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.934    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.335 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.335    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.669 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.597    14.266    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.970 r  price_calc0/total_due_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.970    price_calc0/total_due_reg[7]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.192 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.587    15.779    price_calc0/C__0[8]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.905    16.684 r  price_calc0/total_due_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.684    price_calc0/total_due0[11]
    SLICE_X5Y42          FDCE                                         r  price_calc0/total_due_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.519    14.891    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  price_calc0/total_due_reg[11]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.062    15.189    price_calc0/total_due_reg[11]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -16.684    
  -------------------------------------------------------------------
                         slack                                 -1.494    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 7.247ns (63.370%)  route 4.189ns (36.630%))
  Logic Levels:           16  (CARRY4=12 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.222    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.770 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.523     7.293    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.303     7.596 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.596    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.174 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.557     8.731    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301     9.032 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     9.032    price_calc0/total_due[3]_i_32_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.612 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.537    10.148    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563    10.711 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.711    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.933 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.465    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.074 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.074    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.293 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.346    12.639    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.295    12.934 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.934    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.335 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.335    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.669 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.597    14.266    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.970 r  price_calc0/total_due_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.970    price_calc0/total_due_reg[7]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.192 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.587    15.779    price_calc0/C__0[8]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846    16.625 r  price_calc0/total_due_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.625    price_calc0/total_due0[10]
    SLICE_X5Y42          FDCE                                         r  price_calc0/total_due_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.519    14.891    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  price_calc0/total_due_reg[10]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.062    15.189    price_calc0/total_due_reg[10]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -16.625    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.313ns  (logic 7.124ns (62.972%)  route 4.189ns (37.028%))
  Logic Levels:           16  (CARRY4=12 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.222    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.770 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.523     7.293    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.303     7.596 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.596    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.174 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.557     8.731    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301     9.032 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     9.032    price_calc0/total_due[3]_i_32_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.612 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.537    10.148    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563    10.711 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.711    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.933 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.465    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.074 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.074    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.293 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.346    12.639    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.295    12.934 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.934    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.335 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.335    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.669 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.597    14.266    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.970 r  price_calc0/total_due_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.970    price_calc0/total_due_reg[7]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.192 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.587    15.779    price_calc0/C__0[8]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    16.502 r  price_calc0/total_due_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.502    price_calc0/total_due0[9]
    SLICE_X5Y42          FDCE                                         r  price_calc0/total_due_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.519    14.891    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  price_calc0/total_due_reg[9]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.062    15.189    price_calc0/total_due_reg[9]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -16.502    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.149ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.149ns  (logic 6.956ns (62.389%)  route 4.193ns (37.611%))
  Logic Levels:           16  (CARRY4=12 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.222    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.770 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.523     7.293    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.303     7.596 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.596    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.174 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.557     8.731    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301     9.032 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     9.032    price_calc0/total_due[3]_i_32_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.612 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.537    10.148    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563    10.711 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.711    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.933 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.465    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.074 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.074    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.293 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.346    12.639    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.295    12.934 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.934    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.335 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.335    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.669 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.597    14.266    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.551    14.817 r  price_calc0/total_due_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.591    15.408    price_calc0/C__0[7]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    16.115 r  price_calc0/total_due_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.115    price_calc0/total_due_reg[7]_i_1_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.338 r  price_calc0/total_due_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.338    price_calc0/total_due0[8]
    SLICE_X5Y42          FDCE                                         r  price_calc0/total_due_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.519    14.891    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  price_calc0/total_due_reg[8]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.062    15.189    price_calc0/total_due_reg[8]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -16.338    
  -------------------------------------------------------------------
                         slack                                 -1.149    

Slack (VIOLATED) :        -0.773ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.773ns  (logic 6.580ns (61.077%)  route 4.193ns (38.923%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.222    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.770 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.523     7.293    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.303     7.596 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.596    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.174 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.557     8.731    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301     9.032 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     9.032    price_calc0/total_due[3]_i_32_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.612 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.537    10.148    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563    10.711 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.711    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.933 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.465    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.074 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.074    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.293 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.346    12.639    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.295    12.934 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.934    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.335 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.335    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.669 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.597    14.266    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.551    14.817 r  price_calc0/total_due_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.591    15.408    price_calc0/C__0[7]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    15.962 r  price_calc0/total_due_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.962    price_calc0/total_due0[7]
    SLICE_X5Y41          FDCE                                         r  price_calc0/total_due_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.519    14.891    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  price_calc0/total_due_reg[7]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.062    15.189    price_calc0/total_due_reg[7]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                 -0.773    

Slack (VIOLATED) :        -0.519ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.519ns  (logic 6.460ns (61.411%)  route 4.059ns (38.589%))
  Logic Levels:           16  (CARRY4=11 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.222    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.770 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.523     7.293    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.303     7.596 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.596    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.174 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.557     8.731    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301     9.032 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     9.032    price_calc0/total_due[3]_i_32_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.612 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.537    10.148    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563    10.711 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.711    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.933 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.465    11.399    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.299    11.698 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.698    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.074 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.074    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.293 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.346    12.639    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.295    12.934 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.934    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.335 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.335    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.557 r  price_calc0/total_due_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.571    14.128    price_calc0/total_due_reg[11]_i_3_n_7
    SLICE_X4Y41          LUT4 (Prop_lut4_I3_O)        0.299    14.427 r  price_calc0/total_due[7]_i_8/O
                         net (fo=1, routed)           0.000    14.427    price_calc0/total_due[7]_i_8_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.675 r  price_calc0/total_due_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.483    15.158    price_calc0/C__0[6]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    15.708 r  price_calc0/total_due_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.708    price_calc0/total_due0[6]
    SLICE_X5Y41          FDCE                                         r  price_calc0/total_due_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.519    14.891    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  price_calc0/total_due_reg[6]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.062    15.189    price_calc0/total_due_reg[6]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -15.708    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 5.505ns (56.193%)  route 4.292ns (43.807%))
  Logic Levels:           15  (CARRY4=8 LUT2=3 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.577     6.222    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.770 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.523     7.293    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.303     7.596 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.596    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.174 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.557     8.731    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X1Y41          LUT2 (Prop_lut2_I1_O)        0.301     9.032 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     9.032    price_calc0/total_due[3]_i_32_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.612 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.316     9.927    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.302    10.229 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.229    price_calc0/total_due[3]_i_21_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.477 r  price_calc0/total_due_reg[3]_i_13/O[3]
                         net (fo=2, routed)           0.480    10.958    price_calc0/total_due_reg[3]_i_13_n_4
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.306    11.264 r  price_calc0/total_due[3]_i_15/O
                         net (fo=1, routed)           0.000    11.264    price_calc0/total_due[3]_i_15_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.514 r  price_calc0/total_due_reg[3]_i_7/O[2]
                         net (fo=1, routed)           0.411    11.924    price_calc0/total_due_reg[3]_i_7_n_5
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.301    12.225 r  price_calc0/total_due[7]_i_13/O
                         net (fo=1, routed)           0.000    12.225    price_calc0/total_due[7]_i_13_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.452 r  price_calc0/total_due_reg[7]_i_6/O[1]
                         net (fo=2, routed)           0.451    12.903    price_calc0/total_due_reg[7]_i_6_n_6
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.303    13.206 r  price_calc0/total_due[3]_i_8/O
                         net (fo=1, routed)           0.000    13.206    price_calc0/total_due[3]_i_8_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.454 r  price_calc0/total_due_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.650    14.104    price_calc0/C__0[3]
    SLICE_X5Y40          LUT4 (Prop_lut4_I3_O)        0.306    14.410 r  price_calc0/total_due[3]_i_3/O
                         net (fo=1, routed)           0.000    14.410    price_calc0/total_due[3]_i_3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.658 r  price_calc0/total_due_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.327    14.985    price_calc0/total_due0[3]
    SLICE_X7Y39          FDCE                                         r  price_calc0/total_due_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.518    14.890    price_calc0/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  price_calc0/total_due_reg[3]_lopt_replica/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X7Y39          FDCE (Setup_fdce_C_D)       -0.222    14.904    price_calc0/total_due_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                 -0.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  pixel_addr_reg[5]/Q
                         net (fo=2, routed)           0.158     1.800    ram0/Q[5]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.878     2.036    ram0/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.721    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pixel_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.127%)  route 0.229ns (61.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  pixel_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr_reg[0]/Q
                         net (fo=2, routed)           0.229     1.849    ram0/Q[0]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.878     2.036    ram0/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.558    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.741    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pixel_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.868%)  route 0.210ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  pixel_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  pixel_addr_reg[11]/Q
                         net (fo=2, routed)           0.210     1.852    ram0/Q[11]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.878     2.036    ram0/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.721    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pixel_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.289%)  route 0.215ns (56.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  pixel_addr_reg[10]/Q
                         net (fo=2, routed)           0.215     1.856    ram0/Q[10]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.878     2.036    ram0/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.721    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pixel_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  pixel_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  pixel_addr_reg[3]/Q
                         net (fo=2, routed)           0.216     1.858    ram0/Q[3]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.878     2.036    ram0/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.721    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pixel_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  pixel_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  pixel_addr_reg[4]/Q
                         net (fo=2, routed)           0.216     1.858    ram0/Q[4]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.878     2.036    ram0/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.721    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pixel_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  pixel_addr_reg[9]/Q
                         net (fo=2, routed)           0.217     1.858    ram0/Q[9]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.878     2.036    ram0/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.721    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  pixel_addr_reg[7]/Q
                         net (fo=2, routed)           0.219     1.860    ram0/Q[7]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.878     2.036    ram0/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.721    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pixel_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  pixel_addr_reg[8]/Q
                         net (fo=2, routed)           0.219     1.860    ram0/Q[8]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.878     2.036    ram0/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.721    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 deb1/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.277ns (51.269%)  route 0.263ns (48.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.590     1.503    deb1/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  deb1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.128     1.631 f  deb1/counter_reg[16]/Q
                         net (fo=2, routed)           0.101     1.733    deb1/counter[16]
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.098     1.831 f  deb1/counter[19]_i_2__0/O
                         net (fo=21, routed)          0.162     1.993    deb1/counter[19]_i_2__0_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.051     2.044 r  deb1/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.044    deb1/p_0_in[8]
    SLICE_X5Y48          FDCE                                         r  deb1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.867     2.025    deb1/clk_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  deb1/counter_reg[8]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X5Y48          FDCE (Hold_fdce_C_D)         0.107     1.887    deb1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     ram0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16    ram0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17    ram_selectbox/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18    text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y39     btn2_d_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y44     cart_quantity_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y44     cart_quantity_reg[0][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y44     cart_quantity_reg[0][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y41     cart_quantity_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y39     btn2_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y39     btn2_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44     cart_quantity_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44     cart_quantity_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44     cart_quantity_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44     cart_quantity_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44     cart_quantity_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44     cart_quantity_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y41     cart_quantity_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y41     cart_quantity_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y39     btn2_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y39     btn2_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44     cart_quantity_reg[0][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44     cart_quantity_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44     cart_quantity_reg[0][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44     cart_quantity_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44     cart_quantity_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44     cart_quantity_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y41     cart_quantity_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y41     cart_quantity_reg[1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       14.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.920ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.056ns (23.570%)  route 3.424ns (76.430%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 25.794 - 20.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.934     7.622    vs0/pixel_x[0]
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.772 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.693     8.465    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.326     8.791 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.296    10.087    vs0/h_count_next
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.501    10.713    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.551    25.794    vs0/CLK
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[4]/C
                         clock pessimism              0.398    26.192    
                         clock uncertainty           -0.035    26.157    
    SLICE_X12Y36         FDRE (Setup_fdre_C_R)       -0.524    25.633    vs0/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 14.920    

Slack (MET) :             14.920ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.056ns (23.570%)  route 3.424ns (76.430%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 25.794 - 20.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.934     7.622    vs0/pixel_x[0]
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.772 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.693     8.465    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.326     8.791 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.296    10.087    vs0/h_count_next
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.501    10.713    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.551    25.794    vs0/CLK
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[6]/C
                         clock pessimism              0.398    26.192    
                         clock uncertainty           -0.035    26.157    
    SLICE_X12Y36         FDRE (Setup_fdre_C_R)       -0.524    25.633    vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 14.920    

Slack (MET) :             14.920ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.056ns (23.570%)  route 3.424ns (76.430%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 25.794 - 20.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.934     7.622    vs0/pixel_x[0]
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.772 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.693     8.465    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.326     8.791 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.296    10.087    vs0/h_count_next
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.501    10.713    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.551    25.794    vs0/CLK
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism              0.398    26.192    
                         clock uncertainty           -0.035    26.157    
    SLICE_X12Y36         FDRE (Setup_fdre_C_R)       -0.524    25.633    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 14.920    

Slack (MET) :             14.920ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.056ns (23.570%)  route 3.424ns (76.430%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 25.794 - 20.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.934     7.622    vs0/pixel_x[0]
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.772 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.693     8.465    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.326     8.791 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.296    10.087    vs0/h_count_next
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.501    10.713    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.551    25.794    vs0/CLK
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism              0.398    26.192    
                         clock uncertainty           -0.035    26.157    
    SLICE_X12Y36         FDRE (Setup_fdre_C_R)       -0.524    25.633    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 14.920    

Slack (MET) :             14.989ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.056ns (23.315%)  route 3.473ns (76.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.934     7.622    vs0/pixel_x[0]
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.772 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.693     8.465    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.326     8.791 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.296    10.087    vs0/h_count_next
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.550    10.762    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.669    25.912    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[0]/C
                         clock pessimism              0.398    26.310    
                         clock uncertainty           -0.035    26.275    
    SLICE_X12Y35         FDRE (Setup_fdre_C_R)       -0.524    25.751    vs0/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.751    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                 14.989    

Slack (MET) :             14.989ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.056ns (23.315%)  route 3.473ns (76.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.934     7.622    vs0/pixel_x[0]
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.772 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.693     8.465    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.326     8.791 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.296    10.087    vs0/h_count_next
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.550    10.762    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.669    25.912    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[2]/C
                         clock pessimism              0.398    26.310    
                         clock uncertainty           -0.035    26.275    
    SLICE_X12Y35         FDRE (Setup_fdre_C_R)       -0.524    25.751    vs0/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.751    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                 14.989    

Slack (MET) :             14.989ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.056ns (23.315%)  route 3.473ns (76.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.934     7.622    vs0/pixel_x[0]
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.772 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.693     8.465    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.326     8.791 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.296    10.087    vs0/h_count_next
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.550    10.762    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.669    25.912    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism              0.398    26.310    
                         clock uncertainty           -0.035    26.275    
    SLICE_X12Y35         FDRE (Setup_fdre_C_R)       -0.524    25.751    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.751    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                 14.989    

Slack (MET) :             14.989ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.056ns (23.315%)  route 3.473ns (76.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.934     7.622    vs0/pixel_x[0]
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.772 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.693     8.465    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.326     8.791 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.296    10.087    vs0/h_count_next
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.550    10.762    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.669    25.912    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism              0.398    26.310    
                         clock uncertainty           -0.035    26.275    
    SLICE_X12Y35         FDRE (Setup_fdre_C_R)       -0.524    25.751    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.751    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                 14.989    

Slack (MET) :             14.991ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.056ns (22.741%)  route 3.588ns (77.259%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 26.029 - 20.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.934     7.622    vs0/pixel_x[0]
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.772 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.693     8.465    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.326     8.791 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.296    10.087    vs0/h_count_next
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.665    10.876    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.786    26.029    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/C
                         clock pessimism              0.398    26.427    
                         clock uncertainty           -0.035    26.391    
    SLICE_X10Y35         FDRE (Setup_fdre_C_R)       -0.524    25.867    vs0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                 14.991    

Slack (MET) :             14.991ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.056ns (22.741%)  route 3.588ns (77.259%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 26.029 - 20.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.934     7.622    vs0/pixel_x[0]
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.772 r  vs0/v_count_reg[9]_i_6/O
                         net (fo=1, routed)           0.693     8.465    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.326     8.791 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=12, routed)          1.296    10.087    vs0/h_count_next
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.211 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.665    10.876    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.786    26.029    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[7]/C
                         clock pessimism              0.398    26.427    
                         clock uncertainty           -0.035    26.391    
    SLICE_X10Y35         FDRE (Setup_fdre_C_R)       -0.524    25.867    vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                 14.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.821%)  route 0.203ns (52.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.197     1.842    vs0/CLK
    SLICE_X13Y42         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          0.203     2.186    vs0/pixel_x[4]
    SLICE_X13Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.231 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.231    vs0/p_0_in[8]
    SLICE_X13Y41         FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.294     2.494    vs0/CLK
    SLICE_X13Y41         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism             -0.555     1.939    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.091     2.030    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.644%)  route 0.261ns (58.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.261     1.906    vs0/CLK
    SLICE_X13Y41         FDRE                                         r  vs0/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=19, routed)          0.261     2.308    vs0/h_count_reg_reg[9]_1[4]
    SLICE_X11Y40         LUT4 (Prop_lut4_I3_O)        0.045     2.353 r  vs0/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     2.353    vs0/p_0_in[9]
    SLICE_X11Y40         FDRE                                         r  vs0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.402     2.601    vs0/CLK
    SLICE_X11Y40         FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism             -0.555     2.047    
    SLICE_X11Y40         FDRE (Hold_fdre_C_D)         0.091     2.138    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.307     1.953    vs0/CLK
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     2.117 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=28, routed)          0.150     2.267    vs0/Q[6]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.312 r  vs0/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.312    vs0/p_0_in__0[6]
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.345     2.545    vs0/CLK
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[6]/C
                         clock pessimism             -0.593     1.953    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.121     2.074    vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.085%)  route 0.276ns (56.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.361     2.007    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     2.171 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.276     2.447    vs0/Q[5]
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.045     2.492 r  vs0/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.492    vs0/p_0_in__0[7]
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.478     2.678    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[7]/C
                         clock pessimism             -0.555     2.123    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.121     2.244    vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.152%)  route 0.302ns (61.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.197     1.842    vs0/CLK
    SLICE_X13Y42         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=32, routed)          0.302     2.285    vs0/h_count_reg_reg[9]_1[0]
    SLICE_X11Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.330 r  vs0/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.330    vs0/p_0_in[6]
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.331     2.531    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[6]/C
                         clock pessimism             -0.555     1.977    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.092     2.069    vs0/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.307     1.953    vs0/CLK
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     2.117 r  vs0/v_count_reg_reg[9]/Q
                         net (fo=14, routed)          0.174     2.290    vs0/Q[9]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.335 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     2.335    vs0/p_0_in__0[9]
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.345     2.545    vs0/CLK
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism             -0.593     1.953    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.121     2.074    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.207ns (50.636%)  route 0.202ns (49.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.361     2.007    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     2.171 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=25, routed)          0.202     2.372    vs0/Q[2]
    SLICE_X12Y35         LUT4 (Prop_lut4_I1_O)        0.043     2.415 r  vs0/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.415    vs0/p_0_in__0[3]
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.409     2.609    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism             -0.603     2.007    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.131     2.138    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.307     1.953    vs0/CLK
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     2.117 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=27, routed)          0.199     2.315    vs0/Q[4]
    SLICE_X12Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.360 r  vs0/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.360    vs0/p_0_in__0[4]
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.345     2.545    vs0/CLK
    SLICE_X12Y36         FDRE                                         r  vs0/v_count_reg_reg[4]/C
                         clock pessimism             -0.593     1.953    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.120     2.073    vs0/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.977%)  route 0.194ns (51.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.258     1.903    vs0/CLK
    SLICE_X13Y43         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     2.044 f  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.194     2.238    vs0/pixel_tick
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.045     2.283 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     2.283    vs0/mod2_reg_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.291     2.490    vs0/CLK
    SLICE_X13Y43         FDRE                                         r  vs0/mod2_reg_reg/C
                         clock pessimism             -0.588     1.903    
    SLICE_X13Y43         FDRE (Hold_fdre_C_D)         0.091     1.994    vs0/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.876%)  route 0.202ns (49.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.361     2.007    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     2.171 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=25, routed)          0.202     2.372    vs0/Q[2]
    SLICE_X12Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.417 r  vs0/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.417    vs0/p_0_in__0[2]
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.409     2.609    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[2]/C
                         clock pessimism             -0.603     2.007    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.120     2.127    vs0/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X11Y42  vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X11Y42  vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y42  vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y42  vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y42  vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X11Y41  vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X11Y42  vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y40  vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y41  vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X11Y40  vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y42  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y42  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y42  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y42  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y42  vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y42  vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y42  vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y42  vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y42  vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 3.067ns (40.467%)  route 4.512ns (59.533%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    6.549ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.908     6.549    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     7.067 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          1.459     8.526    vs0/Q[1]
    SLICE_X11Y38         LUT4 (Prop_lut4_I2_O)        0.152     8.678 r  vs0/v_count_reg[8]_i_2/O
                         net (fo=9, routed)           1.156     9.833    vs0/v_count_reg[8]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.326    10.159 r  vs0/pixel_addr[11]_i_11/O
                         net (fo=7, routed)           0.689    10.848    vs0/pixel_addr[11]_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.972 r  vs0/pixel_addr[10]_i_3/O
                         net (fo=7, routed)           0.620    11.592    vs0/pixel_addr[10]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    11.716 r  vs0/pixel_addr[10]_i_6/O
                         net (fo=1, routed)           0.000    11.716    vs0/pixel_addr[10]_i_6_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.266 r  vs0/pixel_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.266    vs0/pixel_addr_reg[10]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 r  vs0/pixel_addr_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.589    13.077    vs0/pixel_addr1[8]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    13.909 r  vs0/pixel_addr_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.909    vs0/pixel_addr_reg[10]_i_1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.128 r  vs0/pixel_addr_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.128    pixel_addr0[11]
    SLICE_X8Y37          FDRE                                         r  pixel_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.449    14.821    clk_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  pixel_addr_reg[11]/C
                         clock pessimism              0.180    15.001    
                         clock uncertainty           -0.035    14.965    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.109    15.074    pixel_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.958ns (39.598%)  route 4.512ns (60.402%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.549ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.908     6.549    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     7.067 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          1.459     8.526    vs0/Q[1]
    SLICE_X11Y38         LUT4 (Prop_lut4_I2_O)        0.152     8.678 r  vs0/v_count_reg[8]_i_2/O
                         net (fo=9, routed)           1.156     9.833    vs0/v_count_reg[8]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.326    10.159 r  vs0/pixel_addr[11]_i_11/O
                         net (fo=7, routed)           0.689    10.848    vs0/pixel_addr[11]_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.972 r  vs0/pixel_addr[10]_i_3/O
                         net (fo=7, routed)           0.620    11.592    vs0/pixel_addr[10]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    11.716 r  vs0/pixel_addr[10]_i_6/O
                         net (fo=1, routed)           0.000    11.716    vs0/pixel_addr[10]_i_6_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.266 r  vs0/pixel_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.266    vs0/pixel_addr_reg[10]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 r  vs0/pixel_addr_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.589    13.077    vs0/pixel_addr1[8]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    14.019 r  vs0/pixel_addr_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.019    pixel_addr0[10]
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.448    14.820    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[10]/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.109    15.073    pixel_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 2.893ns (39.068%)  route 4.512ns (60.932%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.549ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.908     6.549    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     7.067 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          1.459     8.526    vs0/Q[1]
    SLICE_X11Y38         LUT4 (Prop_lut4_I2_O)        0.152     8.678 r  vs0/v_count_reg[8]_i_2/O
                         net (fo=9, routed)           1.156     9.833    vs0/v_count_reg[8]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.326    10.159 r  vs0/pixel_addr[11]_i_11/O
                         net (fo=7, routed)           0.689    10.848    vs0/pixel_addr[11]_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.972 r  vs0/pixel_addr[10]_i_3/O
                         net (fo=7, routed)           0.620    11.592    vs0/pixel_addr[10]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    11.716 r  vs0/pixel_addr[10]_i_6/O
                         net (fo=1, routed)           0.000    11.716    vs0/pixel_addr[10]_i_6_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.266 r  vs0/pixel_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.266    vs0/pixel_addr_reg[10]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.488 r  vs0/pixel_addr_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.589    13.077    vs0/pixel_addr1[8]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    13.954 r  vs0/pixel_addr_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.954    pixel_addr0[9]
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.448    14.820    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[9]/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.109    15.073    pixel_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.825ns (38.457%)  route 4.521ns (61.543%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.549ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.908     6.549    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     7.067 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          1.459     8.526    vs0/Q[1]
    SLICE_X11Y38         LUT4 (Prop_lut4_I2_O)        0.152     8.678 r  vs0/v_count_reg[8]_i_2/O
                         net (fo=9, routed)           1.156     9.833    vs0/v_count_reg[8]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.326    10.159 r  vs0/pixel_addr[11]_i_11/O
                         net (fo=7, routed)           0.689    10.848    vs0/pixel_addr[11]_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.972 r  vs0/pixel_addr[10]_i_3/O
                         net (fo=7, routed)           0.620    11.592    vs0/pixel_addr[10]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    11.716 r  vs0/pixel_addr[10]_i_6/O
                         net (fo=1, routed)           0.000    11.716    vs0/pixel_addr[10]_i_6_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.296 r  vs0/pixel_addr_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.598    12.894    vs0/pixel_addr1[6]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    13.572 r  vs0/pixel_addr_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    vs0/pixel_addr_reg[6]_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.895 r  vs0/pixel_addr_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.895    pixel_addr0[8]
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.448    14.820    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[8]/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.109    15.073    pixel_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -13.895    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 2.721ns (37.573%)  route 4.521ns (62.427%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.549ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.908     6.549    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     7.067 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          1.459     8.526    vs0/Q[1]
    SLICE_X11Y38         LUT4 (Prop_lut4_I2_O)        0.152     8.678 r  vs0/v_count_reg[8]_i_2/O
                         net (fo=9, routed)           1.156     9.833    vs0/v_count_reg[8]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.326    10.159 r  vs0/pixel_addr[11]_i_11/O
                         net (fo=7, routed)           0.689    10.848    vs0/pixel_addr[11]_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.972 r  vs0/pixel_addr[10]_i_3/O
                         net (fo=7, routed)           0.620    11.592    vs0/pixel_addr[10]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    11.716 r  vs0/pixel_addr[10]_i_6/O
                         net (fo=1, routed)           0.000    11.716    vs0/pixel_addr[10]_i_6_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.296 r  vs0/pixel_addr_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.598    12.894    vs0/pixel_addr1[6]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    13.572 r  vs0/pixel_addr_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    vs0/pixel_addr_reg[6]_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.791 r  vs0/pixel_addr_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.791    pixel_addr0[7]
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.448    14.820    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  pixel_addr_reg[7]/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.109    15.073    pixel_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -13.791    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 2.381ns (34.498%)  route 4.521ns (65.502%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.549ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.908     6.549    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     7.067 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          1.459     8.526    vs0/Q[1]
    SLICE_X11Y38         LUT4 (Prop_lut4_I2_O)        0.152     8.678 r  vs0/v_count_reg[8]_i_2/O
                         net (fo=9, routed)           1.156     9.833    vs0/v_count_reg[8]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.326    10.159 r  vs0/pixel_addr[11]_i_11/O
                         net (fo=7, routed)           0.689    10.848    vs0/pixel_addr[11]_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.972 r  vs0/pixel_addr[10]_i_3/O
                         net (fo=7, routed)           0.620    11.592    vs0/pixel_addr[10]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    11.716 r  vs0/pixel_addr[10]_i_6/O
                         net (fo=1, routed)           0.000    11.716    vs0/pixel_addr[10]_i_6_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.296 r  vs0/pixel_addr_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.598    12.894    vs0/pixel_addr1[6]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.557    13.451 r  vs0/pixel_addr_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.451    pixel_addr0[6]
    SLICE_X8Y35          FDRE                                         r  pixel_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.448    14.820    clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  pixel_addr_reg[6]/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.109    15.073    pixel_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -13.451    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 2.135ns (31.683%)  route 4.604ns (68.317%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    6.549ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.908     6.549    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     7.067 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=24, routed)          1.940     9.007    fsm0/Q[6]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.131 r  fsm0/selectbox_addr[6]_i_71/O
                         net (fo=1, routed)           0.360     9.490    fsm0/selectbox_addr[6]_i_71_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.614 r  fsm0/selectbox_addr[6]_i_50/O
                         net (fo=1, routed)           0.000     9.614    fsm0/selectbox_addr[6]_i_50_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.990 r  fsm0/selectbox_addr_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.990    vs0/selectbox_addr_reg[6][0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.244 r  vs0/selectbox_addr_reg[6]_i_5/CO[0]
                         net (fo=2, routed)           0.586    10.830    vs0/is_on_sprite1__0
    SLICE_X7Y36          LUT4 (Prop_lut4_I1_O)        0.367    11.197 f  vs0/rgb_reg[5]_i_4/O
                         net (fo=2, routed)           0.513    11.711    ram_selectbox/rgb_reg_reg[10]_1
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124    11.835 r  ram_selectbox/rgb_reg[11]_i_5/O
                         net (fo=13, routed)          0.561    12.396    vs0/rgb_reg_reg[7]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.124    12.520 r  vs0/rgb_reg[2]_i_2/O
                         net (fo=3, routed)           0.643    13.163    ram_selectbox/rgb_reg_reg[2]
    SLICE_X6Y35          LUT6 (Prop_lut6_I2_O)        0.124    13.287 r  ram_selectbox/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.287    ram_selectbox_n_12
    SLICE_X6Y35          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.180    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.079    15.110    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.368ns (35.596%)  route 4.284ns (64.404%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.549ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.908     6.549    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     7.067 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          1.459     8.526    vs0/Q[1]
    SLICE_X11Y38         LUT4 (Prop_lut4_I2_O)        0.152     8.678 r  vs0/v_count_reg[8]_i_2/O
                         net (fo=9, routed)           1.156     9.833    vs0/v_count_reg[8]_i_2_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.326    10.159 r  vs0/pixel_addr[11]_i_11/O
                         net (fo=7, routed)           0.689    10.848    vs0/pixel_addr[11]_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.972 r  vs0/pixel_addr[10]_i_3/O
                         net (fo=7, routed)           0.533    11.504    vs0/pixel_addr[10]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124    11.628 r  vs0/pixel_addr[10]_i_7/O
                         net (fo=1, routed)           0.000    11.628    vs0/pixel_addr[10]_i_7_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.875 r  vs0/pixel_addr_reg[10]_i_2/O[0]
                         net (fo=2, routed)           0.449    12.324    vs0/pixel_addr1[4]
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.299    12.623 r  vs0/pixel_addr[6]_i_4/O
                         net (fo=1, routed)           0.000    12.623    vs0/pixel_addr[6]_i_4_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.201 r  vs0/pixel_addr_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.201    pixel_addr0[5]
    SLICE_X8Y35          FDRE                                         r  pixel_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.448    14.820    clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  pixel_addr_reg[5]/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.109    15.073    pixel_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.563ns (22.592%)  route 5.355ns (77.408%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.591     6.232    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     6.651 f  vs0/h_count_reg_reg[1]/Q
                         net (fo=28, routed)          0.954     7.606    vs0/pixel_x[1]
    SLICE_X12Y42         LUT4 (Prop_lut4_I2_O)        0.296     7.902 f  vs0/rgb_reg[11]_i_28/O
                         net (fo=2, routed)           1.044     8.946    vs0/rgb_reg[11]_i_28_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.070 f  vs0/rgb_reg[11]_i_17/O
                         net (fo=4, routed)           1.143    10.213    vs0/rgb_reg[11]_i_17_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I1_O)        0.150    10.363 r  vs0/rgb_reg[7]_i_13/O
                         net (fo=1, routed)           0.864    11.227    vs0/rgb_reg[7]_i_13_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.326    11.553 f  vs0/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.777    12.329    vs0/rgb_reg[7]_i_6_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124    12.453 f  vs0/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.573    13.027    vs0/rgb_reg[7]_i_2_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124    13.151 r  vs0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.151    vs0_n_3
    SLICE_X5Y37          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.516    14.888    clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.031    15.063    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 2.135ns (32.436%)  route 4.447ns (67.564%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.549ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.908     6.549    vs0/CLK
    SLICE_X10Y35         FDRE                                         r  vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     7.067 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=24, routed)          1.940     9.007    fsm0/Q[6]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.131 r  fsm0/selectbox_addr[6]_i_71/O
                         net (fo=1, routed)           0.360     9.490    fsm0/selectbox_addr[6]_i_71_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.614 r  fsm0/selectbox_addr[6]_i_50/O
                         net (fo=1, routed)           0.000     9.614    fsm0/selectbox_addr[6]_i_50_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.990 r  fsm0/selectbox_addr_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.990    vs0/selectbox_addr_reg[6][0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.244 r  vs0/selectbox_addr_reg[6]_i_5/CO[0]
                         net (fo=2, routed)           0.586    10.830    vs0/is_on_sprite1__0
    SLICE_X7Y36          LUT4 (Prop_lut4_I1_O)        0.367    11.197 f  vs0/rgb_reg[5]_i_4/O
                         net (fo=2, routed)           0.513    11.711    ram_selectbox/rgb_reg_reg[10]_1
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.124    11.835 r  ram_selectbox/rgb_reg[11]_i_5/O
                         net (fo=13, routed)          0.622    12.456    vs0/rgb_reg_reg[7]
    SLICE_X5Y37          LUT3 (Prop_lut3_I1_O)        0.124    12.580 f  vs0/rgb_reg[7]_i_3/O
                         net (fo=3, routed)           0.427    13.007    vs0/rgb_reg[7]_i_3_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124    13.131 r  vs0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.131    vs0_n_4
    SLICE_X5Y37          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.516    14.888    clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.180    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.031    15.063    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  1.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/is_text_area_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.960%)  route 0.331ns (64.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.197     1.842    vs0/CLK
    SLICE_X13Y42         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          0.206     2.189    vs0/pixel_x[4]
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.045     2.234 r  vs0/is_text_area_i_1/O
                         net (fo=2, routed)           0.125     2.359    text_render0/is_text_area0
    SLICE_X12Y43         FDRE                                         r  text_render0/is_text_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.838     1.996    text_render0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE                                         r  text_render0/is_text_area_reg/C
                         clock pessimism             -0.245     1.751    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.060     1.811    text_render0/is_text_area_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.465%)  route 0.370ns (66.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.197     1.842    vs0/CLK
    SLICE_X13Y42         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=32, routed)          0.370     2.353    vs0/h_count_reg_reg[9]_1[0]
    SLICE_X9Y39          LUT6 (Prop_lut6_I5_O)        0.045     2.398 r  vs0/pixel_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.398    vs0_n_40
    SLICE_X9Y39          FDRE                                         r  pixel_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.836     1.994    clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  pixel_addr_reg[1]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.091     1.840    pixel_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.995%)  route 0.589ns (76.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.197     1.842    vs0/CLK
    SLICE_X13Y42         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.983 f  vs0/h_count_reg_reg[2]/Q
                         net (fo=32, routed)          0.301     2.285    vs0/h_count_reg_reg[9]_1[0]
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.045     2.330 r  vs0/BRAM_PC_VGA_0_i_9/O
                         net (fo=1, routed)           0.288     2.617    text_render0/char_rom/ADDR[2]
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.881     2.039    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.978    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.226ns (33.417%)  route 0.450ns (66.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.297     1.943    vs0/CLK
    SLICE_X11Y42         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.128     2.071 f  vs0/h_count_reg_reg[1]/Q
                         net (fo=28, routed)          0.178     2.249    vs0/pixel_x[1]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.098     2.347 r  vs0/BRAM_PC_VGA_0_i_10/O
                         net (fo=1, routed)           0.272     2.619    text_render0/char_rom/ADDR[1]
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.881     2.039    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.978    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.537%)  route 0.604ns (76.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.197     1.842    vs0/CLK
    SLICE_X13Y42         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          0.394     2.377    vs0/pixel_x[4]
    SLICE_X8Y43          LUT6 (Prop_lut6_I4_O)        0.045     2.422 r  vs0/BRAM_PC_VGA_0_i_7/O
                         net (fo=1, routed)           0.210     2.632    text_render0/char_rom/ADDR[7]
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.881     2.039    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.978    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.164ns (25.764%)  route 0.473ns (74.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.361     2.007    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     2.171 r  vs0/v_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.473     2.643    text_render0/char_rom/ADDR[3]
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.881     2.039    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.978    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.992%)  route 0.623ns (77.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.197     1.842    vs0/CLK
    SLICE_X13Y42         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          0.353     2.336    vs0/pixel_x[4]
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.381 r  vs0/BRAM_PC_VGA_0_i_5/O
                         net (fo=1, routed)           0.270     2.651    text_render0/char_rom/ADDR[9]
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.881     2.039    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.978    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.191%)  route 0.498ns (72.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.325     1.970    vs0/CLK
    SLICE_X11Y41         FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     2.111 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=50, routed)          0.268     2.379    vs0/pixel_x[5]
    SLICE_X9Y40          LUT4 (Prop_lut4_I1_O)        0.045     2.424 r  vs0/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.230     2.654    text_render0/char_rom/ADDR[12]
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.881     2.039    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.978    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.918%)  route 0.505ns (73.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.197     1.842    vs0/CLK
    SLICE_X13Y42         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=56, routed)          0.505     2.488    vs0/h_count_reg_reg[9]_1[1]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.045     2.533 r  vs0/pixel_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.533    vs0_n_41
    SLICE_X11Y39         FDRE                                         r  pixel_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.836     1.994    clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  pixel_addr_reg[0]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.091     1.840    pixel_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.348%)  route 0.646ns (77.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.197     1.842    vs0/CLK
    SLICE_X13Y42         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=56, routed)          0.344     2.327    vs0/pixel_x[4]
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.372 r  vs0/BRAM_PC_VGA_0_i_6/O
                         net (fo=1, routed)           0.302     2.675    text_render0/char_rom/ADDR[8]
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.881     2.039    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.978    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.697    





