
INFO (TDA-005): Command Line Invocation: 
            create_logic_tests WORKDIR=comb_dir TESTMODE=FULLSCAN EXPERIMENT=exp_comb  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Saturday May 02 20:05:24 2015  EDT
            Host machine is masters04.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 21034.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=comb_dir
            TESTMODE=FULLSCAN
            EXPERIMENT=exp_comb

            logfile=comb_dir/testresults/logs/log_create_logic_tests_FULLSCAN_exp_comb_050215200524-499343000
[end TDA_009]


**************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
**************************************************************************************
**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539         0         0         0     24539   0.00   0.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539         0         0         0     24539   0.00   0.00
**************************************************************************************

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):     32      32      15702    64.23%   64.23%          0       8743     00:00.03     00:00.43        00:01.38    [end TDA_220] 
INFO (TDA-220):     64      64       1709    72.23%   72.23%          3       6694     00:00.04     00:00.93        00:02.49    [end TDA_220] 
INFO (TDA-220):     96      96       1599    81.31%   81.31%          5       4369     00:00.05     00:01.78        00:04.37    [end TDA_220] 
INFO (TDA-220):    128     128        785    87.18%   87.18%          6       2911     00:00.06     00:02.29        00:05.46    [end TDA_220] 
INFO (TDA-220):    160     160        485    92.51%   92.51%          6       1643     00:00.06     00:02.78        00:06.45    [end TDA_220] 
INFO (TDA-220):    192     192        438    95.99%   95.99%          7        865     00:00.07     00:02.99        00:06.86    [end TDA_220] 
INFO (TDA-220):    224     223        232    97.07%   97.07%          7        633     00:00.07     00:03.00        00:06.88    [end TDA_220] 
INFO (TDA-220):    256     254        183    97.92%   97.92%          7        450     00:00.07     00:03.00        00:06.89    [end TDA_220] 
INFO (TDA-220):    288     284        161    98.66%   98.66%          7        289     00:00.08     00:03.01        00:06.90    [end TDA_220] 
INFO (TDA-220):    320     314        111    99.18%   99.18%          7        178     00:00.08     00:03.01        00:06.91    [end TDA_220] 
INFO (TDA-220):    352     344         73    99.51%   99.51%          7        105     00:00.08     00:03.01        00:06.91    [end TDA_220] 
INFO (TDA-220):    384     370         47    99.73%   99.73%          7         58     00:00.08     00:03.02        00:06.92    [end TDA_220] 
INFO (TDA-220):    416     399         45    99.94%   99.94%          7         13     00:00.08     00:03.02        00:06.93    [end TDA_220] 
INFO (TDA-220):    423     405          7    99.97%   99.97%          7          6     00:00.08     00:03.02        00:06.93    [end TDA_220] 

**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539     21577         0      2956         6  87.93  99.97

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539     21577         0      2956         6  87.93  99.97
**************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Logic                                          405
----------------------------------------------------------
 Total                                          405

(I) File(s) generated (bytes and name):

         114688 comb_dir/tbdata/faultStatus.FULLSCAN.exp_comb
         244809 comb_dir/tbdata/TBDbin.FULLSCAN.exp_comb

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =           10,545,440  bytes

                      CPU Time =    0:00:03.04
                  Elapsed Time =    0:00:07.21                    [end TDA_001]

     Date Ended:  Saturday May 02 20:05:31 2015  EDT




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     16 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -   


*******************************************************************************
