<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>WuPu</header>
  <project-settings>
    <fam>IGLOO</fam>
    <die>AGL030V5</die>
    <package>100 VQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>VHDL</hdl-type>
    <project-description>
    </project-description>
    <location>C:/Users/Victor Ros/Documents/Cookies/wake_up_radio/auxpoyect/testAGL30k/RingOsc_Version3/component/work/WuPu</location>
    <state>GENERATED ( Mon Jul 29 17:28:54 2013 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\component\work\manchesterEncoderComplete\manchesterEncoderComplete.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\component\work\RingOscillator\RingOscillator.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\component\work\WuPu\WuPu.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\adressingData.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\ASCII_pck.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\clkCouter_mod.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\Command_Process_Parity0_modified.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\freq_ref_preamble.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\housekeepingCheck.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\manchesterDecoder_0toStart.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\manchesterDecoder_0toStart_clk1.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\manchesterDecoder_0toStart_v5.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\ManchesterEncoder_ctrl.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\manchester_encoder.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\Mom_unit_indirectACK.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\Wupu_pck.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\hdl\ZBControl_IRQs.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\smartgen\common\vhdl\FlashFreeze_Filter.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\smartgen\common\vhdl\FlashFreeze_FSM.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\smartgen\common\vhdl\FlashFreeze_Managment.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\smartgen\FF\FF.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\smartgen\FF\FF_wrapper.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\smartgen\register_reg\register_reg.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\smartgen\ringO_cnt\ringO_cnt.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOsc_Version3\smartgen\ZBWatchDog\ZBWatchDog.vhd</file>
  </fileset>
  <io>
    <port-name>rstzb_W_pD</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>F32</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>A</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>RESETZB</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>F31</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>CLK_OUT</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>B</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>rstzb_W_pu</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>CLK_GATED</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>F59</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Flash_Freeze_N</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>RST</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>C:/Users/Victor Ros/Documents/Cookies/wake_up_radio/auxpoyect/testAGL30k/RingOsc_Version3/smartgen/FF</core-location>
    <core-name>FF_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>NAND2</core-exttype>
    <core-name>NAND2_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for WuPu</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
