module regfile(
input[4:0] reg1,
input[4:0] reg2,
output[31:0] output1,
output[31:0] output2
);