// Seed: 2393661422
module module_0 (
    input wire id_0,
    output wand id_1,
    output supply0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input wire id_5
    , id_19,
    input wor id_6,
    input uwire id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input wand id_14,
    input uwire id_15,
    output wand id_16,
    input uwire id_17
);
  wire id_20, id_21;
  wire id_22, id_23;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    inout wand id_4,
    input wor id_5,
    output uwire id_6,
    output tri id_7,
    input supply1 id_8,
    input tri0 id_9
    , id_12,
    input wor id_10
    , id_13
);
  tri1 id_14, id_15 = 1 + 1, id_16;
  assign id_6 = id_12;
  initial id_0 = id_12;
  xor (id_6, id_14, id_15, id_13, id_12, id_10, id_9, id_2, id_4, id_8, id_5, id_16);
  module_0(
      id_9,
      id_13,
      id_0,
      id_1,
      id_5,
      id_3,
      id_12,
      id_4,
      id_0,
      id_12,
      id_13,
      id_8,
      id_9,
      id_10,
      id_2,
      id_12,
      id_0,
      id_3
  );
endmodule
