// Seed: 81791931
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(1'b0) id_3)
  else if (1) begin : LABEL_0
    id_3 <= id_1 === id_1;
  end
  assign id_3 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd82,
    parameter id_4 = 32'd58
) (
    input tri1 _id_0,
    output supply1 id_1,
    output wor id_2,
    output wor id_3,
    input wire _id_4
);
  supply1 [id_4 : id_0] id_6;
  assign id_6 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
