I 000039 55 2260 1401937119807 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401937119810 2014.06.04 22:58:39)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 54065557540303410453440e575253535052505257)
	(_entity
		(_time 1401937119807)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401937120011 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401937120012 2014.06.04 22:58:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1e4c1c194f49490b1a1908444618181848191a181a)
	(_entity
		(_time 1401937120009)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10274         1401937120352 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401937120353 2014.06.04 22:58:40)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 7624757774212163207177226e2c267023702370737025)
	(_entity
		(_time 1401937120346)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 95 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(tdc_fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 127 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 129 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 141 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 152 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 165 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 127 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal tdc_fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 127 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_alias((fifo_din)(chan_q0)(counter_q1)))(_target(18))(_sensitivity(16)(21)))))
			(tdc_regs_pcs(_architecture 1 0 180 (_process (_simple)(_target(8)(13)(15)(16)(19))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(1)))))
			(count_pcs(_architecture 2 0 197 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 211 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401937120604 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401937120605 2014.06.04 22:58:40)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 6f3d636f3d383878633f7b353d686b696b696c686b)
	(_entity
		(_time 1401937120602)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 15)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_1_14))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7081          1401937120854 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401937120855 2014.06.04 22:58:40)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 693b6469643e3e7c38387d333a6e6d6f6d6f6a6c3f)
	(_entity
		(_time 1401937120721)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 7))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 8))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 15)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 9 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401937178432 2014.06.04 22:59:38)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 55010056540202400552450f565352525153515356)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401937178642 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401937178643 2014.06.04 22:59:38)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2f7b792b7d78783a2b2839757729292979282b292b)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10274         1401937178995 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401937178996 2014.06.04 22:59:38)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 86d2d18884d1d193d08187d29edcd680d380d3808380d5)
	(_entity
		(_time 1401937120345)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 95 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(tdc_fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 127 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 129 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 141 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 152 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 165 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 127 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal tdc_fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 127 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_alias((fifo_din)(chan_q0)(counter_q1)))(_target(18))(_sensitivity(16)(21)))))
			(tdc_regs_pcs(_architecture 1 0 180 (_process (_simple)(_target(8)(13)(15)(16)(19))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(1)))))
			(count_pcs(_architecture 2 0 197 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 211 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401937179281 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401937179282 2014.06.04 22:59:39)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code affbfff8fdf8f8b8a3ffbbf5fda8aba9aba9aca8ab)
	(_entity
		(_time 1401937120601)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 15)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_1_14))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401937225532 2014.06.04 23:00:25)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 4d424b4f1d1a1a581d4a5d174e4b4a4a494b494b4e)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401937225750 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401937225751 2014.06.04 23:00:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 28272f2c247f7f3d2c2f3e72702e2e2e7e2f2c2e2c)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10274         1401937226104 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401937226105 2014.06.04 23:00:26)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 8f808f81ddd8d89ad9888edb97d5df89da89da898a89dc)
	(_entity
		(_time 1401937120345)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 95 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(tdc_fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 127 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 129 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 141 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 152 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 165 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 127 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal tdc_fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 127 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_alias((fifo_din)(chan_q0)(counter_q1)))(_target(18))(_sensitivity(16)(21)))))
			(tdc_regs_pcs(_architecture 1 0 180 (_process (_simple)(_target(8)(13)(15)(16)(19))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(1)))))
			(count_pcs(_architecture 2 0 197 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 211 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401937226389 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401937226390 2014.06.04 23:00:26)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code a7a8a6f0a4f0f0b0abf7b3fdf5a0a3a1a3a1a4a0a3)
	(_entity
		(_time 1401937120601)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 15)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_1_14))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401937226664 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401937226665 2014.06.04 23:00:26)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code c0cfc295c49797d59ec7d49a93c7c4c6c4c6c3c596)
	(_entity
		(_time 1401937120720)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 15)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401976249826 2014.06.05 09:50:49)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a1f0adf6a4f6f6b4f1a6b1fba2a7a6a6a5a7a5a7a2)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401976250171 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401976250172 2014.06.05 09:50:50)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f8a9f5a8f4afafedfcffeea2a0fefefeaefffcfefc)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10274         1401976250512 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401976250513 2014.06.05 09:50:50)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 500106535407074506575104480a005605560556555603)
	(_entity
		(_time 1401937120345)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 95 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(tdc_fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 127 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 129 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 141 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 152 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 165 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 127 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal tdc_fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 127 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_alias((fifo_din)(chan_q0)(counter_q1)))(_target(18))(_sensitivity(16)(21)))))
			(tdc_regs_pcs(_architecture 1 0 180 (_process (_simple)(_target(8)(13)(15)(16)(19))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)))))
			(count_pcs(_architecture 2 0 197 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 211 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401976250769 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401976250770 2014.06.05 09:50:50)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 49181e4b441e1e5e45195d131b4e4d4f4d4f4a4e4d)
	(_entity
		(_time 1401937120601)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 15)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_14))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401976251022 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401976251023 2014.06.05 09:50:51)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 52030251540505470c554608015556545654515704)
	(_entity
		(_time 1401937120720)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 15)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401977005861 2014.06.05 10:03:25)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 0c030a0a5b5b5b195c0b1c560f0a0b0b080a080a0f)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401977006056 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401977006057 2014.06.05 10:03:26)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d6d9d084d48181c3d2d1c08c8ed0d0d080d1d2d0d2)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401977019470 2014.06.05 10:03:39)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 2f7a2c2b7d78783a7f283f752c2928282b292b292c)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401977019676 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401977019677 2014.06.05 10:03:39)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 095c050f045e5e1c0d0e1f53510f0f0f5f0e0d0f0d)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10377         1401977020022 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401977020023 2014.06.05 10:03:40)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 60356d606437377536676132783a306635663566656633)
	(_entity
		(_time 1401937120345)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q1 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q0)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(21))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(22))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401977020274 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401977020275 2014.06.05 10:03:40)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 5a0f0f590f0d0d4d560a4e00085d5e5c5e5c595d5e)
	(_entity
		(_time 1401937120601)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 15)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_14))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401977020524 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401977020525 2014.06.05 10:03:40)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 54010257540303410a53400e075350525052575102)
	(_entity
		(_time 1401937120720)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 15)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401977314952 2014.06.05 10:08:34)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 888c858684dfdf9dd88f98d28b8e8f8f8c8e8c8e8b)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401977315148 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401977315149 2014.06.05 10:08:35)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4347164144141456474455191b4545451544474547)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10377         1401977315494 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401977315495 2014.06.05 10:08:35)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9a9ecc95cfcdcd8fcc9d9bc882c0ca9ccf9ccf9c9f9cc9)
	(_entity
		(_time 1401937120345)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q1 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q0)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(21))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(22))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401977315751 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401977315752 2014.06.05 10:08:35)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code a3a7f4f4a4f4f4b4aff3b7f9f1a4a7a5a7a5a0a4a7)
	(_entity
		(_time 1401937120601)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 15)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_14))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401977316003 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401977316004 2014.06.05 10:08:36)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 9d99cd92cdcaca88c39a89c7ce9a999b999b9e98cb)
	(_entity
		(_time 1401937120720)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 15)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401977504357 2014.06.05 10:11:44)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 60663060643737753067703a636667676466646663)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401977504553 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401977504554 2014.06.05 10:11:44)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2b2d7a2f7d7c7c3e2f2c3d71732d2d2d7d2c2f2d2f)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10377         1401977504897 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401977504898 2014.06.05 10:11:44)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 8284d08c84d5d597d48583d09ad8d284d784d7848784d1)
	(_entity
		(_time 1401937120345)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q1 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q0)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(21))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(22))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401977505149 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401977505150 2014.06.05 10:11:45)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 7c79787d2b2b2b6b702c68262e7b787a787a7f7b78)
	(_entity
		(_time 1401937120601)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 15)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_14))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401977505398 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401977505399 2014.06.05 10:11:45)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 76737377742121632871622c257172707270757320)
	(_entity
		(_time 1401937120720)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 15)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401977812137 2014.06.05 10:16:52)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code beeaeceaefe9e9abeeb9aee4bdb8b9b9bab8bab8bd)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401977812333 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401977812334 2014.06.05 10:16:52)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 89da8d8784dede9c8d8e9fd3d18f8f8fdf8e8d8f8d)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401977827187 2014.06.05 10:17:07)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 8c8bd982dbdbdb99dc8b9cd68f8a8b8b888a888a8f)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401977827399 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401977827400 2014.06.05 10:17:07)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 57500154540000425350410d0f5151510150535153)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10266         1401977827741 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401977827742 2014.06.05 10:17:07)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code aea9f9f9fff9f9bbf8a9affab6f4fea8fba8fba8aba8fd)
	(_entity
		(_time 1401937120345)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 95 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 127 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 129 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 141 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 152 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 165 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 127 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 127 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_alias((fifo_din)(chan_q0)(counter_q1)))(_target(18))(_sensitivity(16)(21)))))
			(tdc_regs_pcs(_architecture 1 0 180 (_process (_simple)(_target(8)(13)(15)(16)(19))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)))))
			(count_pcs(_architecture 2 0 197 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 211 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401977827995 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401977827996 2014.06.05 10:17:07)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code b7b0e7e3b4e0e0a0bbe7a3ede5b0b3b1b3b1b4b0b3)
	(_entity
		(_time 1401937120601)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 15)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_14))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401977828252 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401977828253 2014.06.05 10:17:08)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code b1b6e0e5b4e6e6a4efb6a5ebe2b6b5b7b5b7b2b4e7)
	(_entity
		(_time 1401937120720)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 15)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401978468160 2014.06.05 10:27:48)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7c2f7a7d2b2b2b692c7b6c267f7a7b7b787a787a7f)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401978468364 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401978468365 2014.06.05 10:27:48)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 47144045441010524340511d1f4141411140434143)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401978468705 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401978468706 2014.06.05 10:27:48)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9ecd9e91cfc9c98bc8999fcc86c4ce98cb98cb989b98cd)
	(_entity
		(_time 1401937120345)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401978468963 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401978468964 2014.06.05 10:27:48)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 98cb999794cfcf8f94c88cc2ca9f9c9e9c9e9b9f9c)
	(_entity
		(_time 1401937120601)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 15)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_14))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401978469213 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401978469214 2014.06.05 10:27:49)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 91c2939e94c6c684cf9685cbc296959795979294c7)
	(_entity
		(_time 1401937120720)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 15)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401937119806 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401978540731 2014.06.05 10:29:00)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f8aaa8a8f4afafeda8ffe8a2fbfefffffcfefcfefb)
	(_entity
		(_time 1401937119806)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 15)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 15))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401978540943 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401978540944 2014.06.05 10:29:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d2808380d48585c7d6d5c4888ad4d4d484d5d6d4d6)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401978541293 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401978541294 2014.06.05 10:29:01)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 29782d2d247e7e3c7f2e287b3173792f7c2f7c2f2c2f7a)
	(_entity
		(_time 1401937120345)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401978541554 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401978541555 2014.06.05 10:29:01)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 33623636346464243f632769613437353735303437)
	(_entity
		(_time 1401937120601)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 15)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_14))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401978541805 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401978541806 2014.06.05 10:29:01)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 2c7d2a287b7b7b39722b38767f2b282a282a2f297a)
	(_entity
		(_time 1401937120720)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 15))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 15)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160709 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401979160712 2014.06.05 10:39:20)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code e2e3e5b1e4b5b5f7b2e5f2b8e1e4e5e5e6e4e6e4e1)
	(_entity
		(_time 1401979160709)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401979160907 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401979160908 2014.06.05 10:39:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code adacadfafdfafab8a9aabbf7f5abababfbaaa9aba9)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401979161251 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401979161252 2014.06.05 10:39:21)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 0405060204535311520305561c5e540251025102010257)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8012          1401979161506 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401979161507 2014.06.05 10:39:21)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code fefffcaeafa9a9e9f2aeeaa4acf9faf8faf8fdf9fa)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_1_9))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401979161757 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401979161758 2014.06.05 10:39:21)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 07060b01045050125900135d540003010301040251)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401979268555 2014.06.05 10:41:08)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 35323830346262206532256f363332323133313336)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401979268764 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401979268765 2014.06.05 10:41:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 00075506045757150407165a580606065607040604)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401979269118 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401979269119 2014.06.05 10:41:09)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 6760316764303072316066357f3d376132613261626134)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8012          1401979269381 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401979269382 2014.06.05 10:41:09)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 70772771742727677c20642a227774767476737774)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_9))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401979269646 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401979269647 2014.06.05 10:41:09)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 797e2978742e2e6c277e6d232a7e7d7f7d7f7a7c2f)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401980333699 2014.06.05 10:58:53)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 2b287e2f7d7c7c3e7b2c3b71282d2c2c2f2d2f2d28)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401980333892 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401980333893 2014.06.05 10:58:53)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e6e5b3b5e4b1b1f3e2e1f0bcbee0e0e0b0e1e2e0e2)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401980334243 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401980334244 2014.06.05 10:58:54)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 4d4e1a4f1d1a1a581b4a4c1f55171d4b184b184b484b1e)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8012          1401980334506 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401980334507 2014.06.05 10:58:54)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 56550655540101415a06420c045152505250555152)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_9))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401980334768 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401980334769 2014.06.05 10:58:54)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 50530153540707450e57440a035754565456535506)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401980739762 2014.06.05 11:05:39)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 525205515405054701034208515455555654565451)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401980739959 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401980739960 2014.06.05 11:05:39)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0d0d5d0b5d5a5a18090a1b57550b0b0b5b0a090b09)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401980740306 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401980740307 2014.06.05 11:05:40)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 7474257574232361227375266c2e247221722172717227)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8012          1401980740562 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401980740563 2014.06.05 11:05:40)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 6e6e3c6e3f393979623e7a343c696a686a686d696a)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_9))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401980740813 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401980740814 2014.06.05 11:05:40)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 67686367643030723960733d346063616361646231)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401980825923 2014.06.05 11:07:05)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 94c0c39b94c3c381c7c584ce979293939092909297)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401980826131 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401980826132 2014.06.05 11:07:06)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 5e0a0e5d0f09094b5a5948040658585808595a585a)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401980826478 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401980826479 2014.06.05 11:07:06)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code b6e2e7e2b4e1e1a3e0b1b7e4aeece6b0e3b0e3b0b3b0e5)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401980843365 2014.06.05 11:07:23)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a5a3a1f2a4f2f2b0f6f4b5ffa6a3a2a2a1a3a1a3a6)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401980843578 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401980843579 2014.06.05 11:07:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 70767571742727657477662a287676762677747674)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401980843924 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401980843925 2014.06.05 11:07:23)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code d7d1d185d48080c281d0d685cf8d87d182d182d1d2d184)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401980952015 2014.06.05 11:09:12)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a6f3aaf1a4f1f1b3f5f7b6fca5a0a1a1a2a0a2a0a5)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401980952217 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401980952218 2014.06.05 11:09:12)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 71247c70742626647576672b297777772776757775)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401980952564 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401980952565 2014.06.05 11:09:12)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code c89d9d9dc49f9fdd9ecfc99ad09298ce9dce9dcecdce9b)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401980963006 2014.06.05 11:09:23)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 8ddf8a83dddada98dedc9dd78e8b8a8a898b898b8e)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401980963216 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401980963217 2014.06.05 11:09:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 580a585b540f0f4d5c5f4e02005e5e5e0e5f5c5e5c)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401980963564 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401980963565 2014.06.05 11:09:23)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code bfedbeebede8e8aae9b8beeda7e5efb9eab9eab9bab9ec)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8012          1401980963823 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401980963824 2014.06.05 11:09:23)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code b8eabaecb4efefafb5beace2eabfbcbebcbebbbfbc)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_9_1))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401980964072 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401980964073 2014.06.05 11:09:24)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code b2e0b1e6b4e5e5a7ecb5a6e8e1b5b6b4b6b4b1b7e4)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401981025841 2014.06.05 11:10:25)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c497c891c49393d19795d49ec7c2c3c3c0c2c0c2c7)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401981026048 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401981026049 2014.06.05 11:10:26)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9ecd9391cfc9c98b9a9988c4c6989898c8999a989a)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401981026397 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401981026398 2014.06.05 11:10:26)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code f5a6a0a5f4a2a2e0a3f2f4a7edafa5f3a0f3a0f3f0f3a6)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8012          1401981026651 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401981026652 2014.06.05 11:10:26)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code efbcb9bcbdb8b8f8e2e9fbb5bde8ebe9ebe9ece8eb)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_1_9))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401981026900 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401981026901 2014.06.05 11:10:26)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code e9babebae4bebefcb7eefdb3baeeedefedefeaecbf)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401981088481 2014.06.05 11:11:28)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 5f0b0f5c0d08084a0c0e4f055c5958585b595b595c)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401981088681 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401981088682 2014.06.05 11:11:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 297d782d247e7e3c2d2e3f73712f2f2f7f2e2d2f2d)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401981089026 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401981089027 2014.06.05 11:11:29)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 81d5d38f84d6d694d78680d399dbd187d487d4878487d2)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401981089285 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401981089286 2014.06.05 11:11:29)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 8ad98e84dfdddd9d878c9ed0d88d8e8c8e8c898d8e)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_2_10))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401981089534 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401981089535 2014.06.05 11:11:29)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 83d0868d84d4d496dd8497d9d084878587858086d5)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1401981175612 2014.06.05 11:12:55)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a5a0a0f2a4f2f2b0f6f4b5ffa6a3a2a2a1a3a1a3a6)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6254          1401981175819 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1401981175820 2014.06.05 11:12:55)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 70757671742727657477662a287676762677747674)
	(_entity
		(_time 1401937120008)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10380         1401981176166 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1401981176167 2014.06.05 11:12:56)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code c7c2c092c49090d291c0c695df9d97c192c192c1c2c194)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(33686018 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8013          1401981176422 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1401981176423 2014.06.05 11:12:56)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code d1d4d183d48686c6dcd7c58b83d6d5d7d5d7d2d6d5)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_2_10))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1401981176673 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1401981176674 2014.06.05 11:12:56)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code cacfcb9f9f9d9ddf94cdde9099cdceccceccc9cf9c)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1402001902616 2014.06.05 16:58:22)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 69686b69643e3e7c3a3879336a6f6e6e6d6f6d6f6a)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6271          1402001902826 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402001902827 2014.06.05 16:58:22)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 34353731346363213033226e6c3232326233303230)
	(_entity
		(_time 1402001902824)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out (_code 14)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 27 -1
	)
)
I 000047 55 10416         1402001903175 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1402001903176 2014.06.05 16:58:23)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9a9b9695cfcdcd8fcc9d9bc882c0ca9ccf9ccf9c9f9cc9)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8095          1402001903431 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1402001903432 2014.06.05 16:58:23)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9495999b94c3c383999280cec69390929092979390)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_2_10))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1402001903687 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1402001903688 2014.06.05 16:58:23)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 9d9cc892cdcaca88c39a89c7ce9a999b999b9e98cb)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1402003307508 2014.06.05 17:21:47)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 99ca9b9694cece8ccac889c39a9f9e9e9d9f9d9f9a)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6261          1402003307708 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402003307709 2014.06.05 17:21:47)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 54075757540303415053420e0c5252520253505250)
	(_entity
		(_time 1402003307706)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10416         1402003308052 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1402003308053 2014.06.05 17:21:48)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code abf8a7fcfdfcfcbefdacaaf9b3f1fbadfeadfeadaeadf8)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8095          1402003308308 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1402003308309 2014.06.05 17:21:48)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code b5e6b8e1b4e2e2a2b8b3a1efe7b2b1b3b1b3b6b2b1)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_2_10))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1402003308559 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1402003308560 2014.06.05 17:21:48)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code aefdfbf9fff9f9bbf0a9baf4fda9aaa8aaa8adabf8)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1402003365909 2014.06.05 17:22:45)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code b0e5e5e4b4e7e7a5e3e1a0eab3b6b7b7b4b6b4b6b3)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000047 55 6261          1402003366116 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402003366117 2014.06.05 17:22:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8adfdc84dfdddd9f8e8e9cd0d28c8c8cdc8d8e8c8e)
	(_entity
		(_time 1402003307705)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10416         1402003366460 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1402003366461 2014.06.05 17:22:46)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code e2b7b5b1e4b5b5f7b4e5e3b0fab8b2e4b7e4b7e4e7e4b1)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8095          1402003366719 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1402003366720 2014.06.05 17:22:46)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code db8e8b898d8c8cccd6ddcf8189dcdfdddfddd8dcdf)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_2_10))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1402003366972 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1402003366973 2014.06.05 17:22:46)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code e4b1b5b7e4b3b3f1bae3f0beb7e3e0e2e0e2e7e1b2)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1402004754984 2014.06.05 17:45:54)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 16444611144141034547064c151011111210121015)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
V 000047 55 6261          1402004755181 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402004755182 2014.06.05 17:45:55)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e1b3b1b2e4b6b6f4e5e5f7bbb9e7e7e7b7e6e5e7e5)
	(_entity
		(_time 1402003307705)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 10416         1402004755525 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1402004755526 2014.06.05 17:45:55)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 386a6a3d346f6f2d6e3f396a2062683e6d3e6d3e3d3e6b)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 96 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 128 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 130 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 142 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 153 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 166 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 128 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 128 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__115(_architecture 0 0 115 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 181 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 199 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 213 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8095          1402004755780 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1402004755781 2014.06.05 17:45:55)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 31603534346666263c37256b633635373537323635)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_2_10))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1402004756035 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1402004756036 2014.06.05 17:45:56)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 3b6a3e3e6d6c6c2e653c2f61683c3f3d3f3d383e6d)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1402084902989 2014.06.06 16:01:42)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 77212576742020622426672d747170707371737174)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5899          1402084903304 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1402084903305 2014.06.06 16:01:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code affaabf8fdf8f8baf0acb9f5f7a9a9a9f9a8aba9ab)
	(_entity
		(_time 1402084903301)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 57 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__93(_architecture 5 0 93 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__94(_architecture 6 0 94 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__95(_architecture 7 0 95 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 132 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 145 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402084903309 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 185 ))
	(_version va7)
	(_time 1402084903310 2014.06.06 16:01:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code affaabf8fdf8f8baabaeb9f5f7a9a9a9f9a8aba9ab)
	(_entity
		(_time 1402084903301)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 187 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 189 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 191 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 194 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 195 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 197 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 198 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_process
			(line__228(_architecture 0 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__230(_architecture 1 0 230 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__232(_architecture 2 0 232 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__235(_architecture 3 0 235 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__239(_architecture 4 0 239 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__240(_architecture 5 0 240 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__241(_architecture 6 0 241 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__242(_architecture 7 0 242 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__243(_architecture 8 0 243 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__247(_architecture 9 0 247 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 253 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 303 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 316 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402084903314 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 357 ))
	(_version va7)
	(_time 1402084903315 2014.06.06 16:01:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code bfeabbebede8e8aaeeeca9e5e7b9b9b9e9b8bbb9bb)
	(_entity
		(_time 1402084903300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 359 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 361 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 363 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 366 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 367 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 368 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ((i 3))))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__392(_architecture 1 0 392 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__393(_architecture 2 0 393 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__394(_architecture 3 0 394 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__400(_architecture 4 0 400 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 406 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 421 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 433 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402084903318 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 471 ))
	(_version va7)
	(_time 1402084903319 2014.06.06 16:01:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code bfeabbebede8e8aae1bba9e5e7b9b9b9e9b8bbb9bb)
	(_entity
		(_time 1402084903300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 473 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 475 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 477 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 479 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 480 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 487 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 488 (_architecture (_uni ))))
		(_process
			(line__504(_architecture 0 0 504 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__505(_architecture 1 0 505 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__508(_architecture 2 0 508 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__509(_architecture 3 0 509 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__510(_architecture 4 0 510 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__511(_architecture 5 0 511 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__512(_architecture 6 0 512 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__515(_architecture 7 0 515 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 520 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 536 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 549 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10427         1402084903646 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1402084903647 2014.06.06 16:01:43)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 0752010104505012510006571f5d570152015201020154)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8095          1402084903897 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1402084903898 2014.06.06 16:01:43)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 00550706045757170d06145a520704060406030704)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_2_10))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1402084904151 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1402084904152 2014.06.06 16:01:44)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code faaffdaaafadadefa4fdeea0a9fdfefcfefcf9ffac)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
I 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1405457116044 2014.07.15 16:45:16)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code bbbde9efedececaee8eaabe1b8bdbcbcbfbdbfbdb8)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5488          1405457116241 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1405457116242 2014.07.15 16:45:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8580818b84d2d290da8093dfdd838383d382818381)
	(_entity
		(_time 1402084903300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6461          1405457116255 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1405457116256 2014.07.15 16:45:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9590919a94c2c280919483cfcd939393c392919391)
	(_entity
		(_time 1402084903300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5021          1405457116260 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1405457116261 2014.07.15 16:45:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9590919a94c2c280c4c683cfcd939393c392919391)
	(_entity
		(_time 1402084903300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5456          1405457116264 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1405457116265 2014.07.15 16:45:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9590919a94c2c280cb9183cfcd939393c392919391)
	(_entity
		(_time 1402084903300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10427         1405457116588 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1405457116589 2014.07.15 16:45:16)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code ddd8d88f8d8a8ac88bdadc8dc5878ddb88db88dbd8db8e)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8095          1405457116855 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1405457116856 2014.07.15 16:45:16)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code e6e3e0b5e4b1b1f1ebe0f2bcb4e1e2e0e2e0e5e1e2)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_2_10))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 7185          1405457117134 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 29 ))
	(_version va7)
	(_time 1405457117135 2014.07.15 16:45:17)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code fffaf8afada8a8eaa1f8eba5acf8fbf9fbf9fcfaa9)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 38 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 68 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 88 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_architecture )))
			(_process
				(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__90(_architecture 4 0 90 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 49 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 55 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 57 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 60 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 88 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 112 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 113 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 114 (_process 4 )))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 111 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(verify_pcs(_architecture 7 0 126 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
V 000039 55 2260 1401979160708 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1405534862625 2014.07.16 14:21:02)
	(_source (\./../../source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code db8edc898d8c8cce888acb81d8dddcdcdfdddfddd8)
	(_entity
		(_time 1401979160708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
V 000051 55 5488          1405534862973 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1405534862974 2014.07.16 14:21:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 32673337346565276d3724686a3434346435363436)
	(_entity
		(_time 1402084903300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
V 000051 55 6461          1405534862980 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1405534862981 2014.07.16 14:21:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4217434044151557464354181a4444441445464446)
	(_entity
		(_time 1402084903300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
V 000051 55 5021          1405534862991 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1405534862992 2014.07.16 14:21:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4217434044151557131154181a4444441445464446)
	(_entity
		(_time 1402084903300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
V 000049 55 5456          1405534862996 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1405534862997 2014.07.16 14:21:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 52075351540505470c5644080a5454540455565456)
	(_entity
		(_time 1402084903300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
V 000047 55 10427         1405534863314 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1405534863315 2014.07.16 14:21:03)
	(_source (\./../../source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 8adf8884dfdddd9fdc8d8bda92d0da8cdf8cdf8c8f8cd9)
	(_entity
		(_time 1401979161246)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(1)(11)(12)(14)(15)(17)(20)(21)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(2)(14)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
V 000047 55 8095          1405534863575 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1405534863576 2014.07.16 14:21:03)
	(_source (\./../../source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 93c6909c94c4c4849e9587c9c19497959795909497)
	(_entity
		(_time 1401979161504)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttdc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(1(4))(1(3))(1(2))(1(1))(9(3))(10(t_2_10))(11)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
V 000047 55 7183          1405534863836 behave
(_unit VHDL (tdc_tb 0 26 (behave 0 27 ))
	(_version va7)
	(_time 1405534863837 2014.07.16 14:21:03)
	(_source (\./../source/tdc_tb.vhd\))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg usedpackagebody)
	(_code 9cc99093cbcbcb89cd9c88c6cf9b989a989a9f99ca)
	(_entity
		(_time 1401979161623)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 33 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 36 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 37 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 38 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 40 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 66 (_component tdc )
		(_port
			((tdc_clk)(clk2x))
			((ce)(ce))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_generate TB_GEN 0 87 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 87 (_architecture )))
			(_process
				(line__88(_architecture 3 0 88 (_assignment (_simple)(_target(4(_object 8)))(_sensitivity(9(d_5_1))(10(d_5_1))))))
				(line__89(_architecture 4 0 89 (_assignment (_simple)(_target(5(_object 8)))(_sensitivity(9(6))(10(6))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 45 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 46 (_architecture (_code 8))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 47 (_architecture (_code 9))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture ((i 2)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 3))))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~136 0 53 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttdc_lib.tdc_pkg.tb_vec_type 0 55 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 56 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 57 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 58 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttdc_lib.tdc_pkg.tdc_dout_type 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 87 (_scalar (_to (i 1)(i 10)))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 111 (_process 4 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 111 (_process 4 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 112 (_process 4 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 113 (_process 4 )))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__83(_architecture 1 0 83 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_target(3)))))
			(tb_ctr_pcs(_architecture 5 0 96 (_process (_simple)(_target(9))(_sensitivity(1)(3))(_read(9)))))
			(tb_prng_pcs(_architecture 6 0 110 (_process (_simple)(_target(10))(_sensitivity(1))(_monitor))))
			(read_pcs(_architecture 7 0 125 (_process (_simple)(_target(6))(_sensitivity(1))(_read(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttdc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external tdc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttdc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttdc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 10 -1
	)
)
