Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_1ab7/project_1ab7.srcs/sources_1/new/lab7_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_1ab7/project_1ab7.srcs/sources_1/new/lab7_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_1ab7/project_1ab7.srcs/sources_1/new/lab7_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_1ab7/project_1ab7.srcs/sim_1/new/sim_lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_1ab7/project_1ab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
