<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.20-p005_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID pgmicro02)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sun Mar 19 11:15:03 2023</TD></TR>
<TR><TD>#  Design:          /TD><TD>minimips</TD></TR>
<TR><TD>#  Command:    </TD><TD>check_design -all</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>I/O pins connected to non IO insts (fine for a block though)</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>I/O pins connected to non IO insts (fine for a block though)</B></P></CAPTION>
    <TR>
    <TD><B>I/O Pin</B><BR></TD>
    <TD><B>Non I/O Instance</B><BR></TD>
    <TR>
    <TD>clock<BR></TD>
    <TD>clock__L1_I0<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>FE_OFC35_reset<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20875<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20876<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20877<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20878<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20879<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20880<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20881<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20882<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20883<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20884<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20885<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20886<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20887<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20888<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20889<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20890<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20891<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20892<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20893<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20894<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20895<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20896<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20897<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20898<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20899<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20900<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20901<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20902<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20903<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20904<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20905<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20906<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20907<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20908<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20909<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20910<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20911<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20912<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20913<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20914<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20915<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20916<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20917<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20918<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20919<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20921<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20922<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20924<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20927<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20929<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20930<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20944<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20945<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20946<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20947<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20948<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20949<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U4_ex_U1_alu_g20950<BR></TD>
    <TR>
    <TD>ram_req<BR></TD>
    <TD>g2399<BR></TD>
    <TR>
    <TD>ram_adr[31]<BR></TD>
    <TD>g2349<BR></TD>
    <TR>
    <TD>ram_adr[30]<BR></TD>
    <TD>g2350<BR></TD>
    <TR>
    <TD>ram_adr[29]<BR></TD>
    <TD>g2351<BR></TD>
    <TR>
    <TD>ram_adr[28]<BR></TD>
    <TD>g2352<BR></TD>
    <TR>
    <TD>ram_adr[27]<BR></TD>
    <TD>g2353<BR></TD>
    <TR>
    <TD>ram_adr[26]<BR></TD>
    <TD>g2354<BR></TD>
    <TR>
    <TD>ram_adr[25]<BR></TD>
    <TD>g2355<BR></TD>
    <TR>
    <TD>ram_adr[24]<BR></TD>
    <TD>g2356<BR></TD>
    <TR>
    <TD>ram_adr[23]<BR></TD>
    <TD>g2357<BR></TD>
    <TR>
    <TD>ram_adr[22]<BR></TD>
    <TD>g2316<BR></TD>
    <TR>
    <TD>ram_adr[21]<BR></TD>
    <TD>g2359<BR></TD>
    <TR>
    <TD>ram_adr[20]<BR></TD>
    <TD>g2360<BR></TD>
    <TR>
    <TD>ram_adr[19]<BR></TD>
    <TD>g2361<BR></TD>
    <TR>
    <TD>ram_adr[18]<BR></TD>
    <TD>g2362<BR></TD>
    <TR>
    <TD>ram_adr[17]<BR></TD>
    <TD>g2363<BR></TD>
    <TR>
    <TD>ram_adr[16]<BR></TD>
    <TD>g2364<BR></TD>
    <TR>
    <TD>ram_adr[15]<BR></TD>
    <TD>g2365<BR></TD>
    <TR>
    <TD>ram_adr[14]<BR></TD>
    <TD>g2366<BR></TD>
    <TR>
    <TD>ram_adr[13]<BR></TD>
    <TD>g2367<BR></TD>
    <TR>
    <TD>ram_adr[12]<BR></TD>
    <TD>g2368<BR></TD>
    <TR>
    <TD>ram_adr[11]<BR></TD>
    <TD>g2369<BR></TD>
    <TR>
    <TD>ram_adr[10]<BR></TD>
    <TD>g2370<BR></TD>
    <TR>
    <TD>ram_adr[9]<BR></TD>
    <TD>g2371<BR></TD>
    <TR>
    <TD>ram_adr[8]<BR></TD>
    <TD>g2372<BR></TD>
    <TR>
    <TD>ram_adr[7]<BR></TD>
    <TD>g2373<BR></TD>
    <TR>
    <TD>ram_adr[6]<BR></TD>
    <TD>g2374<BR></TD>
    <TR>
    <TD>ram_adr[5]<BR></TD>
    <TD>g2375<BR></TD>
    <TR>
    <TD>ram_adr[4]<BR></TD>
    <TD>g2376<BR></TD>
    <TR>
    <TD>ram_adr[3]<BR></TD>
    <TD>g2377<BR></TD>
    <TR>
    <TD>ram_adr[2]<BR></TD>
    <TD>g2378<BR></TD>
    <TR>
    <TD>ram_adr[1]<BR></TD>
    <TD>g2379<BR></TD>
    <TR>
    <TD>ram_adr[0]<BR></TD>
    <TD>g2380<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g40<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g41<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g42<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g43<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g44<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g17<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g18<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g14<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g15<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g16<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g19<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g21<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g22<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g25<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g27<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g39<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g28<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g24<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g31<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g36<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g32<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g30<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g35<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g34<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g37<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g29<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g13<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g38<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g26<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g23<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g33<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g20<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>g2987<BR></TD>
    <TR>
    <TD>ram_data[31]<BR></TD>
    <TD>g2659<BR></TD>
    <TR>
    <TD>ram_data[31]<BR></TD>
    <TD>U9_bus_ctrl_g13<BR></TD>
    <TR>
    <TD>ram_data[30]<BR></TD>
    <TD>g2660<BR></TD>
    <TR>
    <TD>ram_data[30]<BR></TD>
    <TD>U9_bus_ctrl_g14<BR></TD>
    <TR>
    <TD>ram_data[29]<BR></TD>
    <TD>g2662<BR></TD>
    <TR>
    <TD>ram_data[29]<BR></TD>
    <TD>U9_bus_ctrl_g15<BR></TD>
    <TR>
    <TD>ram_data[28]<BR></TD>
    <TD>g2663<BR></TD>
    <TR>
    <TD>ram_data[28]<BR></TD>
    <TD>U9_bus_ctrl_g16<BR></TD>
    <TR>
    <TD>ram_data[27]<BR></TD>
    <TD>g2664<BR></TD>
    <TR>
    <TD>ram_data[27]<BR></TD>
    <TD>U9_bus_ctrl_g17<BR></TD>
    <TR>
    <TD>ram_data[26]<BR></TD>
    <TD>g2665<BR></TD>
    <TR>
    <TD>ram_data[26]<BR></TD>
    <TD>U9_bus_ctrl_g18<BR></TD>
    <TR>
    <TD>ram_data[25]<BR></TD>
    <TD>g2666<BR></TD>
    <TR>
    <TD>ram_data[25]<BR></TD>
    <TD>U9_bus_ctrl_g19<BR></TD>
    <TR>
    <TD>ram_data[24]<BR></TD>
    <TD>g2667<BR></TD>
    <TR>
    <TD>ram_data[24]<BR></TD>
    <TD>U9_bus_ctrl_g20<BR></TD>
    <TR>
    <TD>ram_data[23]<BR></TD>
    <TD>g2668<BR></TD>
    <TR>
    <TD>ram_data[23]<BR></TD>
    <TD>U9_bus_ctrl_g21<BR></TD>
    <TR>
    <TD>ram_data[22]<BR></TD>
    <TD>g2669<BR></TD>
    <TR>
    <TD>ram_data[22]<BR></TD>
    <TD>U9_bus_ctrl_g22<BR></TD>
    <TR>
    <TD>ram_data[21]<BR></TD>
    <TD>g2670<BR></TD>
    <TR>
    <TD>ram_data[21]<BR></TD>
    <TD>U9_bus_ctrl_g23<BR></TD>
    <TR>
    <TD>ram_data[20]<BR></TD>
    <TD>g2671<BR></TD>
    <TR>
    <TD>ram_data[20]<BR></TD>
    <TD>U9_bus_ctrl_g24<BR></TD>
    <TR>
    <TD>ram_data[19]<BR></TD>
    <TD>g2673<BR></TD>
    <TR>
    <TD>ram_data[19]<BR></TD>
    <TD>U9_bus_ctrl_g25<BR></TD>
    <TR>
    <TD>ram_data[18]<BR></TD>
    <TD>g2674<BR></TD>
    <TR>
    <TD>ram_data[18]<BR></TD>
    <TD>U9_bus_ctrl_g26<BR></TD>
    <TR>
    <TD>ram_data[17]<BR></TD>
    <TD>g2675<BR></TD>
    <TR>
    <TD>ram_data[17]<BR></TD>
    <TD>U9_bus_ctrl_g27<BR></TD>
    <TR>
    <TD>ram_data[16]<BR></TD>
    <TD>g2676<BR></TD>
    <TR>
    <TD>ram_data[16]<BR></TD>
    <TD>U9_bus_ctrl_g28<BR></TD>
    <TR>
    <TD>ram_data[15]<BR></TD>
    <TD>g2980<BR></TD>
    <TR>
    <TD>ram_data[15]<BR></TD>
    <TD>U9_bus_ctrl_g29<BR></TD>
    <TR>
    <TD>ram_data[14]<BR></TD>
    <TD>g2983<BR></TD>
    <TR>
    <TD>ram_data[14]<BR></TD>
    <TD>U9_bus_ctrl_g30<BR></TD>
    <TR>
    <TD>ram_data[13]<BR></TD>
    <TD>g2954<BR></TD>
    <TR>
    <TD>ram_data[13]<BR></TD>
    <TD>U9_bus_ctrl_g31<BR></TD>
    <TR>
    <TD>ram_data[12]<BR></TD>
    <TD>g2982<BR></TD>
    <TR>
    <TD>ram_data[12]<BR></TD>
    <TD>U9_bus_ctrl_g32<BR></TD>
    <TR>
    <TD>ram_data[11]<BR></TD>
    <TD>g2953<BR></TD>
    <TR>
    <TD>ram_data[11]<BR></TD>
    <TD>U9_bus_ctrl_g33<BR></TD>
    <TR>
    <TD>ram_data[10]<BR></TD>
    <TD>g2977<BR></TD>
    <TR>
    <TD>ram_data[10]<BR></TD>
    <TD>U9_bus_ctrl_g34<BR></TD>
    <TR>
    <TD>ram_data[9]<BR></TD>
    <TD>g2979<BR></TD>
    <TR>
    <TD>ram_data[9]<BR></TD>
    <TD>U9_bus_ctrl_g35<BR></TD>
    <TR>
    <TD>ram_data[8]<BR></TD>
    <TD>g2984<BR></TD>
    <TR>
    <TD>ram_data[8]<BR></TD>
    <TD>U9_bus_ctrl_g36<BR></TD>
    <TR>
    <TD>ram_data[7]<BR></TD>
    <TD>g2978<BR></TD>
    <TR>
    <TD>ram_data[7]<BR></TD>
    <TD>U9_bus_ctrl_g37<BR></TD>
    <TR>
    <TD>ram_data[6]<BR></TD>
    <TD>g2677<BR></TD>
    <TR>
    <TD>ram_data[6]<BR></TD>
    <TD>U9_bus_ctrl_g38<BR></TD>
    <TR>
    <TD>ram_data[5]<BR></TD>
    <TD>g2656<BR></TD>
    <TR>
    <TD>ram_data[5]<BR></TD>
    <TD>U9_bus_ctrl_g39<BR></TD>
    <TR>
    <TD>ram_data[4]<BR></TD>
    <TD>g2657<BR></TD>
    <TR>
    <TD>ram_data[4]<BR></TD>
    <TD>U9_bus_ctrl_g40<BR></TD>
    <TR>
    <TD>ram_data[3]<BR></TD>
    <TD>g2658<BR></TD>
    <TR>
    <TD>ram_data[3]<BR></TD>
    <TD>U9_bus_ctrl_g41<BR></TD>
    <TR>
    <TD>ram_data[2]<BR></TD>
    <TD>g2661<BR></TD>
    <TR>
    <TD>ram_data[2]<BR></TD>
    <TD>U9_bus_ctrl_g42<BR></TD>
    <TR>
    <TD>ram_data[1]<BR></TD>
    <TD>g2672<BR></TD>
    <TR>
    <TD>ram_data[1]<BR></TD>
    <TD>U9_bus_ctrl_g43<BR></TD>
    <TR>
    <TD>ram_data[0]<BR></TD>
    <TD>g2655<BR></TD>
    <TR>
    <TD>ram_data[0]<BR></TD>
    <TD>U9_bus_ctrl_g44<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>g2680<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>g2515<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>g2926<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>g2399<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>g2733<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>U9_bus_ctrl_req_allowed_reg<BR></TD>
    <TR>
    <TD>it_mat<BR></TD>
    <TD>it_mat_clk_reg<BR></TD>
</TABLE>

</BODY>
</HTML>
