// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cluster_cluster_Pipeline_VITIS_LOOP_92_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        SAD_w,
        SAD_data,
        integralImg_data
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [63:0] m_axi_gmem_WDATA;
output  [7:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [63:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [31:0] SAD_w;
input  [63:0] SAD_data;
input  [63:0] integralImg_data;

reg ap_idle;
reg m_axi_gmem_AWVALID;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg m_axi_gmem_BREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_enable_reg_pp0_iter77;
reg    ap_enable_reg_pp0_iter78;
reg    ap_enable_reg_pp0_iter79;
reg    ap_enable_reg_pp0_iter80;
reg    ap_enable_reg_pp0_iter81;
reg    ap_enable_reg_pp0_iter82;
reg    ap_enable_reg_pp0_iter83;
reg    ap_enable_reg_pp0_iter84;
reg    ap_enable_reg_pp0_iter85;
reg    ap_enable_reg_pp0_iter86;
reg    ap_enable_reg_pp0_iter87;
reg    ap_enable_reg_pp0_iter88;
reg    ap_enable_reg_pp0_iter89;
reg    ap_enable_reg_pp0_iter90;
reg    ap_enable_reg_pp0_iter91;
reg    ap_enable_reg_pp0_iter92;
reg    ap_enable_reg_pp0_iter93;
reg    ap_enable_reg_pp0_iter94;
reg    ap_enable_reg_pp0_iter95;
reg    ap_enable_reg_pp0_iter96;
reg    ap_enable_reg_pp0_iter97;
reg    ap_enable_reg_pp0_iter98;
reg    ap_enable_reg_pp0_iter99;
reg    ap_enable_reg_pp0_iter100;
reg    ap_enable_reg_pp0_iter101;
reg    ap_enable_reg_pp0_iter102;
reg    ap_enable_reg_pp0_iter103;
reg    ap_enable_reg_pp0_iter104;
reg    ap_enable_reg_pp0_iter105;
reg    ap_enable_reg_pp0_iter106;
reg    ap_enable_reg_pp0_iter107;
reg    ap_enable_reg_pp0_iter108;
reg    ap_enable_reg_pp0_iter109;
reg    ap_enable_reg_pp0_iter110;
reg    ap_enable_reg_pp0_iter111;
reg    ap_enable_reg_pp0_iter112;
reg    ap_enable_reg_pp0_iter113;
reg    ap_enable_reg_pp0_iter114;
reg    ap_enable_reg_pp0_iter115;
reg    ap_enable_reg_pp0_iter116;
reg    ap_enable_reg_pp0_iter117;
reg    ap_enable_reg_pp0_iter118;
reg    ap_enable_reg_pp0_iter119;
reg    ap_enable_reg_pp0_iter120;
reg    ap_enable_reg_pp0_iter121;
reg    ap_enable_reg_pp0_iter122;
reg    ap_enable_reg_pp0_iter123;
reg    ap_enable_reg_pp0_iter124;
reg    ap_enable_reg_pp0_iter125;
reg    ap_enable_reg_pp0_iter126;
reg    ap_enable_reg_pp0_iter127;
reg    ap_enable_reg_pp0_iter128;
reg    ap_enable_reg_pp0_iter129;
reg    ap_enable_reg_pp0_iter130;
reg    ap_enable_reg_pp0_iter131;
reg    ap_enable_reg_pp0_iter132;
reg    ap_enable_reg_pp0_iter133;
reg    ap_enable_reg_pp0_iter134;
reg    ap_enable_reg_pp0_iter135;
reg    ap_enable_reg_pp0_iter136;
reg    ap_enable_reg_pp0_iter137;
reg    ap_enable_reg_pp0_iter138;
reg    ap_enable_reg_pp0_iter139;
reg    ap_enable_reg_pp0_iter140;
reg    ap_enable_reg_pp0_iter141;
reg    ap_enable_reg_pp0_iter142;
reg    ap_idle_pp0;
reg    ap_block_state73_pp0_stage0_iter72;
reg    ap_block_state143_pp0_stage0_iter142;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln92_fu_137_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_AR;
wire    ap_block_pp0_stage0;
reg    gmem_blk_n_R;
reg    gmem_blk_n_AW;
reg    gmem_blk_n_W;
reg    gmem_blk_n_B;
reg    ap_block_pp0_stage0_11001;
reg   [60:0] trunc_ln96_2_reg_287;
wire   [2:0] trunc_ln96_fu_177_p1;
reg   [2:0] trunc_ln96_reg_292;
reg   [2:0] trunc_ln96_reg_292_pp0_iter1_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter2_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter3_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter4_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter5_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter6_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter7_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter8_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter9_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter10_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter11_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter12_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter13_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter14_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter15_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter16_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter17_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter18_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter19_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter20_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter21_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter22_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter23_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter24_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter25_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter26_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter27_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter28_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter29_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter30_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter31_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter32_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter33_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter34_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter35_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter36_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter37_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter38_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter39_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter40_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter41_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter42_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter43_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter44_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter45_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter46_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter47_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter48_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter49_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter50_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter51_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter52_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter53_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter54_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter55_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter56_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter57_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter58_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter59_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter60_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter61_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter62_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter63_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter64_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter65_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter66_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter67_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter68_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter69_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter70_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter71_reg;
reg   [2:0] trunc_ln96_reg_292_pp0_iter72_reg;
wire   [2:0] trunc_ln95_fu_187_p1;
reg   [2:0] trunc_ln95_reg_297;
reg   [2:0] trunc_ln95_reg_297_pp0_iter1_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter2_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter3_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter4_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter5_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter6_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter7_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter8_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter9_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter10_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter11_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter12_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter13_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter14_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter15_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter16_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter17_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter18_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter19_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter20_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter21_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter22_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter23_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter24_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter25_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter26_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter27_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter28_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter29_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter30_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter31_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter32_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter33_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter34_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter35_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter36_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter37_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter38_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter39_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter40_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter41_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter42_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter43_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter44_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter45_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter46_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter47_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter48_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter49_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter50_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter51_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter52_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter53_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter54_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter55_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter56_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter57_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter58_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter59_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter60_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter61_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter62_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter63_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter64_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter65_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter66_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter67_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter68_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter69_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter70_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter71_reg;
reg   [2:0] trunc_ln95_reg_297_pp0_iter72_reg;
reg   [60:0] trunc_ln95_1_reg_303;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter1_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter2_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter3_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter4_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter5_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter6_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter7_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter8_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter9_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter10_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter11_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter12_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter13_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter14_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter15_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter16_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter17_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter18_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter19_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter20_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter21_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter22_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter23_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter24_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter25_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter26_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter27_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter28_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter29_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter30_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter31_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter32_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter33_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter34_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter35_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter36_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter37_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter38_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter39_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter40_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter41_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter42_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter43_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter44_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter45_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter46_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter47_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter48_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter49_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter50_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter51_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter52_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter53_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter54_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter55_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter56_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter57_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter58_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter59_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter60_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter61_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter62_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter63_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter64_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter65_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter66_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter67_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter68_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter69_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter70_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter71_reg;
reg   [60:0] trunc_ln95_1_reg_303_pp0_iter72_reg;
reg   [63:0] gmem_addr_read_reg_314;
wire   [7:0] shl_ln95_fu_243_p2;
reg   [7:0] shl_ln95_reg_319;
wire   [63:0] shl_ln95_2_fu_260_p2;
reg   [63:0] shl_ln95_2_reg_324;
wire  signed [63:0] sext_ln96_fu_206_p1;
wire  signed [63:0] sext_ln95_fu_266_p1;
reg    ap_block_pp0_stage0_01001;
reg   [30:0] i_fu_76;
wire   [30:0] add_ln92_fu_143_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_1;
wire   [31:0] zext_ln92_fu_133_p1;
wire   [32:0] shl_ln5_fu_149_p3;
wire   [63:0] zext_ln96_fu_157_p1;
wire   [63:0] add_ln96_fu_161_p2;
wire   [63:0] add_ln95_fu_181_p2;
wire   [5:0] shl_ln96_1_fu_216_p3;
wire   [63:0] zext_ln96_1_fu_223_p1;
wire   [63:0] lshr_ln96_fu_227_p2;
wire   [31:0] trunc_ln96_1_fu_232_p1;
wire   [7:0] zext_ln95_1_fu_240_p1;
wire   [5:0] shl_ln95_1_fu_249_p3;
wire   [63:0] zext_ln95_fu_236_p1;
wire   [63:0] zext_ln95_2_fu_256_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg    ap_loop_exit_ready_pp0_iter73_reg;
reg    ap_loop_exit_ready_pp0_iter74_reg;
reg    ap_loop_exit_ready_pp0_iter75_reg;
reg    ap_loop_exit_ready_pp0_iter76_reg;
reg    ap_loop_exit_ready_pp0_iter77_reg;
reg    ap_loop_exit_ready_pp0_iter78_reg;
reg    ap_loop_exit_ready_pp0_iter79_reg;
reg    ap_loop_exit_ready_pp0_iter80_reg;
reg    ap_loop_exit_ready_pp0_iter81_reg;
reg    ap_loop_exit_ready_pp0_iter82_reg;
reg    ap_loop_exit_ready_pp0_iter83_reg;
reg    ap_loop_exit_ready_pp0_iter84_reg;
reg    ap_loop_exit_ready_pp0_iter85_reg;
reg    ap_loop_exit_ready_pp0_iter86_reg;
reg    ap_loop_exit_ready_pp0_iter87_reg;
reg    ap_loop_exit_ready_pp0_iter88_reg;
reg    ap_loop_exit_ready_pp0_iter89_reg;
reg    ap_loop_exit_ready_pp0_iter90_reg;
reg    ap_loop_exit_ready_pp0_iter91_reg;
reg    ap_loop_exit_ready_pp0_iter92_reg;
reg    ap_loop_exit_ready_pp0_iter93_reg;
reg    ap_loop_exit_ready_pp0_iter94_reg;
reg    ap_loop_exit_ready_pp0_iter95_reg;
reg    ap_loop_exit_ready_pp0_iter96_reg;
reg    ap_loop_exit_ready_pp0_iter97_reg;
reg    ap_loop_exit_ready_pp0_iter98_reg;
reg    ap_loop_exit_ready_pp0_iter99_reg;
reg    ap_loop_exit_ready_pp0_iter100_reg;
reg    ap_loop_exit_ready_pp0_iter101_reg;
reg    ap_loop_exit_ready_pp0_iter102_reg;
reg    ap_loop_exit_ready_pp0_iter103_reg;
reg    ap_loop_exit_ready_pp0_iter104_reg;
reg    ap_loop_exit_ready_pp0_iter105_reg;
reg    ap_loop_exit_ready_pp0_iter106_reg;
reg    ap_loop_exit_ready_pp0_iter107_reg;
reg    ap_loop_exit_ready_pp0_iter108_reg;
reg    ap_loop_exit_ready_pp0_iter109_reg;
reg    ap_loop_exit_ready_pp0_iter110_reg;
reg    ap_loop_exit_ready_pp0_iter111_reg;
reg    ap_loop_exit_ready_pp0_iter112_reg;
reg    ap_loop_exit_ready_pp0_iter113_reg;
reg    ap_loop_exit_ready_pp0_iter114_reg;
reg    ap_loop_exit_ready_pp0_iter115_reg;
reg    ap_loop_exit_ready_pp0_iter116_reg;
reg    ap_loop_exit_ready_pp0_iter117_reg;
reg    ap_loop_exit_ready_pp0_iter118_reg;
reg    ap_loop_exit_ready_pp0_iter119_reg;
reg    ap_loop_exit_ready_pp0_iter120_reg;
reg    ap_loop_exit_ready_pp0_iter121_reg;
reg    ap_loop_exit_ready_pp0_iter122_reg;
reg    ap_loop_exit_ready_pp0_iter123_reg;
reg    ap_loop_exit_ready_pp0_iter124_reg;
reg    ap_loop_exit_ready_pp0_iter125_reg;
reg    ap_loop_exit_ready_pp0_iter126_reg;
reg    ap_loop_exit_ready_pp0_iter127_reg;
reg    ap_loop_exit_ready_pp0_iter128_reg;
reg    ap_loop_exit_ready_pp0_iter129_reg;
reg    ap_loop_exit_ready_pp0_iter130_reg;
reg    ap_loop_exit_ready_pp0_iter131_reg;
reg    ap_loop_exit_ready_pp0_iter132_reg;
reg    ap_loop_exit_ready_pp0_iter133_reg;
reg    ap_loop_exit_ready_pp0_iter134_reg;
reg    ap_loop_exit_ready_pp0_iter135_reg;
reg    ap_loop_exit_ready_pp0_iter136_reg;
reg    ap_loop_exit_ready_pp0_iter137_reg;
reg    ap_loop_exit_ready_pp0_iter138_reg;
reg    ap_loop_exit_ready_pp0_iter139_reg;
reg    ap_loop_exit_ready_pp0_iter140_reg;
reg    ap_loop_exit_ready_pp0_iter141_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter79 = 1'b0;
#0 ap_enable_reg_pp0_iter80 = 1'b0;
#0 ap_enable_reg_pp0_iter81 = 1'b0;
#0 ap_enable_reg_pp0_iter82 = 1'b0;
#0 ap_enable_reg_pp0_iter83 = 1'b0;
#0 ap_enable_reg_pp0_iter84 = 1'b0;
#0 ap_enable_reg_pp0_iter85 = 1'b0;
#0 ap_enable_reg_pp0_iter86 = 1'b0;
#0 ap_enable_reg_pp0_iter87 = 1'b0;
#0 ap_enable_reg_pp0_iter88 = 1'b0;
#0 ap_enable_reg_pp0_iter89 = 1'b0;
#0 ap_enable_reg_pp0_iter90 = 1'b0;
#0 ap_enable_reg_pp0_iter91 = 1'b0;
#0 ap_enable_reg_pp0_iter92 = 1'b0;
#0 ap_enable_reg_pp0_iter93 = 1'b0;
#0 ap_enable_reg_pp0_iter94 = 1'b0;
#0 ap_enable_reg_pp0_iter95 = 1'b0;
#0 ap_enable_reg_pp0_iter96 = 1'b0;
#0 ap_enable_reg_pp0_iter97 = 1'b0;
#0 ap_enable_reg_pp0_iter98 = 1'b0;
#0 ap_enable_reg_pp0_iter99 = 1'b0;
#0 ap_enable_reg_pp0_iter100 = 1'b0;
#0 ap_enable_reg_pp0_iter101 = 1'b0;
#0 ap_enable_reg_pp0_iter102 = 1'b0;
#0 ap_enable_reg_pp0_iter103 = 1'b0;
#0 ap_enable_reg_pp0_iter104 = 1'b0;
#0 ap_enable_reg_pp0_iter105 = 1'b0;
#0 ap_enable_reg_pp0_iter106 = 1'b0;
#0 ap_enable_reg_pp0_iter107 = 1'b0;
#0 ap_enable_reg_pp0_iter108 = 1'b0;
#0 ap_enable_reg_pp0_iter109 = 1'b0;
#0 ap_enable_reg_pp0_iter110 = 1'b0;
#0 ap_enable_reg_pp0_iter111 = 1'b0;
#0 ap_enable_reg_pp0_iter112 = 1'b0;
#0 ap_enable_reg_pp0_iter113 = 1'b0;
#0 ap_enable_reg_pp0_iter114 = 1'b0;
#0 ap_enable_reg_pp0_iter115 = 1'b0;
#0 ap_enable_reg_pp0_iter116 = 1'b0;
#0 ap_enable_reg_pp0_iter117 = 1'b0;
#0 ap_enable_reg_pp0_iter118 = 1'b0;
#0 ap_enable_reg_pp0_iter119 = 1'b0;
#0 ap_enable_reg_pp0_iter120 = 1'b0;
#0 ap_enable_reg_pp0_iter121 = 1'b0;
#0 ap_enable_reg_pp0_iter122 = 1'b0;
#0 ap_enable_reg_pp0_iter123 = 1'b0;
#0 ap_enable_reg_pp0_iter124 = 1'b0;
#0 ap_enable_reg_pp0_iter125 = 1'b0;
#0 ap_enable_reg_pp0_iter126 = 1'b0;
#0 ap_enable_reg_pp0_iter127 = 1'b0;
#0 ap_enable_reg_pp0_iter128 = 1'b0;
#0 ap_enable_reg_pp0_iter129 = 1'b0;
#0 ap_enable_reg_pp0_iter130 = 1'b0;
#0 ap_enable_reg_pp0_iter131 = 1'b0;
#0 ap_enable_reg_pp0_iter132 = 1'b0;
#0 ap_enable_reg_pp0_iter133 = 1'b0;
#0 ap_enable_reg_pp0_iter134 = 1'b0;
#0 ap_enable_reg_pp0_iter135 = 1'b0;
#0 ap_enable_reg_pp0_iter136 = 1'b0;
#0 ap_enable_reg_pp0_iter137 = 1'b0;
#0 ap_enable_reg_pp0_iter138 = 1'b0;
#0 ap_enable_reg_pp0_iter139 = 1'b0;
#0 ap_enable_reg_pp0_iter140 = 1'b0;
#0 ap_enable_reg_pp0_iter141 = 1'b0;
#0 ap_enable_reg_pp0_iter142 = 1'b0;
#0 i_fu_76 = 31'd0;
#0 ap_done_reg = 1'b0;
end

cluster_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter141_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter100 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter100 <= ap_enable_reg_pp0_iter99;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter101 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter101 <= ap_enable_reg_pp0_iter100;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter102 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter102 <= ap_enable_reg_pp0_iter101;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter103 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter103 <= ap_enable_reg_pp0_iter102;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter104 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter104 <= ap_enable_reg_pp0_iter103;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter105 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter105 <= ap_enable_reg_pp0_iter104;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter106 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter106 <= ap_enable_reg_pp0_iter105;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter107 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter107 <= ap_enable_reg_pp0_iter106;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter108 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter108 <= ap_enable_reg_pp0_iter107;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter109 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter109 <= ap_enable_reg_pp0_iter108;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter110 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter110 <= ap_enable_reg_pp0_iter109;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter111 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter111 <= ap_enable_reg_pp0_iter110;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter112 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter112 <= ap_enable_reg_pp0_iter111;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter113 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter113 <= ap_enable_reg_pp0_iter112;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter114 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter114 <= ap_enable_reg_pp0_iter113;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter115 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter115 <= ap_enable_reg_pp0_iter114;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter116 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter116 <= ap_enable_reg_pp0_iter115;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter117 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter117 <= ap_enable_reg_pp0_iter116;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter118 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter118 <= ap_enable_reg_pp0_iter117;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter119 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter119 <= ap_enable_reg_pp0_iter118;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter120 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter120 <= ap_enable_reg_pp0_iter119;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter121 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter121 <= ap_enable_reg_pp0_iter120;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter122 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter122 <= ap_enable_reg_pp0_iter121;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter123 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter123 <= ap_enable_reg_pp0_iter122;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter124 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter124 <= ap_enable_reg_pp0_iter123;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter125 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter125 <= ap_enable_reg_pp0_iter124;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter126 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter126 <= ap_enable_reg_pp0_iter125;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter127 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter127 <= ap_enable_reg_pp0_iter126;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter128 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter128 <= ap_enable_reg_pp0_iter127;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter129 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter129 <= ap_enable_reg_pp0_iter128;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter130 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter130 <= ap_enable_reg_pp0_iter129;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter131 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter131 <= ap_enable_reg_pp0_iter130;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter132 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter132 <= ap_enable_reg_pp0_iter131;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter133 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter133 <= ap_enable_reg_pp0_iter132;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter134 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter134 <= ap_enable_reg_pp0_iter133;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter135 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter135 <= ap_enable_reg_pp0_iter134;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter136 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter136 <= ap_enable_reg_pp0_iter135;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter137 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter137 <= ap_enable_reg_pp0_iter136;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter138 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter138 <= ap_enable_reg_pp0_iter137;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter139 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter139 <= ap_enable_reg_pp0_iter138;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter140 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter140 <= ap_enable_reg_pp0_iter139;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter141 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter141 <= ap_enable_reg_pp0_iter140;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter142 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter142 <= ap_enable_reg_pp0_iter141;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter79 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter80 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter81 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter82 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter83 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter83 <= ap_enable_reg_pp0_iter82;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter84 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter84 <= ap_enable_reg_pp0_iter83;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter85 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter85 <= ap_enable_reg_pp0_iter84;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter86 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter86 <= ap_enable_reg_pp0_iter85;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter87 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter87 <= ap_enable_reg_pp0_iter86;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter88 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter88 <= ap_enable_reg_pp0_iter87;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter89 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter89 <= ap_enable_reg_pp0_iter88;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter90 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter90 <= ap_enable_reg_pp0_iter89;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter91 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter91 <= ap_enable_reg_pp0_iter90;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter92 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter92 <= ap_enable_reg_pp0_iter91;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter93 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter93 <= ap_enable_reg_pp0_iter92;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter94 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter94 <= ap_enable_reg_pp0_iter93;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter95 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter95 <= ap_enable_reg_pp0_iter94;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter96 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter96 <= ap_enable_reg_pp0_iter95;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter97 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter97 <= ap_enable_reg_pp0_iter96;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter98 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter98 <= ap_enable_reg_pp0_iter97;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter99 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter99 <= ap_enable_reg_pp0_iter98;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln92_fu_137_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_76 <= add_ln92_fu_143_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_76 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter100_reg <= ap_loop_exit_ready_pp0_iter99_reg;
        ap_loop_exit_ready_pp0_iter101_reg <= ap_loop_exit_ready_pp0_iter100_reg;
        ap_loop_exit_ready_pp0_iter102_reg <= ap_loop_exit_ready_pp0_iter101_reg;
        ap_loop_exit_ready_pp0_iter103_reg <= ap_loop_exit_ready_pp0_iter102_reg;
        ap_loop_exit_ready_pp0_iter104_reg <= ap_loop_exit_ready_pp0_iter103_reg;
        ap_loop_exit_ready_pp0_iter105_reg <= ap_loop_exit_ready_pp0_iter104_reg;
        ap_loop_exit_ready_pp0_iter106_reg <= ap_loop_exit_ready_pp0_iter105_reg;
        ap_loop_exit_ready_pp0_iter107_reg <= ap_loop_exit_ready_pp0_iter106_reg;
        ap_loop_exit_ready_pp0_iter108_reg <= ap_loop_exit_ready_pp0_iter107_reg;
        ap_loop_exit_ready_pp0_iter109_reg <= ap_loop_exit_ready_pp0_iter108_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter110_reg <= ap_loop_exit_ready_pp0_iter109_reg;
        ap_loop_exit_ready_pp0_iter111_reg <= ap_loop_exit_ready_pp0_iter110_reg;
        ap_loop_exit_ready_pp0_iter112_reg <= ap_loop_exit_ready_pp0_iter111_reg;
        ap_loop_exit_ready_pp0_iter113_reg <= ap_loop_exit_ready_pp0_iter112_reg;
        ap_loop_exit_ready_pp0_iter114_reg <= ap_loop_exit_ready_pp0_iter113_reg;
        ap_loop_exit_ready_pp0_iter115_reg <= ap_loop_exit_ready_pp0_iter114_reg;
        ap_loop_exit_ready_pp0_iter116_reg <= ap_loop_exit_ready_pp0_iter115_reg;
        ap_loop_exit_ready_pp0_iter117_reg <= ap_loop_exit_ready_pp0_iter116_reg;
        ap_loop_exit_ready_pp0_iter118_reg <= ap_loop_exit_ready_pp0_iter117_reg;
        ap_loop_exit_ready_pp0_iter119_reg <= ap_loop_exit_ready_pp0_iter118_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter120_reg <= ap_loop_exit_ready_pp0_iter119_reg;
        ap_loop_exit_ready_pp0_iter121_reg <= ap_loop_exit_ready_pp0_iter120_reg;
        ap_loop_exit_ready_pp0_iter122_reg <= ap_loop_exit_ready_pp0_iter121_reg;
        ap_loop_exit_ready_pp0_iter123_reg <= ap_loop_exit_ready_pp0_iter122_reg;
        ap_loop_exit_ready_pp0_iter124_reg <= ap_loop_exit_ready_pp0_iter123_reg;
        ap_loop_exit_ready_pp0_iter125_reg <= ap_loop_exit_ready_pp0_iter124_reg;
        ap_loop_exit_ready_pp0_iter126_reg <= ap_loop_exit_ready_pp0_iter125_reg;
        ap_loop_exit_ready_pp0_iter127_reg <= ap_loop_exit_ready_pp0_iter126_reg;
        ap_loop_exit_ready_pp0_iter128_reg <= ap_loop_exit_ready_pp0_iter127_reg;
        ap_loop_exit_ready_pp0_iter129_reg <= ap_loop_exit_ready_pp0_iter128_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter130_reg <= ap_loop_exit_ready_pp0_iter129_reg;
        ap_loop_exit_ready_pp0_iter131_reg <= ap_loop_exit_ready_pp0_iter130_reg;
        ap_loop_exit_ready_pp0_iter132_reg <= ap_loop_exit_ready_pp0_iter131_reg;
        ap_loop_exit_ready_pp0_iter133_reg <= ap_loop_exit_ready_pp0_iter132_reg;
        ap_loop_exit_ready_pp0_iter134_reg <= ap_loop_exit_ready_pp0_iter133_reg;
        ap_loop_exit_ready_pp0_iter135_reg <= ap_loop_exit_ready_pp0_iter134_reg;
        ap_loop_exit_ready_pp0_iter136_reg <= ap_loop_exit_ready_pp0_iter135_reg;
        ap_loop_exit_ready_pp0_iter137_reg <= ap_loop_exit_ready_pp0_iter136_reg;
        ap_loop_exit_ready_pp0_iter138_reg <= ap_loop_exit_ready_pp0_iter137_reg;
        ap_loop_exit_ready_pp0_iter139_reg <= ap_loop_exit_ready_pp0_iter138_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter140_reg <= ap_loop_exit_ready_pp0_iter139_reg;
        ap_loop_exit_ready_pp0_iter141_reg <= ap_loop_exit_ready_pp0_iter140_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
        ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
        ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
        ap_loop_exit_ready_pp0_iter76_reg <= ap_loop_exit_ready_pp0_iter75_reg;
        ap_loop_exit_ready_pp0_iter77_reg <= ap_loop_exit_ready_pp0_iter76_reg;
        ap_loop_exit_ready_pp0_iter78_reg <= ap_loop_exit_ready_pp0_iter77_reg;
        ap_loop_exit_ready_pp0_iter79_reg <= ap_loop_exit_ready_pp0_iter78_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter80_reg <= ap_loop_exit_ready_pp0_iter79_reg;
        ap_loop_exit_ready_pp0_iter81_reg <= ap_loop_exit_ready_pp0_iter80_reg;
        ap_loop_exit_ready_pp0_iter82_reg <= ap_loop_exit_ready_pp0_iter81_reg;
        ap_loop_exit_ready_pp0_iter83_reg <= ap_loop_exit_ready_pp0_iter82_reg;
        ap_loop_exit_ready_pp0_iter84_reg <= ap_loop_exit_ready_pp0_iter83_reg;
        ap_loop_exit_ready_pp0_iter85_reg <= ap_loop_exit_ready_pp0_iter84_reg;
        ap_loop_exit_ready_pp0_iter86_reg <= ap_loop_exit_ready_pp0_iter85_reg;
        ap_loop_exit_ready_pp0_iter87_reg <= ap_loop_exit_ready_pp0_iter86_reg;
        ap_loop_exit_ready_pp0_iter88_reg <= ap_loop_exit_ready_pp0_iter87_reg;
        ap_loop_exit_ready_pp0_iter89_reg <= ap_loop_exit_ready_pp0_iter88_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter90_reg <= ap_loop_exit_ready_pp0_iter89_reg;
        ap_loop_exit_ready_pp0_iter91_reg <= ap_loop_exit_ready_pp0_iter90_reg;
        ap_loop_exit_ready_pp0_iter92_reg <= ap_loop_exit_ready_pp0_iter91_reg;
        ap_loop_exit_ready_pp0_iter93_reg <= ap_loop_exit_ready_pp0_iter92_reg;
        ap_loop_exit_ready_pp0_iter94_reg <= ap_loop_exit_ready_pp0_iter93_reg;
        ap_loop_exit_ready_pp0_iter95_reg <= ap_loop_exit_ready_pp0_iter94_reg;
        ap_loop_exit_ready_pp0_iter96_reg <= ap_loop_exit_ready_pp0_iter95_reg;
        ap_loop_exit_ready_pp0_iter97_reg <= ap_loop_exit_ready_pp0_iter96_reg;
        ap_loop_exit_ready_pp0_iter98_reg <= ap_loop_exit_ready_pp0_iter97_reg;
        ap_loop_exit_ready_pp0_iter99_reg <= ap_loop_exit_ready_pp0_iter98_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        gmem_addr_read_reg_314 <= m_axi_gmem_RDATA;
        shl_ln95_2_reg_324 <= shl_ln95_2_fu_260_p2;
        shl_ln95_reg_319 <= shl_ln95_fu_243_p2;
        trunc_ln95_1_reg_303_pp0_iter10_reg <= trunc_ln95_1_reg_303_pp0_iter9_reg;
        trunc_ln95_1_reg_303_pp0_iter11_reg <= trunc_ln95_1_reg_303_pp0_iter10_reg;
        trunc_ln95_1_reg_303_pp0_iter12_reg <= trunc_ln95_1_reg_303_pp0_iter11_reg;
        trunc_ln95_1_reg_303_pp0_iter13_reg <= trunc_ln95_1_reg_303_pp0_iter12_reg;
        trunc_ln95_1_reg_303_pp0_iter14_reg <= trunc_ln95_1_reg_303_pp0_iter13_reg;
        trunc_ln95_1_reg_303_pp0_iter15_reg <= trunc_ln95_1_reg_303_pp0_iter14_reg;
        trunc_ln95_1_reg_303_pp0_iter16_reg <= trunc_ln95_1_reg_303_pp0_iter15_reg;
        trunc_ln95_1_reg_303_pp0_iter17_reg <= trunc_ln95_1_reg_303_pp0_iter16_reg;
        trunc_ln95_1_reg_303_pp0_iter18_reg <= trunc_ln95_1_reg_303_pp0_iter17_reg;
        trunc_ln95_1_reg_303_pp0_iter19_reg <= trunc_ln95_1_reg_303_pp0_iter18_reg;
        trunc_ln95_1_reg_303_pp0_iter20_reg <= trunc_ln95_1_reg_303_pp0_iter19_reg;
        trunc_ln95_1_reg_303_pp0_iter21_reg <= trunc_ln95_1_reg_303_pp0_iter20_reg;
        trunc_ln95_1_reg_303_pp0_iter22_reg <= trunc_ln95_1_reg_303_pp0_iter21_reg;
        trunc_ln95_1_reg_303_pp0_iter23_reg <= trunc_ln95_1_reg_303_pp0_iter22_reg;
        trunc_ln95_1_reg_303_pp0_iter24_reg <= trunc_ln95_1_reg_303_pp0_iter23_reg;
        trunc_ln95_1_reg_303_pp0_iter25_reg <= trunc_ln95_1_reg_303_pp0_iter24_reg;
        trunc_ln95_1_reg_303_pp0_iter26_reg <= trunc_ln95_1_reg_303_pp0_iter25_reg;
        trunc_ln95_1_reg_303_pp0_iter27_reg <= trunc_ln95_1_reg_303_pp0_iter26_reg;
        trunc_ln95_1_reg_303_pp0_iter28_reg <= trunc_ln95_1_reg_303_pp0_iter27_reg;
        trunc_ln95_1_reg_303_pp0_iter29_reg <= trunc_ln95_1_reg_303_pp0_iter28_reg;
        trunc_ln95_1_reg_303_pp0_iter2_reg <= trunc_ln95_1_reg_303_pp0_iter1_reg;
        trunc_ln95_1_reg_303_pp0_iter30_reg <= trunc_ln95_1_reg_303_pp0_iter29_reg;
        trunc_ln95_1_reg_303_pp0_iter31_reg <= trunc_ln95_1_reg_303_pp0_iter30_reg;
        trunc_ln95_1_reg_303_pp0_iter32_reg <= trunc_ln95_1_reg_303_pp0_iter31_reg;
        trunc_ln95_1_reg_303_pp0_iter33_reg <= trunc_ln95_1_reg_303_pp0_iter32_reg;
        trunc_ln95_1_reg_303_pp0_iter34_reg <= trunc_ln95_1_reg_303_pp0_iter33_reg;
        trunc_ln95_1_reg_303_pp0_iter35_reg <= trunc_ln95_1_reg_303_pp0_iter34_reg;
        trunc_ln95_1_reg_303_pp0_iter36_reg <= trunc_ln95_1_reg_303_pp0_iter35_reg;
        trunc_ln95_1_reg_303_pp0_iter37_reg <= trunc_ln95_1_reg_303_pp0_iter36_reg;
        trunc_ln95_1_reg_303_pp0_iter38_reg <= trunc_ln95_1_reg_303_pp0_iter37_reg;
        trunc_ln95_1_reg_303_pp0_iter39_reg <= trunc_ln95_1_reg_303_pp0_iter38_reg;
        trunc_ln95_1_reg_303_pp0_iter3_reg <= trunc_ln95_1_reg_303_pp0_iter2_reg;
        trunc_ln95_1_reg_303_pp0_iter40_reg <= trunc_ln95_1_reg_303_pp0_iter39_reg;
        trunc_ln95_1_reg_303_pp0_iter41_reg <= trunc_ln95_1_reg_303_pp0_iter40_reg;
        trunc_ln95_1_reg_303_pp0_iter42_reg <= trunc_ln95_1_reg_303_pp0_iter41_reg;
        trunc_ln95_1_reg_303_pp0_iter43_reg <= trunc_ln95_1_reg_303_pp0_iter42_reg;
        trunc_ln95_1_reg_303_pp0_iter44_reg <= trunc_ln95_1_reg_303_pp0_iter43_reg;
        trunc_ln95_1_reg_303_pp0_iter45_reg <= trunc_ln95_1_reg_303_pp0_iter44_reg;
        trunc_ln95_1_reg_303_pp0_iter46_reg <= trunc_ln95_1_reg_303_pp0_iter45_reg;
        trunc_ln95_1_reg_303_pp0_iter47_reg <= trunc_ln95_1_reg_303_pp0_iter46_reg;
        trunc_ln95_1_reg_303_pp0_iter48_reg <= trunc_ln95_1_reg_303_pp0_iter47_reg;
        trunc_ln95_1_reg_303_pp0_iter49_reg <= trunc_ln95_1_reg_303_pp0_iter48_reg;
        trunc_ln95_1_reg_303_pp0_iter4_reg <= trunc_ln95_1_reg_303_pp0_iter3_reg;
        trunc_ln95_1_reg_303_pp0_iter50_reg <= trunc_ln95_1_reg_303_pp0_iter49_reg;
        trunc_ln95_1_reg_303_pp0_iter51_reg <= trunc_ln95_1_reg_303_pp0_iter50_reg;
        trunc_ln95_1_reg_303_pp0_iter52_reg <= trunc_ln95_1_reg_303_pp0_iter51_reg;
        trunc_ln95_1_reg_303_pp0_iter53_reg <= trunc_ln95_1_reg_303_pp0_iter52_reg;
        trunc_ln95_1_reg_303_pp0_iter54_reg <= trunc_ln95_1_reg_303_pp0_iter53_reg;
        trunc_ln95_1_reg_303_pp0_iter55_reg <= trunc_ln95_1_reg_303_pp0_iter54_reg;
        trunc_ln95_1_reg_303_pp0_iter56_reg <= trunc_ln95_1_reg_303_pp0_iter55_reg;
        trunc_ln95_1_reg_303_pp0_iter57_reg <= trunc_ln95_1_reg_303_pp0_iter56_reg;
        trunc_ln95_1_reg_303_pp0_iter58_reg <= trunc_ln95_1_reg_303_pp0_iter57_reg;
        trunc_ln95_1_reg_303_pp0_iter59_reg <= trunc_ln95_1_reg_303_pp0_iter58_reg;
        trunc_ln95_1_reg_303_pp0_iter5_reg <= trunc_ln95_1_reg_303_pp0_iter4_reg;
        trunc_ln95_1_reg_303_pp0_iter60_reg <= trunc_ln95_1_reg_303_pp0_iter59_reg;
        trunc_ln95_1_reg_303_pp0_iter61_reg <= trunc_ln95_1_reg_303_pp0_iter60_reg;
        trunc_ln95_1_reg_303_pp0_iter62_reg <= trunc_ln95_1_reg_303_pp0_iter61_reg;
        trunc_ln95_1_reg_303_pp0_iter63_reg <= trunc_ln95_1_reg_303_pp0_iter62_reg;
        trunc_ln95_1_reg_303_pp0_iter64_reg <= trunc_ln95_1_reg_303_pp0_iter63_reg;
        trunc_ln95_1_reg_303_pp0_iter65_reg <= trunc_ln95_1_reg_303_pp0_iter64_reg;
        trunc_ln95_1_reg_303_pp0_iter66_reg <= trunc_ln95_1_reg_303_pp0_iter65_reg;
        trunc_ln95_1_reg_303_pp0_iter67_reg <= trunc_ln95_1_reg_303_pp0_iter66_reg;
        trunc_ln95_1_reg_303_pp0_iter68_reg <= trunc_ln95_1_reg_303_pp0_iter67_reg;
        trunc_ln95_1_reg_303_pp0_iter69_reg <= trunc_ln95_1_reg_303_pp0_iter68_reg;
        trunc_ln95_1_reg_303_pp0_iter6_reg <= trunc_ln95_1_reg_303_pp0_iter5_reg;
        trunc_ln95_1_reg_303_pp0_iter70_reg <= trunc_ln95_1_reg_303_pp0_iter69_reg;
        trunc_ln95_1_reg_303_pp0_iter71_reg <= trunc_ln95_1_reg_303_pp0_iter70_reg;
        trunc_ln95_1_reg_303_pp0_iter72_reg <= trunc_ln95_1_reg_303_pp0_iter71_reg;
        trunc_ln95_1_reg_303_pp0_iter7_reg <= trunc_ln95_1_reg_303_pp0_iter6_reg;
        trunc_ln95_1_reg_303_pp0_iter8_reg <= trunc_ln95_1_reg_303_pp0_iter7_reg;
        trunc_ln95_1_reg_303_pp0_iter9_reg <= trunc_ln95_1_reg_303_pp0_iter8_reg;
        trunc_ln95_reg_297_pp0_iter10_reg <= trunc_ln95_reg_297_pp0_iter9_reg;
        trunc_ln95_reg_297_pp0_iter11_reg <= trunc_ln95_reg_297_pp0_iter10_reg;
        trunc_ln95_reg_297_pp0_iter12_reg <= trunc_ln95_reg_297_pp0_iter11_reg;
        trunc_ln95_reg_297_pp0_iter13_reg <= trunc_ln95_reg_297_pp0_iter12_reg;
        trunc_ln95_reg_297_pp0_iter14_reg <= trunc_ln95_reg_297_pp0_iter13_reg;
        trunc_ln95_reg_297_pp0_iter15_reg <= trunc_ln95_reg_297_pp0_iter14_reg;
        trunc_ln95_reg_297_pp0_iter16_reg <= trunc_ln95_reg_297_pp0_iter15_reg;
        trunc_ln95_reg_297_pp0_iter17_reg <= trunc_ln95_reg_297_pp0_iter16_reg;
        trunc_ln95_reg_297_pp0_iter18_reg <= trunc_ln95_reg_297_pp0_iter17_reg;
        trunc_ln95_reg_297_pp0_iter19_reg <= trunc_ln95_reg_297_pp0_iter18_reg;
        trunc_ln95_reg_297_pp0_iter20_reg <= trunc_ln95_reg_297_pp0_iter19_reg;
        trunc_ln95_reg_297_pp0_iter21_reg <= trunc_ln95_reg_297_pp0_iter20_reg;
        trunc_ln95_reg_297_pp0_iter22_reg <= trunc_ln95_reg_297_pp0_iter21_reg;
        trunc_ln95_reg_297_pp0_iter23_reg <= trunc_ln95_reg_297_pp0_iter22_reg;
        trunc_ln95_reg_297_pp0_iter24_reg <= trunc_ln95_reg_297_pp0_iter23_reg;
        trunc_ln95_reg_297_pp0_iter25_reg <= trunc_ln95_reg_297_pp0_iter24_reg;
        trunc_ln95_reg_297_pp0_iter26_reg <= trunc_ln95_reg_297_pp0_iter25_reg;
        trunc_ln95_reg_297_pp0_iter27_reg <= trunc_ln95_reg_297_pp0_iter26_reg;
        trunc_ln95_reg_297_pp0_iter28_reg <= trunc_ln95_reg_297_pp0_iter27_reg;
        trunc_ln95_reg_297_pp0_iter29_reg <= trunc_ln95_reg_297_pp0_iter28_reg;
        trunc_ln95_reg_297_pp0_iter2_reg <= trunc_ln95_reg_297_pp0_iter1_reg;
        trunc_ln95_reg_297_pp0_iter30_reg <= trunc_ln95_reg_297_pp0_iter29_reg;
        trunc_ln95_reg_297_pp0_iter31_reg <= trunc_ln95_reg_297_pp0_iter30_reg;
        trunc_ln95_reg_297_pp0_iter32_reg <= trunc_ln95_reg_297_pp0_iter31_reg;
        trunc_ln95_reg_297_pp0_iter33_reg <= trunc_ln95_reg_297_pp0_iter32_reg;
        trunc_ln95_reg_297_pp0_iter34_reg <= trunc_ln95_reg_297_pp0_iter33_reg;
        trunc_ln95_reg_297_pp0_iter35_reg <= trunc_ln95_reg_297_pp0_iter34_reg;
        trunc_ln95_reg_297_pp0_iter36_reg <= trunc_ln95_reg_297_pp0_iter35_reg;
        trunc_ln95_reg_297_pp0_iter37_reg <= trunc_ln95_reg_297_pp0_iter36_reg;
        trunc_ln95_reg_297_pp0_iter38_reg <= trunc_ln95_reg_297_pp0_iter37_reg;
        trunc_ln95_reg_297_pp0_iter39_reg <= trunc_ln95_reg_297_pp0_iter38_reg;
        trunc_ln95_reg_297_pp0_iter3_reg <= trunc_ln95_reg_297_pp0_iter2_reg;
        trunc_ln95_reg_297_pp0_iter40_reg <= trunc_ln95_reg_297_pp0_iter39_reg;
        trunc_ln95_reg_297_pp0_iter41_reg <= trunc_ln95_reg_297_pp0_iter40_reg;
        trunc_ln95_reg_297_pp0_iter42_reg <= trunc_ln95_reg_297_pp0_iter41_reg;
        trunc_ln95_reg_297_pp0_iter43_reg <= trunc_ln95_reg_297_pp0_iter42_reg;
        trunc_ln95_reg_297_pp0_iter44_reg <= trunc_ln95_reg_297_pp0_iter43_reg;
        trunc_ln95_reg_297_pp0_iter45_reg <= trunc_ln95_reg_297_pp0_iter44_reg;
        trunc_ln95_reg_297_pp0_iter46_reg <= trunc_ln95_reg_297_pp0_iter45_reg;
        trunc_ln95_reg_297_pp0_iter47_reg <= trunc_ln95_reg_297_pp0_iter46_reg;
        trunc_ln95_reg_297_pp0_iter48_reg <= trunc_ln95_reg_297_pp0_iter47_reg;
        trunc_ln95_reg_297_pp0_iter49_reg <= trunc_ln95_reg_297_pp0_iter48_reg;
        trunc_ln95_reg_297_pp0_iter4_reg <= trunc_ln95_reg_297_pp0_iter3_reg;
        trunc_ln95_reg_297_pp0_iter50_reg <= trunc_ln95_reg_297_pp0_iter49_reg;
        trunc_ln95_reg_297_pp0_iter51_reg <= trunc_ln95_reg_297_pp0_iter50_reg;
        trunc_ln95_reg_297_pp0_iter52_reg <= trunc_ln95_reg_297_pp0_iter51_reg;
        trunc_ln95_reg_297_pp0_iter53_reg <= trunc_ln95_reg_297_pp0_iter52_reg;
        trunc_ln95_reg_297_pp0_iter54_reg <= trunc_ln95_reg_297_pp0_iter53_reg;
        trunc_ln95_reg_297_pp0_iter55_reg <= trunc_ln95_reg_297_pp0_iter54_reg;
        trunc_ln95_reg_297_pp0_iter56_reg <= trunc_ln95_reg_297_pp0_iter55_reg;
        trunc_ln95_reg_297_pp0_iter57_reg <= trunc_ln95_reg_297_pp0_iter56_reg;
        trunc_ln95_reg_297_pp0_iter58_reg <= trunc_ln95_reg_297_pp0_iter57_reg;
        trunc_ln95_reg_297_pp0_iter59_reg <= trunc_ln95_reg_297_pp0_iter58_reg;
        trunc_ln95_reg_297_pp0_iter5_reg <= trunc_ln95_reg_297_pp0_iter4_reg;
        trunc_ln95_reg_297_pp0_iter60_reg <= trunc_ln95_reg_297_pp0_iter59_reg;
        trunc_ln95_reg_297_pp0_iter61_reg <= trunc_ln95_reg_297_pp0_iter60_reg;
        trunc_ln95_reg_297_pp0_iter62_reg <= trunc_ln95_reg_297_pp0_iter61_reg;
        trunc_ln95_reg_297_pp0_iter63_reg <= trunc_ln95_reg_297_pp0_iter62_reg;
        trunc_ln95_reg_297_pp0_iter64_reg <= trunc_ln95_reg_297_pp0_iter63_reg;
        trunc_ln95_reg_297_pp0_iter65_reg <= trunc_ln95_reg_297_pp0_iter64_reg;
        trunc_ln95_reg_297_pp0_iter66_reg <= trunc_ln95_reg_297_pp0_iter65_reg;
        trunc_ln95_reg_297_pp0_iter67_reg <= trunc_ln95_reg_297_pp0_iter66_reg;
        trunc_ln95_reg_297_pp0_iter68_reg <= trunc_ln95_reg_297_pp0_iter67_reg;
        trunc_ln95_reg_297_pp0_iter69_reg <= trunc_ln95_reg_297_pp0_iter68_reg;
        trunc_ln95_reg_297_pp0_iter6_reg <= trunc_ln95_reg_297_pp0_iter5_reg;
        trunc_ln95_reg_297_pp0_iter70_reg <= trunc_ln95_reg_297_pp0_iter69_reg;
        trunc_ln95_reg_297_pp0_iter71_reg <= trunc_ln95_reg_297_pp0_iter70_reg;
        trunc_ln95_reg_297_pp0_iter72_reg <= trunc_ln95_reg_297_pp0_iter71_reg;
        trunc_ln95_reg_297_pp0_iter7_reg <= trunc_ln95_reg_297_pp0_iter6_reg;
        trunc_ln95_reg_297_pp0_iter8_reg <= trunc_ln95_reg_297_pp0_iter7_reg;
        trunc_ln95_reg_297_pp0_iter9_reg <= trunc_ln95_reg_297_pp0_iter8_reg;
        trunc_ln96_reg_292_pp0_iter10_reg <= trunc_ln96_reg_292_pp0_iter9_reg;
        trunc_ln96_reg_292_pp0_iter11_reg <= trunc_ln96_reg_292_pp0_iter10_reg;
        trunc_ln96_reg_292_pp0_iter12_reg <= trunc_ln96_reg_292_pp0_iter11_reg;
        trunc_ln96_reg_292_pp0_iter13_reg <= trunc_ln96_reg_292_pp0_iter12_reg;
        trunc_ln96_reg_292_pp0_iter14_reg <= trunc_ln96_reg_292_pp0_iter13_reg;
        trunc_ln96_reg_292_pp0_iter15_reg <= trunc_ln96_reg_292_pp0_iter14_reg;
        trunc_ln96_reg_292_pp0_iter16_reg <= trunc_ln96_reg_292_pp0_iter15_reg;
        trunc_ln96_reg_292_pp0_iter17_reg <= trunc_ln96_reg_292_pp0_iter16_reg;
        trunc_ln96_reg_292_pp0_iter18_reg <= trunc_ln96_reg_292_pp0_iter17_reg;
        trunc_ln96_reg_292_pp0_iter19_reg <= trunc_ln96_reg_292_pp0_iter18_reg;
        trunc_ln96_reg_292_pp0_iter20_reg <= trunc_ln96_reg_292_pp0_iter19_reg;
        trunc_ln96_reg_292_pp0_iter21_reg <= trunc_ln96_reg_292_pp0_iter20_reg;
        trunc_ln96_reg_292_pp0_iter22_reg <= trunc_ln96_reg_292_pp0_iter21_reg;
        trunc_ln96_reg_292_pp0_iter23_reg <= trunc_ln96_reg_292_pp0_iter22_reg;
        trunc_ln96_reg_292_pp0_iter24_reg <= trunc_ln96_reg_292_pp0_iter23_reg;
        trunc_ln96_reg_292_pp0_iter25_reg <= trunc_ln96_reg_292_pp0_iter24_reg;
        trunc_ln96_reg_292_pp0_iter26_reg <= trunc_ln96_reg_292_pp0_iter25_reg;
        trunc_ln96_reg_292_pp0_iter27_reg <= trunc_ln96_reg_292_pp0_iter26_reg;
        trunc_ln96_reg_292_pp0_iter28_reg <= trunc_ln96_reg_292_pp0_iter27_reg;
        trunc_ln96_reg_292_pp0_iter29_reg <= trunc_ln96_reg_292_pp0_iter28_reg;
        trunc_ln96_reg_292_pp0_iter2_reg <= trunc_ln96_reg_292_pp0_iter1_reg;
        trunc_ln96_reg_292_pp0_iter30_reg <= trunc_ln96_reg_292_pp0_iter29_reg;
        trunc_ln96_reg_292_pp0_iter31_reg <= trunc_ln96_reg_292_pp0_iter30_reg;
        trunc_ln96_reg_292_pp0_iter32_reg <= trunc_ln96_reg_292_pp0_iter31_reg;
        trunc_ln96_reg_292_pp0_iter33_reg <= trunc_ln96_reg_292_pp0_iter32_reg;
        trunc_ln96_reg_292_pp0_iter34_reg <= trunc_ln96_reg_292_pp0_iter33_reg;
        trunc_ln96_reg_292_pp0_iter35_reg <= trunc_ln96_reg_292_pp0_iter34_reg;
        trunc_ln96_reg_292_pp0_iter36_reg <= trunc_ln96_reg_292_pp0_iter35_reg;
        trunc_ln96_reg_292_pp0_iter37_reg <= trunc_ln96_reg_292_pp0_iter36_reg;
        trunc_ln96_reg_292_pp0_iter38_reg <= trunc_ln96_reg_292_pp0_iter37_reg;
        trunc_ln96_reg_292_pp0_iter39_reg <= trunc_ln96_reg_292_pp0_iter38_reg;
        trunc_ln96_reg_292_pp0_iter3_reg <= trunc_ln96_reg_292_pp0_iter2_reg;
        trunc_ln96_reg_292_pp0_iter40_reg <= trunc_ln96_reg_292_pp0_iter39_reg;
        trunc_ln96_reg_292_pp0_iter41_reg <= trunc_ln96_reg_292_pp0_iter40_reg;
        trunc_ln96_reg_292_pp0_iter42_reg <= trunc_ln96_reg_292_pp0_iter41_reg;
        trunc_ln96_reg_292_pp0_iter43_reg <= trunc_ln96_reg_292_pp0_iter42_reg;
        trunc_ln96_reg_292_pp0_iter44_reg <= trunc_ln96_reg_292_pp0_iter43_reg;
        trunc_ln96_reg_292_pp0_iter45_reg <= trunc_ln96_reg_292_pp0_iter44_reg;
        trunc_ln96_reg_292_pp0_iter46_reg <= trunc_ln96_reg_292_pp0_iter45_reg;
        trunc_ln96_reg_292_pp0_iter47_reg <= trunc_ln96_reg_292_pp0_iter46_reg;
        trunc_ln96_reg_292_pp0_iter48_reg <= trunc_ln96_reg_292_pp0_iter47_reg;
        trunc_ln96_reg_292_pp0_iter49_reg <= trunc_ln96_reg_292_pp0_iter48_reg;
        trunc_ln96_reg_292_pp0_iter4_reg <= trunc_ln96_reg_292_pp0_iter3_reg;
        trunc_ln96_reg_292_pp0_iter50_reg <= trunc_ln96_reg_292_pp0_iter49_reg;
        trunc_ln96_reg_292_pp0_iter51_reg <= trunc_ln96_reg_292_pp0_iter50_reg;
        trunc_ln96_reg_292_pp0_iter52_reg <= trunc_ln96_reg_292_pp0_iter51_reg;
        trunc_ln96_reg_292_pp0_iter53_reg <= trunc_ln96_reg_292_pp0_iter52_reg;
        trunc_ln96_reg_292_pp0_iter54_reg <= trunc_ln96_reg_292_pp0_iter53_reg;
        trunc_ln96_reg_292_pp0_iter55_reg <= trunc_ln96_reg_292_pp0_iter54_reg;
        trunc_ln96_reg_292_pp0_iter56_reg <= trunc_ln96_reg_292_pp0_iter55_reg;
        trunc_ln96_reg_292_pp0_iter57_reg <= trunc_ln96_reg_292_pp0_iter56_reg;
        trunc_ln96_reg_292_pp0_iter58_reg <= trunc_ln96_reg_292_pp0_iter57_reg;
        trunc_ln96_reg_292_pp0_iter59_reg <= trunc_ln96_reg_292_pp0_iter58_reg;
        trunc_ln96_reg_292_pp0_iter5_reg <= trunc_ln96_reg_292_pp0_iter4_reg;
        trunc_ln96_reg_292_pp0_iter60_reg <= trunc_ln96_reg_292_pp0_iter59_reg;
        trunc_ln96_reg_292_pp0_iter61_reg <= trunc_ln96_reg_292_pp0_iter60_reg;
        trunc_ln96_reg_292_pp0_iter62_reg <= trunc_ln96_reg_292_pp0_iter61_reg;
        trunc_ln96_reg_292_pp0_iter63_reg <= trunc_ln96_reg_292_pp0_iter62_reg;
        trunc_ln96_reg_292_pp0_iter64_reg <= trunc_ln96_reg_292_pp0_iter63_reg;
        trunc_ln96_reg_292_pp0_iter65_reg <= trunc_ln96_reg_292_pp0_iter64_reg;
        trunc_ln96_reg_292_pp0_iter66_reg <= trunc_ln96_reg_292_pp0_iter65_reg;
        trunc_ln96_reg_292_pp0_iter67_reg <= trunc_ln96_reg_292_pp0_iter66_reg;
        trunc_ln96_reg_292_pp0_iter68_reg <= trunc_ln96_reg_292_pp0_iter67_reg;
        trunc_ln96_reg_292_pp0_iter69_reg <= trunc_ln96_reg_292_pp0_iter68_reg;
        trunc_ln96_reg_292_pp0_iter6_reg <= trunc_ln96_reg_292_pp0_iter5_reg;
        trunc_ln96_reg_292_pp0_iter70_reg <= trunc_ln96_reg_292_pp0_iter69_reg;
        trunc_ln96_reg_292_pp0_iter71_reg <= trunc_ln96_reg_292_pp0_iter70_reg;
        trunc_ln96_reg_292_pp0_iter72_reg <= trunc_ln96_reg_292_pp0_iter71_reg;
        trunc_ln96_reg_292_pp0_iter7_reg <= trunc_ln96_reg_292_pp0_iter6_reg;
        trunc_ln96_reg_292_pp0_iter8_reg <= trunc_ln96_reg_292_pp0_iter7_reg;
        trunc_ln96_reg_292_pp0_iter9_reg <= trunc_ln96_reg_292_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln95_1_reg_303 <= {{add_ln95_fu_181_p2[63:3]}};
        trunc_ln95_1_reg_303_pp0_iter1_reg <= trunc_ln95_1_reg_303;
        trunc_ln95_reg_297 <= trunc_ln95_fu_187_p1;
        trunc_ln95_reg_297_pp0_iter1_reg <= trunc_ln95_reg_297;
        trunc_ln96_2_reg_287 <= {{add_ln96_fu_161_p2[63:3]}};
        trunc_ln96_reg_292 <= trunc_ln96_fu_177_p1;
        trunc_ln96_reg_292_pp0_iter1_reg <= trunc_ln96_reg_292;
    end
end

always @ (*) begin
    if (((icmp_ln92_fu_137_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter141_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter142 == 1'b0) & (ap_enable_reg_pp0_iter141 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter140 == 1'b0) & (ap_enable_reg_pp0_iter139 == 1'b0) & (ap_enable_reg_pp0_iter138 == 1'b0) & (ap_enable_reg_pp0_iter137 == 1'b0) & (ap_enable_reg_pp0_iter136 == 1'b0) & (ap_enable_reg_pp0_iter135 == 1'b0) & (ap_enable_reg_pp0_iter134 
    == 1'b0) & (ap_enable_reg_pp0_iter133 == 1'b0) & (ap_enable_reg_pp0_iter132 == 1'b0) & (ap_enable_reg_pp0_iter131 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter130 == 1'b0) & (ap_enable_reg_pp0_iter129 == 1'b0) & (ap_enable_reg_pp0_iter128 == 1'b0) & (ap_enable_reg_pp0_iter127 == 1'b0) & (ap_enable_reg_pp0_iter126 == 1'b0) & (ap_enable_reg_pp0_iter125 == 1'b0) & (ap_enable_reg_pp0_iter124 == 1'b0) & (ap_enable_reg_pp0_iter123 == 1'b0) & (ap_enable_reg_pp0_iter122 == 1'b0) & (ap_enable_reg_pp0_iter121 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter120 == 1'b0) & (ap_enable_reg_pp0_iter119 == 1'b0) & (ap_enable_reg_pp0_iter118 == 1'b0) & (ap_enable_reg_pp0_iter117 == 1'b0) & (ap_enable_reg_pp0_iter116 == 1'b0) & (ap_enable_reg_pp0_iter115 == 1'b0) & (ap_enable_reg_pp0_iter114 == 1'b0) & (ap_enable_reg_pp0_iter113 == 1'b0) & (ap_enable_reg_pp0_iter112 == 1'b0) & (ap_enable_reg_pp0_iter111 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter110 == 1'b0) 
    & (ap_enable_reg_pp0_iter109 == 1'b0) & (ap_enable_reg_pp0_iter108 == 1'b0) & (ap_enable_reg_pp0_iter107 == 1'b0) & (ap_enable_reg_pp0_iter106 == 1'b0) & (ap_enable_reg_pp0_iter105 == 1'b0) & (ap_enable_reg_pp0_iter104 == 1'b0) & (ap_enable_reg_pp0_iter103 == 1'b0) & (ap_enable_reg_pp0_iter102 == 1'b0) & (ap_enable_reg_pp0_iter101 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter100 == 1'b0) & (ap_enable_reg_pp0_iter99 == 1'b0) & (ap_enable_reg_pp0_iter98 == 1'b0) & (ap_enable_reg_pp0_iter97 == 1'b0) & (ap_enable_reg_pp0_iter96 == 1'b0) & (ap_enable_reg_pp0_iter95 == 1'b0) & (ap_enable_reg_pp0_iter94 == 1'b0) & (ap_enable_reg_pp0_iter93 == 1'b0) & (ap_enable_reg_pp0_iter92 == 1'b0) & (ap_enable_reg_pp0_iter91 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter90 == 1'b0) & (ap_enable_reg_pp0_iter89 == 1'b0) & (ap_enable_reg_pp0_iter88 == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b0) & (ap_enable_reg_pp0_iter86 == 1'b0) & (ap_enable_reg_pp0_iter85 == 1'b0) & (ap_enable_reg_pp0_iter84 
    == 1'b0) & (ap_enable_reg_pp0_iter83 == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b0) & (ap_enable_reg_pp0_iter81 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 
    == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 
    == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 31'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter142 == 1'b1))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        m_axi_gmem_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter142 == 1'b1))) begin
        m_axi_gmem_BREADY = 1'b1;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        m_axi_gmem_WVALID = 1'b1;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln92_fu_143_p2 = (ap_sig_allocacmp_i_1 + 31'd1);

assign add_ln95_fu_181_p2 = (zext_ln96_fu_157_p1 + integralImg_data);

assign add_ln96_fu_161_p2 = (zext_ln96_fu_157_p1 + SAD_data);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter142 == 1'b1) & (1'b1 == ap_block_state143_pp0_stage0_iter142)) | ((ap_enable_reg_pp0_iter72 == 1'b1) & (1'b1 == ap_block_state73_pp0_stage0_iter72)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter142 == 1'b1) & (1'b1 == ap_block_state143_pp0_stage0_iter142)) | ((m_axi_gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b1)) | ((m_axi_gmem_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b1)) | ((ap_enable_reg_pp0_iter72 == 1'b1) & (1'b1 == ap_block_state73_pp0_stage0_iter72)) | ((m_axi_gmem_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter142 == 1'b1) & (1'b1 == ap_block_state143_pp0_stage0_iter142)) | ((m_axi_gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b1)) | ((m_axi_gmem_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b1)) | ((ap_enable_reg_pp0_iter72 == 1'b1) & (1'b1 == ap_block_state73_pp0_stage0_iter72)) | ((m_axi_gmem_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state143_pp0_stage0_iter142 = (m_axi_gmem_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state73_pp0_stage0_iter72 = (m_axi_gmem_RVALID == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln92_fu_137_p2 = (($signed(zext_ln92_fu_133_p1) < $signed(SAD_w)) ? 1'b1 : 1'b0);

assign lshr_ln96_fu_227_p2 = gmem_addr_read_reg_314 >> zext_ln96_1_fu_223_p1;

assign m_axi_gmem_ARADDR = sext_ln96_fu_206_p1;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 64'd1;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = sext_ln95_fu_266_p1;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 64'd1;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_WDATA = shl_ln95_2_reg_324;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = shl_ln95_reg_319;

assign m_axi_gmem_WUSER = 1'd0;

assign sext_ln95_fu_266_p1 = $signed(trunc_ln95_1_reg_303_pp0_iter72_reg);

assign sext_ln96_fu_206_p1 = $signed(trunc_ln96_2_reg_287);

assign shl_ln5_fu_149_p3 = {{ap_sig_allocacmp_i_1}, {2'd0}};

assign shl_ln95_1_fu_249_p3 = {{trunc_ln95_reg_297_pp0_iter72_reg}, {3'd0}};

assign shl_ln95_2_fu_260_p2 = zext_ln95_fu_236_p1 << zext_ln95_2_fu_256_p1;

assign shl_ln95_fu_243_p2 = 8'd15 << zext_ln95_1_fu_240_p1;

assign shl_ln96_1_fu_216_p3 = {{trunc_ln96_reg_292_pp0_iter72_reg}, {3'd0}};

assign trunc_ln95_fu_187_p1 = add_ln95_fu_181_p2[2:0];

assign trunc_ln96_1_fu_232_p1 = lshr_ln96_fu_227_p2[31:0];

assign trunc_ln96_fu_177_p1 = add_ln96_fu_161_p2[2:0];

assign zext_ln92_fu_133_p1 = ap_sig_allocacmp_i_1;

assign zext_ln95_1_fu_240_p1 = trunc_ln95_reg_297_pp0_iter72_reg;

assign zext_ln95_2_fu_256_p1 = shl_ln95_1_fu_249_p3;

assign zext_ln95_fu_236_p1 = trunc_ln96_1_fu_232_p1;

assign zext_ln96_1_fu_223_p1 = shl_ln96_1_fu_216_p3;

assign zext_ln96_fu_157_p1 = shl_ln5_fu_149_p3;

endmodule //cluster_cluster_Pipeline_VITIS_LOOP_92_1
