--
-- Definition of a single port ROM for KCPSM program defined by 2038_example_11.ind_spaces.short_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2038_example_11.ind_spaces.short_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2038_example_11.ind_spaces.short_inst.asm;
--
architecture low_level_definition of 2038_example_11.ind_spaces.short_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "00A000980090008800000080000160FA60C6C001400281015006010C01010000";
attribute INIT_01 of ram_256_x_16 : label is  "C0205024000000805C14C2015C15C1015C16C00100FF01FF020300B800B000A8";
attribute INIT_02 of ram_256_x_16 : label is  "0088403D0004542F010B0180010860A600805022010401884027800180205027";
attribute INIT_03 of ram_256_x_16 : label is  "011060A600885035010401905035010B0180403D80018010503DC01050370000";
attribute INIT_04 of ram_256_x_16 : label is  "60A60090504601040198504601040188404E80018010504EC010504800000090";
attribute INIT_05 of ram_256_x_16 : label is  "00985057010401A0505701040190405F80018010505FC0105059000000980118";
attribute INIT_06 of ram_256_x_16 : label is  "5068010401A85068010401984070800180105070C010506A000000A0012060A6";
attribute INIT_07 of ram_256_x_16 : label is  "010401B05079010401A04081800180105081C010507B000000A8012860A600A0";
attribute INIT_08 of ram_256_x_16 : label is  "800180105094C0105091000000B0409400045489010B01B8013060A600A85079";
attribute INIT_09 of ram_256_x_16 : label is  "01B040A28001802050A2C020509F000000B8013860A600B0508F010401A84094";
attribute INIT_0A of ram_256_x_16 : label is  "014040AA58AF81064000C00101014000000001004013014060A600B8509D0104";
attribute INIT_0B of ram_256_x_16 : label is  "40002F2040BA50BE0002000040000F0140B454B80004000040B0810E4000C001";
attribute INIT_0C of ram_256_x_16 : label is  "60BA0F6F60BA0F6360BA0F6960BA0F5060C060C0400060BA0F20400060BA0F0D";
attribute INIT_0D of ram_256_x_16 : label is  "0F7460BA0F7560BA0F4160C360BA0F6560BA0F7A60BA0F6160BA0F6C60BA0F42";
attribute INIT_0E of ram_256_x_16 : label is  "0F7460BA0F6360BA0F4160C360BA0F4D60BA0F5760BA0F5060C360BA0F6F60BA";
attribute INIT_0F of ram_256_x_16 : label is  "40C060BA0F4B60BA0F4F60C0400060C060C060BA0F6560BA0F7660BA0F6960BA";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"00A000980090008800000080000160FA60C6C001400281015006010C01010000",
               INIT_01 => X"C0205024000000805C14C2015C15C1015C16C00100FF01FF020300B800B000A8",
               INIT_02 => X"0088403D0004542F010B0180010860A600805022010401884027800180205027",
               INIT_03 => X"011060A600885035010401905035010B0180403D80018010503DC01050370000",
               INIT_04 => X"60A60090504601040198504601040188404E80018010504EC010504800000090",
               INIT_05 => X"00985057010401A0505701040190405F80018010505FC0105059000000980118",
               INIT_06 => X"5068010401A85068010401984070800180105070C010506A000000A0012060A6",
               INIT_07 => X"010401B05079010401A04081800180105081C010507B000000A8012860A600A0",
               INIT_08 => X"800180105094C0105091000000B0409400045489010B01B8013060A600A85079",
               INIT_09 => X"01B040A28001802050A2C020509F000000B8013860A600B0508F010401A84094",
               INIT_0A => X"014040AA58AF81064000C00101014000000001004013014060A600B8509D0104",
               INIT_0B => X"40002F2040BA50BE0002000040000F0140B454B80004000040B0810E4000C001",
               INIT_0C => X"60BA0F6F60BA0F6360BA0F6960BA0F5060C060C0400060BA0F20400060BA0F0D",
               INIT_0D => X"0F7460BA0F7560BA0F4160C360BA0F6560BA0F7A60BA0F6160BA0F6C60BA0F42",
               INIT_0E => X"0F7460BA0F6360BA0F4160C360BA0F4D60BA0F5760BA0F5060C360BA0F6F60BA",
               INIT_0F => X"40C060BA0F4B60BA0F4F60C0400060C060C060BA0F6560BA0F7660BA0F6960BA",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2038_example_11.ind_spaces.short_inst.asm.vhd
--
------------------------------------------------------------------------------------

