

Vivado Project Options:
   Target Device                   : xc7a200t-fbg484
   Speed Grade                     : -3
   HDL                             : verilog
   Synthesis Tool                  : VIVADO

MIG Output Options:
   Module Name                     : mig_7series_0
   No of Controllers               : 1
   Selected Compatible Device(s)   : --

FPGA Options:
   System Clock Type               : Single-Ended
   Reference Clock Type            : Use System Clock
   Debug Port                      : ON
   Internal Vref                   : enabled
   IO Power Reduction              : OFF
   XADC instantiation in MIG       : Enabled

Extended FPGA Options:
   DCI for DQ,DQS/DQS#,DM          : enabled
   Internal Termination (HR Banks) : 50 Ohms
    

/*******************************************************/

/*                  Controller 0                       */

/*******************************************************/

Controller Options :

   Memory                        : DDR2_SDRAM

   Interface                     : AXI

   Design Clock Frequency        : 2500 ps (  0.00 MHz)

   Phy to Controller Clock Ratio : 4:1

   Input Clock Period            : 5000 ps

   CLKFBOUT_MULT (PLL)           : 4

   DIVCLK_DIVIDE (PLL)           : 1

   VCC_AUX IO                    : 1.8V

   Memory Type                   : Components

   Memory Part                   : MT47H128M16XX-25E

   Equivalent Part(s)            : MT47H128M16RT-25E

   Data Width                    : 16

   ECC                           : Disabled

   Data Mask                     : enabled

   ORDERING                      : Strict



AXI Parameters :

   Data Width                    : 128

   Arbitration Scheme            : RD_PRI_REG

   Narrow Burst Support          : 0

   ID Width                      : 4



Memory Options:

   Burst Length (MR0[1:0])          : 8


   CAS Latency (MR0[6:4])           : 5

   Output Drive Strength (MR1[5,1]) : Fullstrength

   Controller CS option             : Enable

   Rtt_NOM - ODT (MR1[9,6,2])       : 75ohms


   Memory Address Mapping           : BANK_ROW_COLUMN




Bank Selections:
	Bank: 34
		Byte Group T0:	Address/Ctrl-0
		Byte Group T1:	Address/Ctrl-1
		Byte Group T3:	Address/Ctrl-2
	Bank: 35
		Byte Group T0:	DQ[0-7]
		Byte Group T2:	DQ[8-15]


System_Clock: 
	SignalName: sys_clk_i
		PadLocation: R4(MRCC_P)  Bank: 34

System_Control: 
	SignalName: sys_rst
		PadLocation: A13  Bank: 16
	SignalName: init_calib_complete
		PadLocation: A14  Bank: 16
	SignalName: tg_compare_error
		PadLocation: A15  Bank: 16





    
