

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Sun Mar 28 21:18:48 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma64_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      9|        0|      380|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      110|    -|
|Register             |        -|      -|      290|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      9|      290|      490|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |      646|    540|   610800|   305400|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |  100|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     2584|   2160|  2443200|  1221600|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln45_fu_135_p2      |     *    |      3|  0|  21|          32|          32|
    |mul_ln47_fu_180_p2      |     *    |      3|  0|  21|          32|          32|
    |store_offset_fu_175_p2  |     *    |      3|  0|  21|          32|          32|
    |add_ln44_fu_141_p2      |     +    |      0|  0|  39|          32|           2|
    |add_ln45_1_fu_169_p2    |     +    |      0|  0|  39|          32|           1|
    |add_ln45_fu_158_p2      |     +    |      0|  0|  39|          32|           2|
    |i_fu_232_p2             |     +    |      0|  0|  38|          31|           1|
    |index_fu_195_p2         |     +    |      0|  0|  39|          32|          32|
    |length_fu_152_p2        |     +    |      0|  0|  39|          32|           1|
    |icmp_ln56_fu_227_p2     |   icmp   |      0|  0|  18|          31|          31|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |or_ln44_fu_146_p2       |    or    |      0|  0|  32|           1|          32|
    |or_ln45_fu_163_p2       |    or    |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      9|  0| 380|         321|         231|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |ap_done           |   9|          2|    1|          2|
    |chunk_blk_n       |   9|          2|    1|          2|
    |i_0_i_i_reg_124   |   9|          2|   31|         62|
    |mac_len_blk_n     |   9|          2|    1|          2|
    |mac_n_blk_n       |   9|          2|    1|          2|
    |mac_vec_blk_n     |   9|          2|    1|          2|
    |out_word_V_blk_n  |   9|          2|    1|          2|
    |store_ctrl_blk_n  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         23|   39|         83|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |chunk_read_reg_263    |  32|   0|   32|          0|
    |dma_length_reg_283    |  31|   0|   31|          0|
    |i_0_i_i_reg_124       |  31|   0|   31|          0|
    |i_reg_297             |  31|   0|   31|          0|
    |mac_n_read_reg_253    |  32|   0|   32|          0|
    |mac_vec_read_reg_258  |  32|   0|   32|          0|
    |mul_ln45_reg_268      |  32|   0|   32|          0|
    |mul_ln47_reg_278      |  31|   0|   32|          1|
    |store_offset_reg_273  |  31|   0|   32|          1|
    +----------------------+----+----+-----+-----------+
    |Total                 | 290|   0|  292|          2|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     store     | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     store     | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     store     | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     store     | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |     store     | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     store     | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     store     | return value |
|p_outbuff_0_V_address0  | out |    6|  ap_memory | p_outbuff_0_V |     array    |
|p_outbuff_0_V_ce0       | out |    1|  ap_memory | p_outbuff_0_V |     array    |
|p_outbuff_0_V_q0        |  in |   32|  ap_memory | p_outbuff_0_V |     array    |
|p_outbuff_1_V_address0  | out |    6|  ap_memory | p_outbuff_1_V |     array    |
|p_outbuff_1_V_ce0       | out |    1|  ap_memory | p_outbuff_1_V |     array    |
|p_outbuff_1_V_q0        |  in |   32|  ap_memory | p_outbuff_1_V |     array    |
|out_word_V_din          | out |   64|   ap_fifo  |   out_word_V  |    pointer   |
|out_word_V_full_n       |  in |    1|   ap_fifo  |   out_word_V  |    pointer   |
|out_word_V_write        | out |    1|   ap_fifo  |   out_word_V  |    pointer   |
|mac_n_dout              |  in |   32|   ap_fifo  |     mac_n     |    pointer   |
|mac_n_empty_n           |  in |    1|   ap_fifo  |     mac_n     |    pointer   |
|mac_n_read              | out |    1|   ap_fifo  |     mac_n     |    pointer   |
|mac_vec_dout            |  in |   32|   ap_fifo  |    mac_vec    |    pointer   |
|mac_vec_empty_n         |  in |    1|   ap_fifo  |    mac_vec    |    pointer   |
|mac_vec_read            | out |    1|   ap_fifo  |    mac_vec    |    pointer   |
|mac_len_dout            |  in |   32|   ap_fifo  |    mac_len    |    pointer   |
|mac_len_empty_n         |  in |    1|   ap_fifo  |    mac_len    |    pointer   |
|mac_len_read            | out |    1|   ap_fifo  |    mac_len    |    pointer   |
|store_ctrl              | out |   96|    ap_hs   |   store_ctrl  |    pointer   |
|store_ctrl_ap_vld       | out |    1|    ap_hs   |   store_ctrl  |    pointer   |
|store_ctrl_ap_ack       |  in |    1|    ap_hs   |   store_ctrl  |    pointer   |
|chunk_dout              |  in |   32|   ap_fifo  |     chunk     |    pointer   |
|chunk_empty_n           |  in |    1|   ap_fifo  |     chunk     |    pointer   |
|chunk_read              | out |    1|   ap_fifo  |     chunk     |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

