<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="33"><twSigConn><twSig>CPU/the_datapath/the_ALU/O_shift0002&lt;31&gt;</twSig><twDriver>SLICE_X85Y124.A</twDriver><twLoad>SLICE_X85Y124.A3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twSig><twDriver>SLICE_X96Y128.AMUX</twDriver><twLoad>SLICE_X96Y128.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twSig><twDriver>SLICE_X96Y128.BMUX</twDriver><twLoad>SLICE_X96Y128.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twSig><twDriver>SLICE_X96Y128.CMUX</twDriver><twLoad>SLICE_X96Y128.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twSig><twDriver>SLICE_X96Y128.DMUX</twDriver><twLoad>SLICE_X96Y128.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twSig><twDriver>SLICE_X96Y129.AMUX</twDriver><twLoad>SLICE_X96Y129.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twSig><twDriver>SLICE_X96Y129.BMUX</twDriver><twLoad>SLICE_X96Y129.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twSig><twDriver>SLICE_X96Y129.CMUX</twDriver><twLoad>SLICE_X96Y129.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twSig><twDriver>SLICE_X96Y129.DMUX</twDriver><twLoad>SLICE_X96Y129.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twSig><twDriver>SLICE_X96Y130.AMUX</twDriver><twLoad>SLICE_X96Y130.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twSig><twDriver>SLICE_X96Y130.BMUX</twDriver><twLoad>SLICE_X96Y130.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twSig><twDriver>SLICE_X96Y130.CMUX</twDriver><twLoad>SLICE_X96Y130.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twSig><twDriver>SLICE_X96Y130.DMUX</twDriver><twLoad>SLICE_X96Y130.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twSig><twDriver>SLICE_X96Y131.AMUX</twDriver><twLoad>SLICE_X96Y131.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twSig><twDriver>SLICE_X96Y131.BMUX</twDriver><twLoad>SLICE_X96Y131.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twSig><twDriver>SLICE_X96Y131.CMUX</twDriver><twLoad>SLICE_X96Y131.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twSig><twDriver>SLICE_X96Y131.DMUX</twDriver><twLoad>SLICE_X96Y131.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twSig><twDriver>SLICE_X96Y132.AMUX</twDriver><twLoad>SLICE_X96Y132.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twSig><twDriver>SLICE_X96Y132.BMUX</twDriver><twLoad>SLICE_X96Y132.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twSig><twDriver>SLICE_X96Y132.CMUX</twDriver><twLoad>SLICE_X96Y132.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twSig><twDriver>SLICE_X96Y132.DMUX</twDriver><twLoad>SLICE_X96Y132.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twSig><twDriver>SLICE_X96Y133.AMUX</twDriver><twLoad>SLICE_X96Y133.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twSig><twDriver>SLICE_X96Y133.BMUX</twDriver><twLoad>SLICE_X96Y133.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twSig><twDriver>SLICE_X96Y133.CMUX</twDriver><twLoad>SLICE_X96Y133.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twSig><twDriver>SLICE_X96Y133.DMUX</twDriver><twLoad>SLICE_X96Y133.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twSig><twDriver>SLICE_X96Y134.AMUX</twDriver><twLoad>SLICE_X96Y134.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twSig><twDriver>SLICE_X96Y134.BMUX</twDriver><twLoad>SLICE_X96Y134.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twSig><twDriver>SLICE_X96Y134.CMUX</twDriver><twLoad>SLICE_X96Y134.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twSig><twDriver>SLICE_X96Y134.DMUX</twDriver><twLoad>SLICE_X96Y134.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twSig><twDriver>SLICE_X96Y135.AMUX</twDriver><twLoad>SLICE_X96Y135.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twSig><twDriver>SLICE_X96Y135.BMUX</twDriver><twLoad>SLICE_X96Y135.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twSig><twDriver>SLICE_X96Y135.CMUX</twDriver><twLoad>SLICE_X96Y135.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twSig><twDriver>SLICE_X96Y135.DMUX</twDriver><twLoad>SLICE_X96Y135.D3</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.886</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.286</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twNet><twDel>0.886</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.286</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.DQ</twSrc><twDest>IODELAY_X0Y274.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.886</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.DQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.703</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.103</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twNet><twDel>0.703</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.103</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.DQ</twSrc><twDest>IODELAY_X0Y244.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.371</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.229</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twNet><twDel>0.371</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.229</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.DQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.371</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.DQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.702</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.102</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twNet><twDel>0.702</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.102</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.DQ</twSrc><twDest>IODELAY_X0Y75.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.702</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.DQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.690</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.090</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twNet><twDel>0.690</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.090</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.DQ</twSrc><twDest>IODELAY_X0Y87.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.690</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.143</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.993</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.143</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.SR</twDest><twNetDelInfo twAcc="twRouted">0.993</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.143</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.993</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.143</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.993</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.991</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.141</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.991</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.141</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.SR</twDest><twNetDelInfo twAcc="twRouted">0.991</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.835</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.835</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="23" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT1" logResource="user_clk_pll/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="clk200"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT2" logResource="user_clk_pll/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="clk0"/><twPinLimit anchorID="25" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT3" logResource="user_clk_pll/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="clk90"/></twPinLimitRpt></twConst><twConst anchorID="26" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.047</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathFromToDelay"><twSlack>0.803</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>3.047</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.886</twRouteDel><twTotDel>3.047</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathFromToDelay"><twSlack>0.986</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>2.864</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>0.987</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>2.863</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>0.999</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.851</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.690</twRouteDel><twTotDel>2.851</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>75.8</twPctLog><twPctRoute>24.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>1.318</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>2.532</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="43"><twSlack>2.618</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>86.9</twPctLog><twPctRoute>13.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="44"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="45"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="46"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="47"><twSlack>2.911</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.635</twRouteDel><twTotDel>2.911</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="48"><twSlack>2.922</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>2.922</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>2.923</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>2.923</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="50"><twSlack>3.091</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.815</twRouteDel><twTotDel>3.091</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="51" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         2.4 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.067</twMaxDel><twMinPer>4.086</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathFromToDelay"><twSlack>0.333</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.105</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>2.105</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathFromToDelay"><twSlack>0.357</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.081</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>2.081</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathFromToDelay"><twSlack>0.333</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.105</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>2.105</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathFromToDelay"><twSlack>0.357</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.081</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>2.081</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathFromToDelay"><twSlack>0.377</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.066</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.968</twRouteDel><twTotDel>2.066</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>0.401</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.042</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.968</twRouteDel><twTotDel>2.042</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>0.377</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.066</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.968</twRouteDel><twTotDel>2.066</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>0.401</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.042</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.968</twRouteDel><twTotDel>2.042</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>0.421</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.020</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>2.020</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>0.445</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.996</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>1.996</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y92.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>0.483</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.931</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y92.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y92.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.833</twRouteDel><twTotDel>1.931</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>0.507</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.907</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y92.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y92.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.833</twRouteDel><twTotDel>1.907</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y111.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>0.488</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.953</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.855</twRouteDel><twTotDel>1.953</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>0.512</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.929</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.855</twRouteDel><twTotDel>1.929</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>0.493</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.957</twTotPathDel><twClkSkew dest = "0.281" src = "0.196">-0.085</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.859</twRouteDel><twTotDel>1.957</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>0.517</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.933</twTotPathDel><twClkSkew dest = "0.281" src = "0.196">-0.085</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.859</twRouteDel><twTotDel>1.933</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>0.526</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.888</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>1.888</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>0.550</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.864</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>0.526</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.888</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>1.888</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>0.550</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.864</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        2.4 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="92"><twSlack>0.920</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="93"><twSlack>0.946</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="94"><twSlack>0.928</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.949</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="95"><twSlack>0.954</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.3</twPctLog><twPctRoute>21.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="96"><twSlack>1.001</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.073</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="97"><twSlack>1.027</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.099</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="98"><twSlack>1.006</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>1.087</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="99"><twSlack>1.032</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>1.113</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="100"><twSlack>1.008</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>1.070</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="101"><twSlack>1.034</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="102"><twSlack>1.013</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.051</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="103"><twSlack>1.039</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="104"><twSlack>1.020</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.345</twRouteDel><twTotDel>1.082</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="105"><twSlack>1.046</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.345</twRouteDel><twTotDel>1.108</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y278.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="106"><twSlack>1.043</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.324" src = "0.290">0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y278.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y278.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.340</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="107"><twSlack>1.069</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.324" src = "0.290">0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y278.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y278.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.340</twRouteDel><twTotDel>1.103</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y84.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="108"><twSlack>1.045</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.281">0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.075</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="109"><twSlack>1.071</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.281">0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.101</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y85.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="110"><twSlack>1.045</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.281">0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y85.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y85.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.075</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="111"><twSlack>1.071</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.281">0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y85.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y85.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.101</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="112" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>7893859595678054400</twItemCnt><twErrCntSetup>1544</twErrCntSetup><twErrCntEndPt>1544</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8179</twEndPtCnt><twPathErrCnt>7893859590889383936</twPathErrCnt><twMinPer>100.890</twMinPer></twConstHead><twPathRptBanner iPaths="63537031757693424" iCriticalPaths="63537031757692912" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_15_30 (SLICE_X103Y124.CX), 63537031757693424 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.445</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_15_30</twDest><twTotPathDel>50.153</twTotPathDel><twClkSkew dest = "3.626" src = "3.661">0.035</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_15_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh104</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh103</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh52</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh143</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N790</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;191_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y125.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>N1097</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CPU/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;0&gt;</twComp><twBEL>CPU/the_controller/CTreset122</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>CPU/the_controller/CTreset122</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y124.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y124.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_15_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.772</twRouteDel><twTotDel>50.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.351</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_15_30</twDest><twTotPathDel>50.059</twTotPathDel><twClkSkew dest = "3.626" src = "3.661">0.035</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_15_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh57</twComp><twBEL>CPU/the_datapath/the_ALU/Sh301</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh30</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y124.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y124.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_15_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.678</twRouteDel><twTotDel>50.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.328</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_15_30</twDest><twTotPathDel>50.036</twTotPathDel><twClkSkew dest = "3.626" src = "3.661">0.035</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_15_30</twDest><twLogLvls>49</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;23&gt;86_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N1283</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;27&gt;126</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>N1223</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y124.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y124.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_15_30</twBEL></twPathDel><twLogDel>19.287</twLogDel><twRouteDel>30.749</twRouteDel><twTotDel>50.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63537031757693424" iCriticalPaths="63537031757692912" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_6_30 (SLICE_X103Y128.CX), 63537031757693424 paths
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.441</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_6_30</twDest><twTotPathDel>50.130</twTotPathDel><twClkSkew dest = "3.607" src = "3.661">0.054</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_6_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh104</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh103</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh52</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh143</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N790</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;191_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y125.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>N1097</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CPU/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;0&gt;</twComp><twBEL>CPU/the_controller/CTreset122</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>CPU/the_controller/CTreset122</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y128.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y128.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_6_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.749</twRouteDel><twTotDel>50.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.347</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_6_30</twDest><twTotPathDel>50.036</twTotPathDel><twClkSkew dest = "3.607" src = "3.661">0.054</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_6_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh57</twComp><twBEL>CPU/the_datapath/the_ALU/Sh301</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh30</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y128.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y128.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_6_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.655</twRouteDel><twTotDel>50.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.324</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_6_30</twDest><twTotPathDel>50.013</twTotPathDel><twClkSkew dest = "3.607" src = "3.661">0.054</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_6_30</twDest><twLogLvls>49</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;23&gt;86_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N1283</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;27&gt;126</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>N1223</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y128.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y128.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_6_30</twBEL></twPathDel><twLogDel>19.287</twLogDel><twRouteDel>30.726</twRouteDel><twTotDel>50.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63537031757693424" iCriticalPaths="63537031757692912" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_7_30 (SLICE_X103Y126.CX), 63537031757693424 paths
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.437</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_7_30</twDest><twTotPathDel>50.137</twTotPathDel><twClkSkew dest = "3.618" src = "3.661">0.043</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_7_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh104</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh103</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh52</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh143</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N790</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;191_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y125.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>N1097</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CPU/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;0&gt;</twComp><twBEL>CPU/the_controller/CTreset122</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>CPU/the_controller/CTreset122</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y126.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y126.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_7_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_7_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.756</twRouteDel><twTotDel>50.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.343</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_7_30</twDest><twTotPathDel>50.043</twTotPathDel><twClkSkew dest = "3.618" src = "3.661">0.043</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_7_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh57</twComp><twBEL>CPU/the_datapath/the_ALU/Sh301</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh30</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y126.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y126.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_7_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_7_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.662</twRouteDel><twTotDel>50.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.320</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_7_30</twDest><twTotPathDel>50.020</twTotPathDel><twClkSkew dest = "3.618" src = "3.661">0.043</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_7_30</twDest><twLogLvls>49</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;23&gt;86_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N1283</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;27&gt;126</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>N1223</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y126.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y126.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_7_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_7_30</twBEL></twPathDel><twLogDel>19.287</twLogDel><twRouteDel>30.733</twRouteDel><twTotDel>50.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63537031757693424" iCriticalPaths="63537031757692912" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_14_30 (SLICE_X103Y125.CX), 63537031757693424 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.435</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_14_30</twDest><twTotPathDel>50.140</twTotPathDel><twClkSkew dest = "3.623" src = "3.661">0.038</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_14_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh104</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh103</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh52</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh143</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N790</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;191_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y125.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>N1097</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CPU/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;0&gt;</twComp><twBEL>CPU/the_controller/CTreset122</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>CPU/the_controller/CTreset122</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y125.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y125.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_14_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_14_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.759</twRouteDel><twTotDel>50.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.341</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_14_30</twDest><twTotPathDel>50.046</twTotPathDel><twClkSkew dest = "3.623" src = "3.661">0.038</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_14_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh57</twComp><twBEL>CPU/the_datapath/the_ALU/Sh301</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh30</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y125.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y125.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_14_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_14_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.665</twRouteDel><twTotDel>50.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.318</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_14_30</twDest><twTotPathDel>50.023</twTotPathDel><twClkSkew dest = "3.623" src = "3.661">0.038</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_14_30</twDest><twLogLvls>49</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;23&gt;86_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N1283</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;27&gt;126</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>N1223</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y125.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y125.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_14_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_14_30</twBEL></twPathDel><twLogDel>19.287</twLogDel><twRouteDel>30.736</twRouteDel><twTotDel>50.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63537031757693424" iCriticalPaths="63537031757692912" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_12_30 (SLICE_X102Y124.CX), 63537031757693424 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.428</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_12_30</twDest><twTotPathDel>50.161</twTotPathDel><twClkSkew dest = "3.651" src = "3.661">0.010</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_12_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh104</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh103</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh52</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh143</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N790</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;191_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y125.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>N1097</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CPU/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;0&gt;</twComp><twBEL>CPU/the_controller/CTreset122</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>CPU/the_controller/CTreset122</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y124.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y124.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_12_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.780</twRouteDel><twTotDel>50.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.334</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_12_30</twDest><twTotPathDel>50.067</twTotPathDel><twClkSkew dest = "3.651" src = "3.661">0.010</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_12_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh57</twComp><twBEL>CPU/the_datapath/the_ALU/Sh301</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh30</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y124.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y124.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_12_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.686</twRouteDel><twTotDel>50.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.311</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_12_30</twDest><twTotPathDel>50.044</twTotPathDel><twClkSkew dest = "3.651" src = "3.661">0.010</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_12_30</twDest><twLogLvls>49</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;23&gt;86_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N1283</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;27&gt;126</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>N1223</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y124.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y124.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_12_30</twBEL></twPathDel><twLogDel>19.287</twLogDel><twRouteDel>30.757</twRouteDel><twTotDel>50.044</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63537031757693424" iCriticalPaths="63537031757692912" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_5_30 (SLICE_X103Y127.CX), 63537031757693424 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.428</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_5_30</twDest><twTotPathDel>50.123</twTotPathDel><twClkSkew dest = "3.613" src = "3.661">0.048</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_5_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh104</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh103</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh52</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh143</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N790</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;191_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y125.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>N1097</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CPU/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;0&gt;</twComp><twBEL>CPU/the_controller/CTreset122</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>CPU/the_controller/CTreset122</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_5_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.742</twRouteDel><twTotDel>50.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.334</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_5_30</twDest><twTotPathDel>50.029</twTotPathDel><twClkSkew dest = "3.613" src = "3.661">0.048</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_5_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh57</twComp><twBEL>CPU/the_datapath/the_ALU/Sh301</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh30</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_5_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.648</twRouteDel><twTotDel>50.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.311</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_5_30</twDest><twTotPathDel>50.006</twTotPathDel><twClkSkew dest = "3.613" src = "3.661">0.048</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_5_30</twDest><twLogLvls>49</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;23&gt;86_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N1283</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;27&gt;126</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>N1223</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y127.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y127.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_5_30</twBEL></twPathDel><twLogDel>19.287</twLogDel><twRouteDel>30.719</twRouteDel><twTotDel>50.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63537031757693424" iCriticalPaths="63537031757692912" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_13_30 (SLICE_X102Y125.CX), 63537031757693424 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.418</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_13_30</twDest><twTotPathDel>50.148</twTotPathDel><twClkSkew dest = "3.648" src = "3.661">0.013</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_13_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh104</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh103</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh52</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh143</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N790</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;191_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y125.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>N1097</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CPU/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;0&gt;</twComp><twBEL>CPU/the_controller/CTreset122</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>CPU/the_controller/CTreset122</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y125.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y125.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_13_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_13_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.767</twRouteDel><twTotDel>50.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.324</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_13_30</twDest><twTotPathDel>50.054</twTotPathDel><twClkSkew dest = "3.648" src = "3.661">0.013</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_13_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh57</twComp><twBEL>CPU/the_datapath/the_ALU/Sh301</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh30</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y125.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y125.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_13_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_13_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.673</twRouteDel><twTotDel>50.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.301</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_13_30</twDest><twTotPathDel>50.031</twTotPathDel><twClkSkew dest = "3.648" src = "3.661">0.013</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_13_30</twDest><twLogLvls>49</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;23&gt;86_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N1283</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;27&gt;126</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>N1223</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y125.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y125.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_13_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_13_30</twBEL></twPathDel><twLogDel>19.287</twLogDel><twRouteDel>30.744</twRouteDel><twTotDel>50.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63537031757693424" iCriticalPaths="63537031757692912" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_29_30 (SLICE_X99Y122.CX), 63537031757693424 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.417</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_29_30</twDest><twTotPathDel>50.097</twTotPathDel><twClkSkew dest = "3.598" src = "3.661">0.063</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_29_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh104</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh103</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh52</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh143</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N790</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;191_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y125.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>N1097</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CPU/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;0&gt;</twComp><twBEL>CPU/the_controller/CTreset122</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>CPU/the_controller/CTreset122</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_29_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_29_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.716</twRouteDel><twTotDel>50.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.323</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_29_30</twDest><twTotPathDel>50.003</twTotPathDel><twClkSkew dest = "3.598" src = "3.661">0.063</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_29_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh57</twComp><twBEL>CPU/the_datapath/the_ALU/Sh301</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh30</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_29_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_29_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.622</twRouteDel><twTotDel>50.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.300</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_29_30</twDest><twTotPathDel>49.980</twTotPathDel><twClkSkew dest = "3.598" src = "3.661">0.063</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_29_30</twDest><twLogLvls>49</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;23&gt;86_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N1283</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;27&gt;126</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>N1223</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_29_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_29_30</twBEL></twPathDel><twLogDel>19.287</twLogDel><twRouteDel>30.693</twRouteDel><twTotDel>49.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63537031757693424" iCriticalPaths="63537031757692912" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_25_30 (SLICE_X98Y122.CX), 63537031757693424 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.400</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_25_30</twDest><twTotPathDel>50.105</twTotPathDel><twClkSkew dest = "3.623" src = "3.661">0.038</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_25_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh104</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh103</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh52</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh143</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N790</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;191_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y125.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>N1097</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CPU/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;0&gt;</twComp><twBEL>CPU/the_controller/CTreset122</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>CPU/the_controller/CTreset122</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y122.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y122.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_25_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.724</twRouteDel><twTotDel>50.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.306</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_25_30</twDest><twTotPathDel>50.011</twTotPathDel><twClkSkew dest = "3.623" src = "3.661">0.038</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_25_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh57</twComp><twBEL>CPU/the_datapath/the_ALU/Sh301</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh30</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y122.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y122.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_25_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.630</twRouteDel><twTotDel>50.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.283</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_25_30</twDest><twTotPathDel>49.988</twTotPathDel><twClkSkew dest = "3.623" src = "3.661">0.038</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_25_30</twDest><twLogLvls>49</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;23&gt;86_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N1283</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;27&gt;126</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>N1223</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y122.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y122.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_25_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_25_30</twBEL></twPathDel><twLogDel>19.287</twLogDel><twRouteDel>30.701</twRouteDel><twTotDel>49.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63537031757693424" iCriticalPaths="63537031757692912" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_2_30 (SLICE_X101Y127.CX), 63537031757693424 paths
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.359</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_2_30</twDest><twTotPathDel>50.054</twTotPathDel><twClkSkew dest = "3.613" src = "3.661">0.048</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_2_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh104</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh103</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh52</twComp><twBEL>CPU/the_datapath/the_ALU/Sh1431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh143</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N790</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;191_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y125.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>N1097</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;15&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CPU/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;0&gt;</twComp><twBEL>CPU/the_controller/CTreset122</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>CPU/the_controller/CTreset122</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y127.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y127.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_2_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.673</twRouteDel><twTotDel>50.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.265</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_2_30</twDest><twTotPathDel>49.960</twTotPathDel><twClkSkew dest = "3.613" src = "3.661">0.048</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_2_30</twDest><twLogLvls>50</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh57</twComp><twBEL>CPU/the_datapath/the_ALU/Sh301</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh30</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_27_31</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;114</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y127.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y127.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_2_30</twBEL></twPathDel><twLogDel>19.381</twLogDel><twRouteDel>30.579</twRouteDel><twTotDel>49.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-40.242</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_2_30</twDest><twTotPathDel>49.937</twTotPathDel><twClkSkew dest = "3.613" src = "3.661">0.048</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_2_30</twDest><twLogLvls>49</twLogLvls><twSrcSite>SLICE_X92Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X92Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N0</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CPU/the_controller/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh111</twComp><twBEL>CPU/the_controller/AluSelB&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>CPU/ALU_Sel_B&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;23&gt;86_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N1283</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;27&gt;126</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>N1223</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;86</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;177</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;11&gt;</twComp><twBEL>CPU/the_controller/CTreset1207</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>CPU/the_controller/CTreset1207</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_21_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y128.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y128.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_11_28</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y129.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y130.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y131.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y132.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y132.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y133.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y134.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y134.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y135.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_15_23</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y129.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;19</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;30&gt;54</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y127.CX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y127.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_2_30</twBEL></twPathDel><twLogDel>19.287</twLogDel><twRouteDel>30.650</twRouteDel><twTotDel>49.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/req_con/dcache_req_num_9 (SLICE_X51Y100.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">mem_arch/req_con/issued_reads_9</twSrc><twDest BELType="FF">mem_arch/req_con/dcache_req_num_9</twDest><twTotPathDel>0.500</twTotPathDel><twClkSkew dest = "1.296" src = "1.119">-0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/req_con/issued_reads_9</twSrc><twDest BELType='FF'>mem_arch/req_con/dcache_req_num_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X48Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/req_con/issued_reads&lt;10&gt;</twComp><twBEL>mem_arch/req_con/issued_reads_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>mem_arch/req_con/issued_reads&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/req_con/dcache_req_num&lt;10&gt;</twComp><twBEL>mem_arch/req_con/dcache_req_num_9</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/req_con/dcache_req_num_4 (SLICE_X48Y100.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">mem_arch/req_con/issued_reads_4</twSrc><twDest BELType="FF">mem_arch/req_con/dcache_req_num_4</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew dest = "1.290" src = "1.117">-0.173</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/req_con/issued_reads_4</twSrc><twDest BELType='FF'>mem_arch/req_con/dcache_req_num_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X48Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/req_con/issued_reads&lt;7&gt;</twComp><twBEL>mem_arch/req_con/issued_reads_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>mem_arch/req_con/issued_reads&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>mem_arch/req_con/dcache_req_num&lt;7&gt;</twComp><twBEL>mem_arch/req_con/dcache_req_num_4</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/req_con/dcache_req_num_8 (SLICE_X51Y100.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.338</twSlack><twSrc BELType="FF">mem_arch/req_con/issued_reads_8</twSrc><twDest BELType="FF">mem_arch/req_con/dcache_req_num_8</twDest><twTotPathDel>0.515</twTotPathDel><twClkSkew dest = "1.296" src = "1.119">-0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/req_con/issued_reads_8</twSrc><twDest BELType='FF'>mem_arch/req_con/dcache_req_num_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X48Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/req_con/issued_reads&lt;10&gt;</twComp><twBEL>mem_arch/req_con/issued_reads_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>mem_arch/req_con/issued_reads&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/req_con/dcache_req_num&lt;10&gt;</twComp><twBEL>mem_arch/req_con/dcache_req_num_8</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y24.ADDRBL9), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_8</twSrc><twDest BELType="RAM">CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.700</twTotPathDel><twClkSkew dest = "1.585" src = "1.316">-0.269</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_8</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X77Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;9&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ADDRBL9</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.580</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y24.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.580</twRouteDel><twTotDel>0.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/req_con/dcache_req_num_5 (SLICE_X48Y100.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">mem_arch/req_con/issued_reads_5</twSrc><twDest BELType="FF">mem_arch/req_con/dcache_req_num_5</twDest><twTotPathDel>0.604</twTotPathDel><twClkSkew dest = "1.290" src = "1.117">-0.173</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/req_con/issued_reads_5</twSrc><twDest BELType='FF'>mem_arch/req_con/dcache_req_num_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X48Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/req_con/issued_reads&lt;7&gt;</twComp><twBEL>mem_arch/req_con/issued_reads_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>mem_arch/req_con/issued_reads&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/req_con/dcache_req_num&lt;7&gt;</twComp><twBEL>mem_arch/req_con/dcache_req_num_5</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y24.ADDRBU9), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_8</twSrc><twDest BELType="RAM">CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.700</twTotPathDel><twClkSkew dest = "1.580" src = "1.316">-0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_8</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X77Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;9&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ADDRBU9</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.580</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y24.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.580</twRouteDel><twTotDel>0.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/req_con/dcache_req_num_7 (SLICE_X48Y100.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">mem_arch/req_con/issued_reads_7</twSrc><twDest BELType="FF">mem_arch/req_con/dcache_req_num_7</twDest><twTotPathDel>0.610</twTotPathDel><twClkSkew dest = "1.290" src = "1.117">-0.173</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/req_con/issued_reads_7</twSrc><twDest BELType='FF'>mem_arch/req_con/dcache_req_num_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X48Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/req_con/issued_reads&lt;7&gt;</twComp><twBEL>mem_arch/req_con/issued_reads_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>mem_arch/req_con/issued_reads&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/req_con/dcache_req_num&lt;7&gt;</twComp><twBEL>mem_arch/req_con/dcache_req_num_7</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.407</twRouteDel><twTotDel>0.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y23.ADDRBU7), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">mem_arch/icache/addr_hold_6</twSrc><twDest BELType="RAM">mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.637</twTotPathDel><twClkSkew dest = "0.793" src = "0.595">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>mem_arch/icache/addr_hold_6</twSrc><twDest BELType='RAM'>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X82Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;9&gt;</twComp><twBEL>mem_arch/icache/addr_hold_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y23.ADDRBU7</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.517</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y23.CLKBWRCLKU</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.517</twRouteDel><twTotDel>0.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y24.ADDRBL8), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_7</twSrc><twDest BELType="RAM">CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.712</twTotPathDel><twClkSkew dest = "1.585" src = "1.316">-0.269</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_7</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X77Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;9&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ADDRBL8</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.592</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y24.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.592</twRouteDel><twTotDel>0.712</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y23.ADDRBL7), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">mem_arch/icache/addr_hold_6</twSrc><twDest BELType="RAM">mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.637</twTotPathDel><twClkSkew dest = "0.788" src = "0.595">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>mem_arch/icache/addr_hold_6</twSrc><twDest BELType='RAM'>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X82Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;9&gt;</twComp><twBEL>mem_arch/icache/addr_hold_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y23.ADDRBL7</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.517</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y23.CLKBWRCLKL</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.517</twRouteDel><twTotDel>0.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="193"><twPinLimitBanner>Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="194" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X3Y24.CLKARDCLKL" clockNet="cpu_clk_g"/><twPinLimit anchorID="195" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X3Y24.CLKARDCLKU" clockNet="cpu_clk_g"/><twPinLimit anchorID="196" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL" logResource="CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL" locationPin="RAMB36_X3Y24.CLKBWRCLKL" clockNet="cpu_clk_g"/></twPinLimitRpt></twConst><twConst anchorID="197" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X44Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.610</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X44Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X46Y64.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.612</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twTotPathDel>1.278</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X46Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y64.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.824</twRouteDel><twTotDel>1.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X42Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.615</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X42Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X33Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.748</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.530" src = "0.560">0.030</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X42Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.670</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X42Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.906</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twTotPathDel>0.978</twTotPathDel><twClkSkew dest = "0.521" src = "0.527">0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X44Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.515</twRouteDel><twTotDel>0.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X47Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.928</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twTotPathDel>0.929</twTotPathDel><twClkSkew dest = "0.141" src = "0.174">0.033</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X46Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>0.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X44Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.932</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twDest><twTotPathDel>0.922</twTotPathDel><twClkSkew dest = "0.490" src = "0.526">0.036</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.484</twRouteDel><twTotDel>0.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X33Y64.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.957</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twTotPathDel>0.933</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X33Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.479</twRouteDel><twTotDel>0.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X47Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.959</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twTotPathDel>0.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.477</twRouteDel><twTotDel>0.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X47Y64.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.959</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twTotPathDel>0.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.477</twRouteDel><twTotDel>0.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X33Y64.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X33Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X47Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X47Y64.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X44Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X44Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X47Y62.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X47Y64.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X44Y62.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X44Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X42Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X42Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X46Y64.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X46Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y64.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (SLICE_X33Y64.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.489</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twDest><twTotPathDel>0.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X33Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="238"><twPinLimitBanner>Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="239" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clk200_buf/I0" logResource="clk200_buf/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clk200"/><twPinLimit anchorID="240" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR" locationPin="SLICE_X33Y64.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="241" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR" locationPin="SLICE_X33Y64.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="242" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>4062</twItemCnt><twErrCntSetup>13</twErrCntSetup><twErrCntEndPt>20</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">7</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2426</twEndPtCnt><twPathErrCnt>31</twPathErrCnt><twMinPer>7.563</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="8" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y21.ENBWRENL), 10 paths
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.563</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>7.425</twTotPathDel><twClkSkew dest = "0.249" src = "0.277">0.028</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.259</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y21.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y21.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>5.823</twRouteDel><twTotDel>7.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.535</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>7.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.259</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y21.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y21.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>5.823</twRouteDel><twTotDel>7.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.097</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>5.962</twTotPathDel><twClkSkew dest = "1.485" src = "1.510">0.025</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y17.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y17.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y21.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y21.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>4.360</twRouteDel><twTotDel>5.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl (SLICE_X24Y39.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.314</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twDest><twTotPathDel>7.058</twTotPathDel><twClkSkew dest = "3.562" src = "3.576">0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X57Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>6.052</twRouteDel><twTotDel>7.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.242</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twDest><twTotPathDel>4.805</twTotPathDel><twClkSkew dest = "1.458" src = "1.301">-0.157</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>3.872</twRouteDel><twTotDel>4.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twDest><twTotPathDel>4.083</twTotPathDel><twClkSkew dest = "1.458" src = "1.253">-0.205</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>3.171</twRouteDel><twTotDel>4.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (SLICE_X32Y39.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.036</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twDest><twTotPathDel>6.707</twTotPathDel><twClkSkew dest = "3.489" src = "3.576">0.087</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X57Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>5.701</twRouteDel><twTotDel>6.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.520</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twDest><twTotPathDel>4.454</twTotPathDel><twClkSkew dest = "1.385" src = "1.301">-0.084</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>3.521</twRouteDel><twTotDel>4.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.290</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twDest><twTotPathDel>3.732</twTotPathDel><twClkSkew dest = "1.385" src = "1.253">-0.132</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.820</twRouteDel><twTotDel>3.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (SLICE_X32Y45.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.862</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>6.452</twTotPathDel><twClkSkew dest = "3.408" src = "3.576">0.168</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X57Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>5.446</twRouteDel><twTotDel>6.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.694</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>4.199</twTotPathDel><twClkSkew dest = "1.304" src = "1.301">-0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>3.266</twRouteDel><twTotDel>4.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.464</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>3.477</twTotPathDel><twClkSkew dest = "1.304" src = "1.253">-0.051</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.565</twRouteDel><twTotDel>3.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (SLICE_X36Y50.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.853</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>6.410</twTotPathDel><twClkSkew dest = "3.375" src = "3.576">0.201</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X57Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>5.404</twRouteDel><twTotDel>6.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.703</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>4.157</twTotPathDel><twClkSkew dest = "1.271" src = "1.301">0.030</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>3.224</twRouteDel><twTotDel>4.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.473</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>3.435</twTotPathDel><twClkSkew dest = "1.271" src = "1.253">-0.018</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.523</twRouteDel><twTotDel>3.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl (SLICE_X24Y58.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.713</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twDest><twTotPathDel>6.384</twTotPathDel><twClkSkew dest = "3.489" src = "3.576">0.087</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X57Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y58.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>5.378</twRouteDel><twTotDel>6.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.843</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twDest><twTotPathDel>4.131</twTotPathDel><twClkSkew dest = "1.385" src = "1.301">-0.084</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y58.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>3.198</twRouteDel><twTotDel>4.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.613</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twDest><twTotPathDel>3.409</twTotPathDel><twClkSkew dest = "1.385" src = "1.253">-0.132</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y58.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.497</twRouteDel><twTotDel>3.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl (SLICE_X32Y81.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.699</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twDest><twTotPathDel>6.208</twTotPathDel><twClkSkew dest = "3.327" src = "3.576">0.249</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X57Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y81.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>5.202</twRouteDel><twTotDel>6.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.909</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twDest><twTotPathDel>3.955</twTotPathDel><twClkSkew dest = "0.534" src = "0.560">0.026</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y81.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>3.022</twRouteDel><twTotDel>3.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.627</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twDest><twTotPathDel>3.233</twTotPathDel><twClkSkew dest = "1.223" src = "1.253">0.030</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y81.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.321</twRouteDel><twTotDel>3.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="3" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y17.ENBWRENL), 10 paths
</twPathRptBanner><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.666</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>6.346</twTotPathDel><twClkSkew dest = "1.396" src = "1.606">0.210</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.259</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y17.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y17.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>4.744</twRouteDel><twTotDel>6.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.658</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>6.346</twTotPathDel><twClkSkew dest = "1.404" src = "1.606">0.202</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.259</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y17.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y17.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>4.744</twRouteDel><twTotDel>6.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.021</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.883</twTotPathDel><twClkSkew dest = "0.250" src = "0.278">0.028</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y17.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y17.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y17.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y17.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>3.281</twRouteDel><twTotDel>4.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl (SLICE_X24Y60.CX), 8 paths
</twPathRptBanner><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.588</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twDest><twTotPathDel>6.171</twTotPathDel><twClkSkew dest = "3.401" src = "3.576">0.175</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X57Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y60.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>5.165</twRouteDel><twTotDel>6.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twDest><twTotPathDel>3.918</twTotPathDel><twClkSkew dest = "1.297" src = "1.301">0.004</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y60.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>2.985</twRouteDel><twTotDel>3.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.790</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twDest><twTotPathDel>3.196</twTotPathDel><twClkSkew dest = "0.608" src = "0.512">-0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y60.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.284</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (SLICE_X32Y71.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.427</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twTotPathDel>5.916</twTotPathDel><twClkSkew dest = "3.307" src = "3.576">0.269</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X57Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>4.910</twRouteDel><twTotDel>5.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.129</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twTotPathDel>3.663</twTotPathDel><twClkSkew dest = "1.203" src = "1.301">0.098</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>2.730</twRouteDel><twTotDel>3.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.951</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twTotPathDel>2.941</twTotPathDel><twClkSkew dest = "0.514" src = "0.512">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.029</twRouteDel><twTotDel>2.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y39.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.100</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew dest = "3.752" src = "3.427">-0.325</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X33Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y58.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.038</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "3.751" src = "3.492">-0.259</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X25Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;27&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (SLICE_X40Y44.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.037</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twDest><twTotPathDel>0.454</twTotPathDel><twClkSkew dest = "3.634" src = "3.385">-0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X41Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X84Y38.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.029</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>0.471</twTotPathDel><twClkSkew dest = "3.782" src = "3.524">-0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X87Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.276</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux (SLICE_X40Y44.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.026</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew dest = "3.634" src = "3.385">-0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X41Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (SLICE_X40Y44.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.024</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew dest = "3.634" src = "3.385">-0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X41Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (SLICE_X40Y44.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.023</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew dest = "3.634" src = "3.385">-0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X41Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y44.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X36Y50.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew dest = "3.628" src = "3.377">-0.251</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y81.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew dest = "3.577" src = "3.331">-0.246</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X33Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y81.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;37&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X36Y50.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.563</twTotPathDel><twClkSkew dest = "3.628" src = "3.377">-0.251</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="323"><twPinLimitBanner>Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="324" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="DDR2_CS_B_OBUF/REV" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="325" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/><twPinLimit anchorID="326" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR" locationPin="OLOGIC_X0Y58.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="327" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>926</twItemCnt><twErrCntSetup>274</twErrCntSetup><twErrCntEndPt>274</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>790</twEndPtCnt><twPathErrCnt>274</twPathErrCnt><twMinPer>15.648</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48 (SLICE_X6Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.662</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48</twDest><twTotPathDel>3.433</twTotPathDel><twClkSkew dest = "3.462" src = "3.699">0.237</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;48&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.342</twRouteDel><twTotDel>3.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.108</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48</twDest><twTotPathDel>2.780</twTotPathDel><twClkSkew dest = "0.669" src = "0.671">0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;48&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.668</twRouteDel><twTotDel>2.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40 (SLICE_X7Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.658</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40</twDest><twTotPathDel>3.404</twTotPathDel><twClkSkew dest = "3.437" src = "3.699">0.262</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;40&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.315</twRouteDel><twTotDel>3.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.112</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40</twDest><twTotPathDel>2.751</twTotPathDel><twClkSkew dest = "0.644" src = "0.671">0.027</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;40&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.641</twRouteDel><twTotDel>2.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64 (SLICE_X6Y79.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.502</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64</twDest><twTotPathDel>3.313</twTotPathDel><twClkSkew dest = "3.502" src = "3.699">0.197</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.B6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;64&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.224</twRouteDel><twTotDel>3.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.041</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64</twDest><twTotPathDel>2.835</twTotPathDel><twClkSkew dest = "1.398" src = "1.412">0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;64&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.725</twRouteDel><twTotDel>2.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124 (SLICE_X7Y86.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.472</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twDest><twTotPathDel>3.236</twTotPathDel><twClkSkew dest = "3.455" src = "3.699">0.244</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.B6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;124&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.145</twRouteDel><twTotDel>3.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.123</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twDest><twTotPathDel>2.758</twTotPathDel><twClkSkew dest = "0.662" src = "0.671">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;124&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.646</twRouteDel><twTotDel>2.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47 (SLICE_X4Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.471</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twTotPathDel>3.226</twTotPathDel><twClkSkew dest = "3.446" src = "3.699">0.253</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.135</twRouteDel><twTotDel>3.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="346"><twConstPath anchorID="347" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.139</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twTotPathDel>2.733</twTotPathDel><twClkSkew dest = "0.653" src = "0.671">0.018</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.621</twRouteDel><twTotDel>2.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46 (SLICE_X4Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="348"><twConstPath anchorID="349" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.468</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twTotPathDel>3.223</twTotPathDel><twClkSkew dest = "3.446" src = "3.699">0.253</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>2.135</twRouteDel><twTotDel>3.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.142</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twTotPathDel>2.730</twTotPathDel><twClkSkew dest = "0.653" src = "0.671">0.018</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>1.621</twRouteDel><twTotDel>2.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45 (SLICE_X4Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twDest><twTotPathDel>3.220</twTotPathDel><twClkSkew dest = "3.446" src = "3.699">0.253</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>2.135</twRouteDel><twTotDel>3.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.145</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twDest><twTotPathDel>2.727</twTotPathDel><twClkSkew dest = "0.653" src = "0.671">0.018</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>1.621</twRouteDel><twTotDel>2.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52 (SLICE_X9Y87.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.462</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52</twDest><twTotPathDel>3.199</twTotPathDel><twClkSkew dest = "3.428" src = "3.699">0.271</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;52&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.108</twRouteDel><twTotDel>3.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.308</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52</twDest><twTotPathDel>2.546</twTotPathDel><twClkSkew dest = "0.635" src = "0.671">0.036</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;52&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.434</twRouteDel><twTotDel>2.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (SLICE_X9Y87.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.460</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44</twDest><twTotPathDel>3.197</twTotPathDel><twClkSkew dest = "3.428" src = "3.699">0.271</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;52&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.108</twRouteDel><twTotDel>3.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.310</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44</twDest><twTotPathDel>2.544</twTotPathDel><twClkSkew dest = "0.635" src = "0.671">0.036</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;52&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.434</twRouteDel><twTotDel>2.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60 (SLICE_X8Y87.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.456</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60</twDest><twTotPathDel>3.193</twTotPathDel><twClkSkew dest = "3.428" src = "3.699">0.271</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;60&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>2.108</twRouteDel><twTotDel>3.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.314</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60</twDest><twTotPathDel>2.540</twTotPathDel><twClkSkew dest = "0.635" src = "0.671">0.036</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;60&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>1.434</twRouteDel><twTotDel>2.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (SLICE_X1Y79.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="368"><twConstPath anchorID="369" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1</twDest><twTotPathDel>0.351</twTotPathDel><twClkSkew dest = "0.154" src = "0.143">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X0Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X33Y47.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="370"><twConstPath anchorID="371" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X33Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X53Y34.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="372"><twConstPath anchorID="373" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X53Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y34.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X69Y33.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="374"><twConstPath anchorID="375" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X69Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X68Y33.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="376"><twConstPath anchorID="377" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X68Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16 (SLICE_X53Y34.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="378"><twConstPath anchorID="379" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X53Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y34.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (SLICE_X69Y33.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="380"><twConstPath anchorID="381" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X69Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (SLICE_X5Y84.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="382"><twConstPath anchorID="383" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew dest = "0.151" src = "0.141">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y84.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.750">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X4Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.224</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce</twBEL></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.750">clk90_g</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (SLICE_X68Y33.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="384"><twConstPath anchorID="385" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X68Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X16Y48.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="386"><twConstPath anchorID="387" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.485</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X16Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="388"><twPinLimitBanner>Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="389" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y66.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="390" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y68.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="391" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6"/></twPinLimitRpt></twConst><twConst anchorID="392" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twConstName><twItemCnt>11123</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3915</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.729</twMinPer></twConstHead><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5 (SLICE_X48Y38.B5), 29 paths
</twPathRptBanner><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twDest><twTotPathDel>9.378</twTotPathDel><twClkSkew dest = "1.275" src = "1.504">0.229</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X19Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.403</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.587</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5-In1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twBEL></twPathDel><twLogDel>0.735</twLogDel><twRouteDel>8.643</twRouteDel><twTotDel>9.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twDest><twTotPathDel>9.321</twTotPathDel><twClkSkew dest = "1.275" src = "1.367">0.092</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.325</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.587</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5-In1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twBEL></twPathDel><twLogDel>0.756</twLogDel><twRouteDel>8.565</twRouteDel><twTotDel>9.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.055</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twDest><twTotPathDel>7.717</twTotPathDel><twClkSkew dest = "1.275" src = "1.381">0.106</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X41Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X41Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.587</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5-In1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5</twBEL></twPathDel><twLogDel>0.735</twLogDel><twRouteDel>6.982</twRouteDel><twTotDel>7.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X15Y104.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.570</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>3.742</twTotPathDel><twClkSkew dest = "3.511" src = "3.957">0.446</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y120.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.887</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.194</twRouteDel><twTotDel>3.742</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="401"><twConstPath anchorID="402" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.082</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>3.230</twTotPathDel><twClkSkew dest = "3.511" src = "3.957">0.446</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y120.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.682</twRouteDel><twTotDel>3.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="403"><twConstPath anchorID="404" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.684</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>4.214</twTotPathDel><twClkSkew dest = "1.407" src = "1.387">-0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y120.D3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>3.645</twRouteDel><twTotDel>4.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (SLICE_X15Y101.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="405"><twConstPath anchorID="406" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.828</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twDest><twTotPathDel>3.516</twTotPathDel><twClkSkew dest = "3.517" src = "3.931">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y132.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.968</twRouteDel><twTotDel>3.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="407"><twConstPath anchorID="408" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.119</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twDest><twTotPathDel>3.225</twTotPathDel><twClkSkew dest = "3.517" src = "3.931">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y132.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.677</twRouteDel><twTotDel>3.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="409"><twConstPath anchorID="410" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.591</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twDest><twTotPathDel>4.313</twTotPathDel><twClkSkew dest = "1.413" src = "1.387">-0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y120.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>3.744</twRouteDel><twTotDel>4.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (SLICE_X12Y104.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="411"><twConstPath anchorID="412" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.830</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.486</twTotPathDel><twClkSkew dest = "3.515" src = "3.957">0.442</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y122.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.947</twRouteDel><twTotDel>3.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="413"><twConstPath anchorID="414" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.079</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.237</twTotPathDel><twClkSkew dest = "3.515" src = "3.957">0.442</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.698</twRouteDel><twTotDel>3.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.737</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>4.165</twTotPathDel><twClkSkew dest = "1.411" src = "1.387">-0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y122.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.605</twRouteDel><twTotDel>4.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X12Y104.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.860</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.484</twTotPathDel><twClkSkew dest = "3.515" src = "3.929">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y119.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>2.924</twRouteDel><twTotDel>3.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.906</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.438</twTotPathDel><twClkSkew dest = "3.515" src = "3.929">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y119.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>2.878</twRouteDel><twTotDel>3.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.863</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>4.039</twTotPathDel><twClkSkew dest = "1.411" src = "1.387">-0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y119.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.479</twRouteDel><twTotDel>4.039</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (SLICE_X13Y94.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.935</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>3.282</twTotPathDel><twClkSkew dest = "3.421" src = "3.962">0.541</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.749</twRouteDel><twTotDel>3.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>2.740</twTotPathDel><twClkSkew dest = "3.421" src = "3.962">0.541</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>2.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.668</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>3.192</twTotPathDel><twClkSkew dest = "0.628" src = "0.646">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>3.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (SLICE_X10Y105.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.986</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twTotPathDel>3.377</twTotPathDel><twClkSkew dest = "3.543" src = "3.938">0.395</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y122.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.831</twRouteDel><twTotDel>3.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.117</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twTotPathDel>3.246</twTotPathDel><twClkSkew dest = "3.543" src = "3.938">0.395</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.700</twRouteDel><twTotDel>3.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.621</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twTotPathDel>4.309</twTotPathDel><twClkSkew dest = "1.439" src = "1.387">-0.052</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y122.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.742</twRouteDel><twTotDel>4.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X12Y104.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="435"><twConstPath anchorID="436" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.989</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.339</twTotPathDel><twClkSkew dest = "3.515" src = "3.945">0.430</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y115.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>2.807</twRouteDel><twTotDel>3.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="437"><twConstPath anchorID="438" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.187</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.141</twTotPathDel><twClkSkew dest = "3.515" src = "3.945">0.430</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y115.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>2.609</twRouteDel><twTotDel>3.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="439"><twConstPath anchorID="440" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.560</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.342</twTotPathDel><twClkSkew dest = "1.411" src = "1.387">-0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>2.789</twRouteDel><twTotDel>3.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (SLICE_X13Y94.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.991</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>3.233</twTotPathDel><twClkSkew dest = "3.421" src = "3.955">0.534</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.806</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.687</twRouteDel><twTotDel>3.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.455</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>2.769</twTotPathDel><twClkSkew dest = "3.421" src = "3.955">0.534</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.223</twRouteDel><twTotDel>2.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.411</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>3.449</twTotPathDel><twClkSkew dest = "0.628" src = "0.646">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.882</twRouteDel><twTotDel>3.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X15Y104.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.004</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>3.342</twTotPathDel><twClkSkew dest = "3.511" src = "3.923">0.412</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.788</twRouteDel><twTotDel>3.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.039</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>3.307</twTotPathDel><twClkSkew dest = "3.511" src = "3.923">0.412</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.871</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.753</twRouteDel><twTotDel>3.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.672</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twTotPathDel>3.226</twTotPathDel><twClkSkew dest = "1.407" src = "1.387">-0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y116.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.790</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.672</twRouteDel><twTotDel>3.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X55Y124.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="453"><twConstPath anchorID="454" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew dest = "3.640" src = "3.411">-0.229</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X54Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y124.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y124.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X50Y35.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="455"><twConstPath anchorID="456" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twTotPathDel>0.642</twTotPathDel><twClkSkew dest = "3.658" src = "3.374">-0.284</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X51Y35.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1 (SLICE_X22Y55.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="457"><twConstPath anchorID="458" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.124</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1</twDest><twTotPathDel>0.671</twTotPathDel><twClkSkew dest = "3.779" src = "3.474">-0.305</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.671</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3 (SLICE_X22Y55.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="459"><twConstPath anchorID="460" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twDest><twTotPathDel>0.811</twTotPathDel><twClkSkew dest = "3.779" src = "3.474">-0.305</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.616</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.616</twRouteDel><twTotDel>0.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2 (SLICE_X22Y55.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="461"><twConstPath anchorID="462" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2</twDest><twTotPathDel>0.830</twTotPathDel><twClkSkew dest = "3.779" src = "3.474">-0.305</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.634</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.634</twRouteDel><twTotDel>0.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1 (SLICE_X21Y58.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="463"><twConstPath anchorID="464" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1</twDest><twTotPathDel>0.828</twTotPathDel><twClkSkew dest = "3.773" src = "3.483">-0.290</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X17Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.645</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.645</twRouteDel><twTotDel>0.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0 (SLICE_X22Y55.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="465"><twConstPath anchorID="466" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0</twDest><twTotPathDel>0.843</twTotPathDel><twClkSkew dest = "3.779" src = "3.474">-0.305</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.658</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>0.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2 (SLICE_X21Y58.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="467"><twConstPath anchorID="468" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2</twDest><twTotPathDel>0.842</twTotPathDel><twClkSkew dest = "3.773" src = "3.483">-0.290</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X17Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>0.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0 (SLICE_X21Y58.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="469"><twConstPath anchorID="470" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0</twDest><twTotPathDel>0.850</twTotPathDel><twClkSkew dest = "3.773" src = "3.483">-0.290</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X17Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.665</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.665</twRouteDel><twTotDel>0.850</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0 (SLICE_X18Y59.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="471"><twConstPath anchorID="472" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0</twDest><twTotPathDel>0.875</twTotPathDel><twClkSkew dest = "3.804" src = "3.492">-0.312</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X15Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.690</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.690</twRouteDel><twTotDel>0.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="473"><twPinLimitBanner>Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="474" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="475" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="476" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y103.C" clockNet="clkdiv0_g"/></twPinLimitRpt></twConst><twConstRollupTable uID="17" anchorID="477"><twConstRollup name="TS_USER_CLK" fullName="TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="50.445" errors="0" errorRollup="1838" items="0" itemsRollup="7893859595678070784"/><twConstRollup name="TS_cpu_clk" fullName="TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="100.890" actualRollup="N/A" errors="1544" errorRollup="0" items="7893859595678054400" itemsRollup="0"/><twConstRollup name="TS_clk200" fullName="TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="24" itemsRollup="0"/><twConstRollup name="TS_clk0" fullName="TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="7.563" actualRollup="N/A" errors="20" errorRollup="0" items="4062" itemsRollup="0"/><twConstRollup name="TS_clk90" fullName="TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="15.648" actualRollup="N/A" errors="274" errorRollup="0" items="926" itemsRollup="0"/><twConstRollup name="TS_clkdiv0" fullName="TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.729" actualRollup="N/A" errors="0" errorRollup="0" items="11123" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="478">10</twUnmetConstCnt><twDataSheet anchorID="479" twNameLen="15"><twClk2SUList anchorID="480" twDestWidth="13"><twDest>DDR2_DQS_N&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.851</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="481" twDestWidth="13"><twDest>DDR2_DQS_N&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.719</twFallRise><twFallFall>1.743</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.719</twFallRise><twFallFall>1.743</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="482" twDestWidth="13"><twDest>DDR2_DQS_N&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="483" twDestWidth="13"><twDest>DDR2_DQS_N&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>1.893</twFallRise><twFallFall>1.917</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>1.893</twFallRise><twFallFall>1.917</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="484" twDestWidth="13"><twDest>DDR2_DQS_N&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.043</twFallRise><twFallFall>2.067</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.043</twFallRise><twFallFall>2.067</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.532</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="485" twDestWidth="13"><twDest>DDR2_DQS_N&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.646</twFallRise><twFallFall>1.670</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.646</twFallRise><twFallFall>1.670</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="486" twDestWidth="13"><twDest>DDR2_DQS_N&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>1.955</twFallRise><twFallFall>1.979</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>1.955</twFallRise><twFallFall>1.979</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="487" twDestWidth="13"><twDest>DDR2_DQS_N&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.697</twFallRise><twFallFall>1.721</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.697</twFallRise><twFallFall>1.721</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>3.047</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="488" twDestWidth="13"><twDest>DDR2_DQS_P&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.705</twFallRise><twFallFall>1.729</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.851</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="489" twDestWidth="13"><twDest>DDR2_DQS_P&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.719</twFallRise><twFallFall>1.743</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.719</twFallRise><twFallFall>1.743</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="490" twDestWidth="13"><twDest>DDR2_DQS_P&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="491" twDestWidth="13"><twDest>DDR2_DQS_P&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>1.893</twFallRise><twFallFall>1.917</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>1.893</twFallRise><twFallFall>1.917</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="492" twDestWidth="13"><twDest>DDR2_DQS_P&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.043</twFallRise><twFallFall>2.067</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.043</twFallRise><twFallFall>2.067</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.532</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="493" twDestWidth="13"><twDest>DDR2_DQS_P&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.646</twFallRise><twFallFall>1.670</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.646</twFallRise><twFallFall>1.670</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="494" twDestWidth="13"><twDest>DDR2_DQS_P&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>1.955</twFallRise><twFallFall>1.979</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>1.955</twFallRise><twFallFall>1.979</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="495" twDestWidth="13"><twDest>DDR2_DQS_P&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.697</twFallRise><twFallFall>1.721</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.697</twFallRise><twFallFall>1.721</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>3.047</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="496" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>57.814</twRiseRise><twFallRise>1.837</twFallRise><twRiseFall>3.915</twRiseFall><twFallFall>3.929</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="497"><twErrCnt>1845</twErrCnt><twScore>25723555</twScore><twSetupScore>25723278</twSetupScore><twHoldScore>277</twHoldScore><twConstCov><twPathCnt>7893859595678014464</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>32468</twConnCnt></twConstCov><twStats anchorID="498"><twMinPer>100.890</twMinPer><twFootnote number="1" /><twMaxFreq>9.912</twMaxFreq><twMaxFromToDel>3.047</twMaxFromToDel><twMaxNetDel>0.993</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Dec  2 16:45:12 2012 </twTimestamp></twFoot><twClientInfo anchorID="499"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 730 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
