# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../mandelbrot_pinout.srcs/sources_1/new/mandel_iter.vhd" \

# Do not sort compile order
nosort
