#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000873740 .scope module, "testbench" "testbench" 2 35;
 .timescale 0 0;
v0000000000872e30_0 .var "A", 0 0;
v00000000008731f0_0 .var "B", 0 0;
v00000000008724d0_0 .var "C", 0 0;
v0000000000872f70_0 .net "out", 0 0, v00000000008729d0_0;  1 drivers
v0000000000873010_0 .net "w1", 0 0, v000000000017d330_0;  1 drivers
v0000000000872930_0 .net "w2", 0 0, v0000000000872bb0_0;  1 drivers
v0000000000872570_0 .net "w3", 0 0, v0000000000872cf0_0;  1 drivers
v00000000008727f0_0 .net "w4", 0 0, v000000000017d060_0;  1 drivers
v0000000000872890_0 .net "w5", 0 0, v0000000000842da0_0;  1 drivers
S_00000000008738d0 .scope module, "AND1" "AND" 2 43, 2 1 0, S_0000000000873740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v0000000000873a60_0 .net "A", 0 0, v000000000017d330_0;  alias, 1 drivers
v000000000017cfc0_0 .net "B", 0 0, v0000000000872bb0_0;  alias, 1 drivers
v000000000017d060_0 .var "C", 0 0;
E_0000000000868200 .event edge, v000000000017cfc0_0, v0000000000873a60_0;
S_000000000017d100 .scope module, "NOT1" "NOT" 2 39, 2 23 0, S_0000000000873740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "B";
v000000000017d290_0 .net "A", 0 0, v0000000000872e30_0;  1 drivers
v000000000017d330_0 .var "B", 0 0;
E_0000000000868000 .event edge, v000000000017d290_0;
S_0000000000842b70 .scope module, "NOT2" "NOT" 2 44, 2 23 0, S_0000000000873740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "B";
v0000000000842d00_0 .net "A", 0 0, v0000000000872cf0_0;  alias, 1 drivers
v0000000000842da0_0 .var "B", 0 0;
E_0000000000867680 .event edge, v0000000000842d00_0;
S_0000000000866210 .scope module, "OR1" "OR" 2 40, 2 12 0, S_0000000000873740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v0000000000872d90_0 .net "A", 0 0, v00000000008731f0_0;  1 drivers
v0000000000872a70_0 .net "B", 0 0, v00000000008724d0_0;  1 drivers
v0000000000872bb0_0 .var "C", 0 0;
E_0000000000868100 .event edge, v0000000000872a70_0, v0000000000872d90_0;
S_00000000008663a0 .scope module, "OR2" "OR" 2 41, 2 12 0, S_0000000000873740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v0000000000872430_0 .net "A", 0 0, v0000000000872e30_0;  alias, 1 drivers
v00000000008726b0_0 .net "B", 0 0, v00000000008731f0_0;  alias, 1 drivers
v0000000000872cf0_0 .var "C", 0 0;
E_00000000008681c0 .event edge, v0000000000872d90_0, v000000000017d290_0;
S_0000000000866530 .scope module, "OR3" "OR" 2 46, 2 12 0, S_0000000000873740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v0000000000872ed0_0 .net "A", 0 0, v000000000017d060_0;  alias, 1 drivers
v0000000000873290_0 .net "B", 0 0, v0000000000842da0_0;  alias, 1 drivers
v00000000008729d0_0 .var "C", 0 0;
E_0000000000867580 .event edge, v0000000000842da0_0, v000000000017d060_0;
    .scope S_000000000017d100;
T_0 ;
    %wait E_0000000000868000;
    %load/vec4 v000000000017d290_0;
    %nor/r;
    %store/vec4 v000000000017d330_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000866210;
T_1 ;
    %wait E_0000000000868100;
    %load/vec4 v0000000000872d90_0;
    %load/vec4 v0000000000872a70_0;
    %or;
    %store/vec4 v0000000000872bb0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008663a0;
T_2 ;
    %wait E_00000000008681c0;
    %load/vec4 v0000000000872430_0;
    %load/vec4 v00000000008726b0_0;
    %or;
    %store/vec4 v0000000000872cf0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008738d0;
T_3 ;
    %wait E_0000000000868200;
    %load/vec4 v0000000000873a60_0;
    %load/vec4 v000000000017cfc0_0;
    %and;
    %store/vec4 v000000000017d060_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000842b70;
T_4 ;
    %wait E_0000000000867680;
    %load/vec4 v0000000000842d00_0;
    %nor/r;
    %store/vec4 v0000000000842da0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000866530;
T_5 ;
    %wait E_0000000000867580;
    %load/vec4 v0000000000872ed0_0;
    %load/vec4 v0000000000873290_0;
    %or;
    %store/vec4 v00000000008729d0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000873740;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000872e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008731f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008724d0_0, 0;
    %delay 1, 0;
    %vpi_call 2 53 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000872e30_0, v00000000008731f0_0, v00000000008724d0_0, v0000000000872f70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000872e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008731f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008724d0_0, 0;
    %delay 1, 0;
    %vpi_call 2 56 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000872e30_0, v00000000008731f0_0, v00000000008724d0_0, v0000000000872f70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000872e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008731f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008724d0_0, 0;
    %delay 1, 0;
    %vpi_call 2 59 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000872e30_0, v00000000008731f0_0, v00000000008724d0_0, v0000000000872f70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000872e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008731f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008724d0_0, 0;
    %delay 1, 0;
    %vpi_call 2 62 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000872e30_0, v00000000008731f0_0, v00000000008724d0_0, v0000000000872f70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000872e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008731f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008724d0_0, 0;
    %delay 1, 0;
    %vpi_call 2 65 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000872e30_0, v00000000008731f0_0, v00000000008724d0_0, v0000000000872f70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000872e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008731f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008724d0_0, 0;
    %delay 1, 0;
    %vpi_call 2 68 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000872e30_0, v00000000008731f0_0, v00000000008724d0_0, v0000000000872f70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000872e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008731f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008724d0_0, 0;
    %delay 1, 0;
    %vpi_call 2 71 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000872e30_0, v00000000008731f0_0, v00000000008724d0_0, v0000000000872f70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000872e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008731f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008724d0_0, 0;
    %delay 1, 0;
    %vpi_call 2 74 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000872e30_0, v00000000008731f0_0, v00000000008724d0_0, v0000000000872f70_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\porti_var_v1_test.v";
