{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747272548842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747272548845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 09:29:08 2025 " "Processing started: Thu May 15 09:29:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747272548845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272548845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272548845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747272549174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747272549174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rxv2.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rxv2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rxv2 " "Found entity 1: uart_rxv2" {  } { { "uart_rxv2.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rxv2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_top " "Found entity 1: uart_rx_top" {  } { { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_rx_top " "Elaborating entity \"uart_rx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rxv2 uart_rxv2:u_rx " "Elaborating entity \"uart_rxv2\" for hierarchy \"uart_rxv2:u_rx\"" {  } { { "uart_rx_top.sv" "u_rx" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rxv2.sv(51) " "Verilog HDL assignment warning at uart_rxv2.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "uart_rxv2.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rxv2.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 "|uart_rx_top|uart_rxv2:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rxv2.sv(74) " "Verilog HDL assignment warning at uart_rxv2.sv(74): truncated value with size 32 to match size of target (16)" {  } { { "uart_rxv2.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rxv2.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 "|uart_rx_top|uart_rxv2:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rxv2.sv(86) " "Verilog HDL assignment warning at uart_rxv2.sv(86): truncated value with size 32 to match size of target (4)" {  } { { "uart_rxv2.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rxv2.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 "|uart_rx_top|uart_rxv2:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rxv2.sv(89) " "Verilog HDL assignment warning at uart_rxv2.sv(89): truncated value with size 32 to match size of target (16)" {  } { { "uart_rxv2.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rxv2.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 "|uart_rx_top|uart_rxv2:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rxv2.sv(102) " "Verilog HDL assignment warning at uart_rxv2.sv(102): truncated value with size 32 to match size of target (16)" {  } { { "uart_rxv2.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rxv2.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 "|uart_rx_top|uart_rxv2:u_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:u_disp " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:u_disp\"" {  } { { "uart_rx_top.sv" "u_disp" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hex_display.sv(12) " "Verilog HDL assignment warning at hex_display.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 "|uart_rx_top|hex_display:hex_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hex_display.sv(13) " "Verilog HDL assignment warning at hex_display.sv(13): truncated value with size 32 to match size of target (8)" {  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 "|uart_rx_top|hex_display:hex_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hex_display.sv(14) " "Verilog HDL assignment warning at hex_display.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 "|uart_rx_top|hex_display:hex_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hex_display.sv(15) " "Verilog HDL assignment warning at hex_display.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 "|uart_rx_top|hex_display:hex_disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h0\"" {  } { { "uart_rx_top.sv" "h0" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747272555476 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hex_display:u_disp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hex_display:u_disp\|Mod0\"" {  } { { "hex_display.sv" "Mod0" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747272555660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hex_display:u_disp\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hex_display:u_disp\|Mod1\"" {  } { { "hex_display.sv" "Mod1" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747272555660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hex_display:u_disp\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hex_display:u_disp\|Div1\"" {  } { { "hex_display.sv" "Div1" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747272555660 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hex_display:u_disp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hex_display:u_disp\|Div0\"" {  } { { "hex_display.sv" "Div0" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747272555660 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747272555660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hex_display:u_disp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"hex_display:u_disp\|lpm_divide:Mod0\"" {  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747272555681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex_display:u_disp\|lpm_divide:Mod0 " "Instantiated megafunction \"hex_display:u_disp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555681 ""}  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747272555681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkl " "Found entity 1: lpm_divide_fkl" {  } { { "db/lpm_divide_fkl.tdf" "" { Text "D:/YeeXun/ECE4063/proj/db/lpm_divide_fkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/YeeXun/ECE4063/proj/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6fe " "Found entity 1: alt_u_div_6fe" {  } { { "db/alt_u_div_6fe.tdf" "" { Text "D:/YeeXun/ECE4063/proj/db/alt_u_div_6fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/YeeXun/ECE4063/proj/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/YeeXun/ECE4063/proj/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hex_display:u_disp\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"hex_display:u_disp\|lpm_divide:Mod1\"" {  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747272555791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex_display:u_disp\|lpm_divide:Mod1 " "Instantiated megafunction \"hex_display:u_disp\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555791 ""}  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747272555791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkl " "Found entity 1: lpm_divide_bkl" {  } { { "db/lpm_divide_bkl.tdf" "" { Text "D:/YeeXun/ECE4063/proj/db/lpm_divide_bkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/YeeXun/ECE4063/proj/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "D:/YeeXun/ECE4063/proj/db/alt_u_div_uee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hex_display:u_disp\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"hex_display:u_disp\|lpm_divide:Div1\"" {  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747272555838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex_display:u_disp\|lpm_divide:Div1 " "Instantiated megafunction \"hex_display:u_disp\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555838 ""}  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747272555838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "D:/YeeXun/ECE4063/proj/db/lpm_divide_8sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hex_display:u_disp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"hex_display:u_disp\|lpm_divide:Div0\"" {  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747272555870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex_display:u_disp\|lpm_divide:Div0 " "Instantiated megafunction \"hex_display:u_disp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747272555870 ""}  } { { "hex_display.sv" "" { Text "D:/YeeXun/ECE4063/proj/hex_display.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747272555870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_csl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_csl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_csl " "Found entity 1: lpm_divide_csl" {  } { { "db/lpm_divide_csl.tdf" "" { Text "D:/YeeXun/ECE4063/proj/db/lpm_divide_csl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747272555901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272555901 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747272556080 "|uart_rx_top|hex2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747272556080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747272556123 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747272556375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747272556516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747272556516 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747272556555 "|uart_rx_top|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dtr_n " "No output dependent on input pin \"dtr_n\"" {  } { { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747272556555 "|uart_rx_top|dtr_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747272556555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747272556555 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747272556555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747272556555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747272556555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747272556579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 09:29:16 2025 " "Processing ended: Thu May 15 09:29:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747272556579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747272556579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747272556579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747272556579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747272557647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747272557647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 09:29:17 2025 " "Processing started: Thu May 15 09:29:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747272557647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747272557647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proj -c proj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747272557647 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747272557724 ""}
{ "Info" "0" "" "Project  = proj" {  } {  } 0 0 "Project  = proj" 0 0 "Fitter" 0 0 1747272557724 ""}
{ "Info" "0" "" "Revision = proj" {  } {  } 0 0 "Revision = proj" 0 0 "Fitter" 0 0 1747272557724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747272557787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747272557787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proj 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747272557787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747272557819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747272557819 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747272557944 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747272557959 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747272558023 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747272558023 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747272558023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747272558023 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747272558023 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747272558023 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747272558023 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747272558023 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747272558023 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747272558023 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "leds\[0\] 7 3.3-V LVTTL 2.5 V " "Pin leds\[0\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "leds\[1\] 7 3.3-V LVTTL 2.5 V " "Pin leds\[1\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "leds\[2\] 7 3.3-V LVTTL 2.5 V " "Pin leds\[2\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "leds\[3\] 7 3.3-V LVTTL 2.5 V " "Pin leds\[3\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { leds[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[3\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "leds\[4\] 7 3.3-V LVTTL 2.5 V " "Pin leds\[4\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { leds[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[4\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "leds\[5\] 7 3.3-V LVTTL 2.5 V " "Pin leds\[5\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { leds[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[5\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "leds\[6\] 7 3.3-V LVTTL 2.5 V " "Pin leds\[6\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "leds\[7\] 7 3.3-V LVTTL 2.5 V " "Pin leds\[7\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex0\[0\] 7 3.3-V LVTTL 2.5 V " "Pin hex0\[0\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex0[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[0\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex0\[1\] 7 3.3-V LVTTL 2.5 V " "Pin hex0\[1\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex0[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[1\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex0\[2\] 7 3.3-V LVTTL 2.5 V " "Pin hex0\[2\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex0[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[2\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex0\[3\] 7 3.3-V LVTTL 2.5 V " "Pin hex0\[3\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex0[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[3\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex0\[4\] 7 3.3-V LVTTL 2.5 V " "Pin hex0\[4\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex0[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[4\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex0\[5\] 7 3.3-V LVTTL 2.5 V " "Pin hex0\[5\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex0[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[5\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex0\[6\] 7 3.3-V LVTTL 2.5 V " "Pin hex0\[6\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex0[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex0\[6\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex1\[0\] 7 3.3-V LVTTL 2.5 V " "Pin hex1\[0\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex1[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[0\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex1\[3\] 7 3.3-V LVTTL 2.5 V " "Pin hex1\[3\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex1[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[3\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex1\[4\] 7 3.3-V LVTTL 2.5 V " "Pin hex1\[4\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex1[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[4\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex1\[5\] 7 3.3-V LVTTL 2.5 V " "Pin hex1\[5\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex1[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[5\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex1\[6\] 7 3.3-V LVTTL 2.5 V " "Pin hex1\[6\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex1[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex1\[6\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex2\[1\] 7 3.3-V LVTTL 2.5 V " "Pin hex2\[1\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex2[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "hex2\[2\] 7 3.3-V LVTTL 2.5 V " "Pin hex2\[2\] is incompatible with I/O bank 7.  Pin uses I/O standard 3.3-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 2.5 V." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex2[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[2\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747272558180 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1747272558274 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serial_rx 3.3-V LVTTL V10 " "Pin serial_rx uses I/O standard 3.3-V LVTTL at V10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { serial_rx } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serial_rx" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747272558274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747272558274 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1747272558274 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[1\] GND " "Pin hex2\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hex2[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } } { "uart_rx_top.sv" "" { Text "D:/YeeXun/ECE4063/proj/uart_rx_top.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/YeeXun/ECE4063/proj/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1747272558274 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1747272558274 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 23 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 23 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747272558337 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 15 09:29:18 2025 " "Processing ended: Thu May 15 09:29:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747272558337 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747272558337 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747272558337 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747272558337 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 25 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 25 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747272558963 ""}
