#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 10 14:56:43 2022
# Process ID: 70144
# Current directory: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48088 E:\FPGAProject\01102022\FPGAResearch\5_Final_Submission\Vivado_Desgin\SumofTwoNeuron_32bit\sumofTwoNeuron_32bit\sumofTwoNeuron_32bit.xpr
# Log file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/vivado.log
# Journal file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.742 ; gain = 0.000
update_compile_order -fileset sources_1
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
copy_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.742 ; gain = 0.000
impl_1_copy_1
set_property strategy Flow_RuntimeOptimized [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Dec 10 14:58:43 2022] Launched impl_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.720 . Memory (MB): peak = 1520.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.735 . Memory (MB): peak = 2295.195 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.737 . Memory (MB): peak = 2295.195 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2295.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2422.316 ; gain = 1164.574
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2479.938 ; gain = 57.621
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
copy_run -name impl_1_copy_2 [get_runs impl_1] -parent_run synth_1
copy_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2549.070 ; gain = 3.750
impl_1_copy_2
set_property strategy Performance_NetDelay_high [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Dec 10 15:05:59 2022] Launched impl_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.714 . Memory (MB): peak = 2579.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.808 . Memory (MB): peak = 2579.148 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.808 . Memory (MB): peak = 2579.148 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2579.148 ; gain = 30.078
open_report: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2591.957 ; gain = 12.809
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
copy_run -name impl_1_copy_3 [get_runs impl_1] -parent_run synth_1
impl_1_copy_3
set_property strategy Area_Explore [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Dec 10 15:19:09 2022] Launched impl_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.756 . Memory (MB): peak = 2637.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2637.762 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2637.762 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2637.762 ; gain = 41.949
open_report: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.762 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
copy_run -name impl_1_copy_4 [get_runs impl_1] -parent_run synth_1
copy_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.762 ; gain = 0.000
impl_1_copy_4
set_property strategy Flow_RuntimeOptimized [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Dec 10 15:26:46 2022] Launched impl_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 2696.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.886 . Memory (MB): peak = 2696.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.887 . Memory (MB): peak = 2696.676 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2696.676 ; gain = 58.914
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.676 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
copy_run -name impl_1_copy_5 [get_runs impl_1] -parent_run synth_1
copy_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2696.676 ; gain = 0.000
impl_1_copy_5
set_property strategy Flow_Quick [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Dec 10 15:37:14 2022] Launched impl_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.722 . Memory (MB): peak = 2758.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.754 . Memory (MB): peak = 2758.098 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.755 . Memory (MB): peak = 2758.098 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2758.098 ; gain = 61.422
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2764.363 ; gain = 6.266
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
copy_run -name impl_1_copy_6 [get_runs impl_1] -parent_run synth_1
copy_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2766.836 ; gain = 0.773
impl_1_copy_6
set_property strategy Flow_RunPostRoutePhysOpt [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Dec 10 15:41:15 2022] Launched impl_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.712 . Memory (MB): peak = 2829.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 2829.328 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 2829.328 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2829.328 ; gain = 60.105
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2912.359 ; gain = 17.770
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
copy_run -name impl_1_copy_7 [get_runs impl_1] -parent_run synth_1
copy_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2918.895 ; gain = 0.000
impl_1_copy_7
set_property strategy Area_ExploreWithRemap [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Dec 10 15:47:22 2022] Launched impl_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.716 . Memory (MB): peak = 2956.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.736 . Memory (MB): peak = 2956.059 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.737 . Memory (MB): peak = 2956.059 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2956.059 ; gain = 32.496
open_report: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2956.059 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
copy_run -name impl_1_copy_8 [get_runs impl_1] -parent_run synth_1
copy_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2960.344 ; gain = 1.418
impl_1_copy_8
set_property strategy Congestion_SpreadLogic_high [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Dec 10 15:52:15 2022] Launched impl_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 3009.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 3009.012 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 3009.012 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3009.012 ; gain = 46.496
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.012 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
copy_run -name impl_1_copy_9 [get_runs impl_1] -parent_run synth_1
copy_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3014.805 ; gain = 5.793
impl_1_copy_9
set_property strategy Congestion_SpreadLogic_low [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Dec 10 16:00:24 2022] Launched impl_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.786 . Memory (MB): peak = 3151.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.845 . Memory (MB): peak = 3151.617 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.846 . Memory (MB): peak = 3151.617 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3151.617 ; gain = 42.340
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3151.617 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
copy_run -name impl_1_copy_10 [get_runs impl_1] -parent_run synth_1
copy_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.617 ; gain = 0.000
impl_1_copy_10
set_property strategy Performance_Explore [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Dec 10 16:07:43 2022] Launched impl_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Vivado_Desgin/SumofTwoNeuron_32bit/sumofTwoNeuron_32bit/sumofTwoNeuron_32bit.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.830 . Memory (MB): peak = 3208.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.986 . Memory (MB): peak = 3208.242 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.986 . Memory (MB): peak = 3208.242 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.242 ; gain = 56.625
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3208.242 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 02:41:08 2022...
