Information: Updating design information... (UID-85)
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : myfir
Version: O-2018.06-SP4
Date   : Tue Nov  5 12:44:33 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: B4[13] (input port clocked by MY_CLK)
  Endpoint: DOUT_reg[12]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  myfir              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.50       0.50 f
  B4[13] (in)                                             0.00       0.50 f
  mult_64_G5/b[13] (myfir_DW_mult_tc_23)                  0.00       0.50 f
  mult_64_G5/U1131/ZN (XNOR2_X1)                          0.07       0.57 f
  mult_64_G5/U818/ZN (OAI22_X1)                           0.06       0.63 r
  mult_64_G5/U817/ZN (INV_X1)                             0.03       0.66 f
  mult_64_G5/U813/ZN (XNOR2_X1)                           0.06       0.72 f
  mult_64_G5/U302/CO (FA_X1)                              0.11       0.82 f
  mult_64_G5/U294/CO (FA_X1)                              0.10       0.93 f
  mult_64_G5/U288/S (FA_X1)                               0.13       1.06 r
  mult_64_G5/U287/S (FA_X1)                               0.11       1.18 f
  mult_64_G5/U881/ZN (NOR2_X1)                            0.06       1.23 r
  mult_64_G5/U919/ZN (OAI21_X1)                           0.03       1.27 f
  mult_64_G5/U913/ZN (AOI21_X1)                           0.08       1.34 r
  mult_64_G5/U652/ZN (OAI21_X1)                           0.05       1.39 f
  mult_64_G5/U1001/ZN (AOI21_X1)                          0.05       1.44 r
  mult_64_G5/U672/ZN (XNOR2_X1)                           0.04       1.49 f
  mult_64_G5/product[20] (myfir_DW_mult_tc_23)            0.00       1.49 f
  add_6_root_add_1_root_add_67_G8/A[20] (myfir_DW01_add_20)
                                                          0.00       1.49 f
  add_6_root_add_1_root_add_67_G8/U423/ZN (NOR2_X1)       0.06       1.54 r
  add_6_root_add_1_root_add_67_G8/U424/ZN (OAI21_X1)      0.03       1.58 f
  add_6_root_add_1_root_add_67_G8/U448/ZN (AOI21_X1)      0.07       1.65 r
  add_6_root_add_1_root_add_67_G8/U259/ZN (OAI21_X1)      0.05       1.70 f
  add_6_root_add_1_root_add_67_G8/U444/ZN (XNOR2_X1)      0.07       1.77 f
  add_6_root_add_1_root_add_67_G8/SUM[21] (myfir_DW01_add_20)
                                                          0.00       1.77 f
  add_2_root_add_1_root_add_67_G8/A[21] (myfir_DW01_add_18)
                                                          0.00       1.77 f
  add_2_root_add_1_root_add_67_G8/U310/ZN (NOR2_X1)       0.05       1.81 r
  add_2_root_add_1_root_add_67_G8/U417/ZN (OAI21_X1)      0.03       1.84 f
  add_2_root_add_1_root_add_67_G8/U395/ZN (AOI21_X1)      0.06       1.91 r
  add_2_root_add_1_root_add_67_G8/U255/ZN (OAI21_X1)      0.04       1.94 f
  add_2_root_add_1_root_add_67_G8/U428/ZN (AOI21_X1)      0.04       1.99 r
  add_2_root_add_1_root_add_67_G8/U252/ZN (XNOR2_X1)      0.07       2.05 r
  add_2_root_add_1_root_add_67_G8/SUM[23] (myfir_DW01_add_18)
                                                          0.00       2.05 r
  add_0_root_add_1_root_add_67_G8/A[23] (myfir_DW01_add_14)
                                                          0.00       2.05 r
  add_0_root_add_1_root_add_67_G8/U240/ZN (NOR2_X1)       0.03       2.09 f
  add_0_root_add_1_root_add_67_G8/U317/ZN (NOR2_X1)       0.05       2.14 r
  add_0_root_add_1_root_add_67_G8/U312/ZN (NAND2_X1)      0.03       2.17 f
  add_0_root_add_1_root_add_67_G8/U313/ZN (OAI21_X1)      0.06       2.22 r
  add_0_root_add_1_root_add_67_G8/U328/ZN (AOI21_X1)      0.04       2.26 f
  add_0_root_add_1_root_add_67_G8/U217/ZN (XNOR2_X1)      0.06       2.32 f
  add_0_root_add_1_root_add_67_G8/SUM[25] (myfir_DW01_add_14)
                                                          0.00       2.32 f
  U422/ZN (NAND2_X1)                                      0.03       2.34 r
  U283/ZN (NAND2_X1)                                      0.02       2.37 f
  DOUT_reg[12]/D (DFFR_X1)                                0.01       2.38 f
  data arrival time                                                  2.38

  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DOUT_reg[12]/CK (DFFR_X1)                               0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.49


1
