
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
À
Running: %s
333*	simulator2”
ÿC:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot led_sim_behav --prj D:/Xilinx_workspace/led_lights/led_lights.sim/sim_1/behav/led_sim.prj work.led_sim work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
Á
+Analyzing Verilog file "%s" into library %s165*xsimverific2\
HD:/Xilinx_workspace/led_lights/led_lights.srcs/sources_1/new/S_74LS138.v2default:default2
work2default:defaultZ10-165
»
+Analyzing Verilog file "%s" into library %s165*xsimverific2V
BD:/Xilinx_workspace/led_lights/led_lights.srcs/sources_1/new/ctc.v2default:default2
work2default:defaultZ10-165
Á
+Analyzing Verilog file "%s" into library %s165*xsimverific2\
HD:/Xilinx_workspace/led_lights/led_lights.srcs/sources_1/new/clock_div.v2default:default2
work2default:defaultZ10-165
Â
+Analyzing Verilog file "%s" into library %s165*xsimverific2]
ID:/Xilinx_workspace/led_lights/led_lights.srcs/sources_1/new/led_lights.v2default:default2
work2default:defaultZ10-165
»
+Analyzing Verilog file "%s" into library %s165*xsimverific2V
BD:/Xilinx_workspace/led_lights/led_lights.srcs/sim_1/new/led_sim.v2default:default2
work2default:defaultZ10-165
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
U
Compiling module %s405*	simulator2#
work.clock_div
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
work.S_74LS138
2default:defaultZ43-3953
O
Compiling module %s405*	simulator2
	work.ctc
2default:defaultZ43-3953
V
Compiling module %s405*	simulator2$
work.led_lights
2default:defaultZ43-3953
S
Compiling module %s405*	simulator2!
work.led_sim
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
]
Built simulation snapshot %s
278*	simulator2!
led_sim_behav2default:defaultZ43-3394


End Record