0.6
2019.2
Nov  6 2019
21:42:20
/home/computador/Desktop/Xilinx/RISCV_PIPELINE/RISCV_PIPELINE.sim/sim_1/impl/func/xsim/testbench_func_impl.v,1653993362,verilog,,/home/computador/Downloads/esrg-v-verilog/testbench/testbench.v,,adder;adder_0;alu;datapath;dmem;flopr;glbl;pipelineregD;pipelineregE;pipelineregM;pipelineregW;riscvsingle;top,,,,,,,,
/home/computador/Downloads/esrg-v-verilog/testbench/testbench.v,1653991550,verilog,,,,testbench,,,,,,,,
